Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun May  8 19:27:09 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (13090)
8. checking generated_clocks (0)
9. checking loops (41)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13090)
----------------------------------
 There are 13090 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (41)
----------------------
 There are 41 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.501       -1.501                      1                29899        0.051        0.000                      0                29883        3.000        0.000                       0                 13098  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         16.189        0.000                      0                18551        0.199        0.000                      0                18551       18.822        0.000                       0                  9332  
  o_clk_5mhz_clk_wiz_0          33.879        0.000                      0                10756        0.068        0.000                      0                10756       28.211        0.000                       0                  3762  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       16.194        0.000                      0                18551        0.199        0.000                      0                18551       18.822        0.000                       0                  9332  
  o_clk_5mhz_clk_wiz_0_1        33.887        0.000                      0                10756        0.077        0.000                      0                10756       28.211        0.000                       0                  3762  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.731        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         16.189        0.000                      0                18551        0.061        0.000                      0                18551  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.731        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.501       -1.501                      1                    9        0.061        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.501       -1.501                      1                    9        0.061        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          33.879        0.000                      0                10756        0.051        0.000                      0                10756  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       16.189        0.000                      0                18551        0.061        0.000                      0                18551  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.731        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.731        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.492       -1.492                      1                    9        0.070        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        33.879        0.000                      0                10756        0.051        0.000                      0                10756  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.492       -1.492                      1                    9        0.070        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         35.140        0.000                      0                   71        0.396        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         35.140        0.000                      0                   71        0.258        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       35.140        0.000                      0                   71        0.258        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       35.146        0.000                      0                   71        0.396        0.000                      0                   71  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          85.616        0.000                      0                  504        1.430        0.000                      0                  504  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          85.616        0.000                      0                  504        1.247        0.000                      0                  504  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        85.616        0.000                      0                  504        1.247        0.000                      0                  504  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        85.624        0.000                      0                  504        1.430        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][13]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][13]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][22]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][22]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][4]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][4]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][7]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][7]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.396ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[31][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.770ns  (logic 3.180ns (13.966%)  route 19.590ns (86.034%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.160 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.144    19.261    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X62Y111        LUT6 (Prop_lut6_I5_O)        0.326    19.587 r  debuggerTop/video_fifo/r_linebuffer0[31][23]_i_1/O
                         net (fo=12, routed)          2.315    21.902    debuggerTop/video_output/r_linebuffer0_reg[31][4]_0[0]
    SLICE_X72Y110        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.577    38.160    debuggerTop/video_output/o_clk_25mhz
    SLICE_X72Y110        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][14]/C
                         clock pessimism              0.480    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X72Y110        FDCE (Setup_fdce_C_CE)      -0.205    38.298    debuggerTop/video_output/r_linebuffer0_reg[31][14]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.902    
  -------------------------------------------------------------------
                         slack                                 16.396    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][12]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][12]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][13]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][13]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][22]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][22]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][7]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][7]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.577ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[1][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.541ns  (logic 2.932ns (13.008%)  route 19.609ns (86.992%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=303, routed)        14.124    15.710    debuggerTop/video_fifo/w_fifo_pixel_x[4]
    SLICE_X46Y158        LUT4 (Prop_lut4_I1_O)        0.150    15.860 f  debuggerTop/video_fifo/r_linebuffer1[192][23]_i_2/O
                         net (fo=12, routed)          4.241    20.101    debuggerTop/video_fifo/r_linebuffer1[192][23]_i_2_n_2
    SLICE_X59Y110        LUT6 (Prop_lut6_I4_O)        0.328    20.429 r  debuggerTop/video_fifo/r_linebuffer0[1][23]_i_1/O
                         net (fo=12, routed)          1.244    21.672    debuggerTop/video_output/r_linebuffer0_reg[1][4]_0[0]
    SLICE_X58Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[1][14]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.250    debuggerTop/video_output/r_linebuffer0_reg[1][14]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                         -21.672    
  -------------------------------------------------------------------
                         slack                                 16.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.103    -0.374    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X55Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.017    -0.572    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.110    -0.328    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X58Y84         FDRE (Hold_fdre_C_D)         0.063    -0.539    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.470%)  route 0.136ns (35.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X56Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.136    -0.319    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[4]
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.098    -0.221 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.221    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X58Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X58Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.120    -0.445    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.357    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.017    -0.587    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.478%)  route 0.162ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.299    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.071    -0.531    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=5, routed)           0.109    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X58Y83         LUT4 (Prop_lut4_I1_O)        0.099    -0.247 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[4]
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.121    -0.482    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.246ns (47.511%)  route 0.272ns (52.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.642    -0.522    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y150        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/Q
                         net (fo=123, routed)         0.272    -0.102    debuggerTop/vga_generator/r_x_reg[2]_rep__4_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.098    -0.004 r  debuggerTop/vga_generator/r_x[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.004    debuggerTop/vga_generator/r_x[4]_rep__1_i_1_n_2
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.504    -0.335    
    SLICE_X41Y145        FDCE (Hold_fdce_C_D)         0.092    -0.243    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.251%)  route 0.163ns (46.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/Q
                         net (fo=123, routed)         0.163    -0.298    debuggerTop/vga_generator/r_x_reg[2]_rep__7_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.045    -0.253 r  debuggerTop/vga_generator/r_x[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/vga_generator/r_x[4]_rep__0_i_1_n_2
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.250    -0.589    
    SLICE_X41Y145        FDCE (Hold_fdce_C_D)         0.092    -0.497    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.141    -0.308    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X51Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  debuggerTop/vga_generator/r_y[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    debuggerTop/vga_generator/r_y[10]_i_2_n_2
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.092    -0.508    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.140    -0.309    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X51Y130        LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  debuggerTop/vga_generator/r_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debuggerTop/vga_generator/r_y[0]_i_1_n_2
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.091    -0.509    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y34     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X45Y147    debuggerTop/video_output/r_linebuffer0_reg[225][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X45Y150    debuggerTop/video_output/r_linebuffer0_reg[225][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X46Y151    debuggerTop/video_output/r_linebuffer0_reg[225][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X45Y147    debuggerTop/video_output/r_linebuffer0_reg[225][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X46Y151    debuggerTop/video_output/r_linebuffer0_reg[225][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X44Y151    debuggerTop/video_output/r_linebuffer0_reg[226][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X44Y151    debuggerTop/video_output/r_linebuffer0_reg[226][13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y129    debuggerTop/video_output/r_linebuffer2_reg[194][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/video_output/r_linebuffer2_reg[202][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/video_output/r_linebuffer2_reg[202][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/video_output/r_linebuffer2_reg[202][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y125    debuggerTop/video_output/r_linebuffer2_reg[203][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer2_reg[203][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y129    debuggerTop/video_output/r_linebuffer2_reg[205][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X61Y129    debuggerTop/video_output/r_linebuffer2_reg[207][22]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X45Y147    debuggerTop/video_output/r_linebuffer0_reg[225][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X45Y150    debuggerTop/video_output/r_linebuffer0_reg[225][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X46Y151    debuggerTop/video_output/r_linebuffer0_reg[225][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X45Y147    debuggerTop/video_output/r_linebuffer0_reg[225][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X46Y151    debuggerTop/video_output/r_linebuffer0_reg[225][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y151    debuggerTop/video_output/r_linebuffer0_reg[226][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y151    debuggerTop/video_output/r_linebuffer0_reg[226][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X46Y147    debuggerTop/video_output/r_linebuffer0_reg[226][14]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.879ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.711ns  (logic 9.919ns (17.187%)  route 47.792ns (82.813%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.669   149.543    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -149.543    
  -------------------------------------------------------------------
                         slack                                 33.879    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.276ns  (logic 9.919ns (17.318%)  route 47.357ns (82.682%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.233   149.107    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -149.107    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.845ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.818ns  (logic 9.919ns (17.458%)  route 46.898ns (82.542%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.775   148.649    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.628   183.756    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.243    
                         clock uncertainty           -0.183   184.060    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.494    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.494    
                         arrival time                        -148.649    
  -------------------------------------------------------------------
                         slack                                 34.845    

Slack (MET) :             34.867ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.710ns  (logic 9.919ns (17.491%)  route 46.791ns (82.509%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 183.670 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.667   148.541    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.542   183.670    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.157    
                         clock uncertainty           -0.183   183.974    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.408    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.408    
                         arrival time                        -148.541    
  -------------------------------------------------------------------
                         slack                                 34.867    

Slack (MET) :             34.966ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.612ns  (logic 9.919ns (17.521%)  route 46.693ns (82.479%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.570   148.444    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -148.444    
  -------------------------------------------------------------------
                         slack                                 34.966    

Slack (MET) :             35.004ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.586ns  (logic 9.795ns (17.310%)  route 46.791ns (82.690%))
  Logic Levels:           65  (LUT2=3 LUT3=8 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.629   143.026    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   143.150 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.623   143.774    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124   143.898 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.839   144.737    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.124   144.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          3.557   148.417    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -148.418    
  -------------------------------------------------------------------
                         slack                                 35.004    

Slack (MET) :             35.033ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.647ns  (logic 10.147ns (17.913%)  route 46.500ns (82.087%))
  Logic Levels:           66  (LUT2=4 LUT3=8 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 183.773 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.629   143.026    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   143.150 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.623   143.774    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124   143.898 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.980   144.877    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.150   145.027 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   145.463    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X47Y25         LUT6 (Prop_lut6_I5_O)        0.326   145.789 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.689   148.478    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.645   183.773    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.260    
                         clock uncertainty           -0.183   184.077    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.511    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.511    
                         arrival time                        -148.478    
  -------------------------------------------------------------------
                         slack                                 35.033    

Slack (MET) :             35.064ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.510ns  (logic 9.919ns (17.553%)  route 46.591ns (82.447%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 183.667 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.467   148.341    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.539   183.667    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.154    
                         clock uncertainty           -0.183   183.971    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.405    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.405    
                         arrival time                        -148.341    
  -------------------------------------------------------------------
                         slack                                 35.064    

Slack (MET) :             35.187ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.397ns  (logic 9.919ns (17.588%)  route 46.478ns (82.412%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.354   148.228    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.164    
                         clock uncertainty           -0.183   183.981    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.415    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.415    
                         arrival time                        -148.229    
  -------------------------------------------------------------------
                         slack                                 35.187    

Slack (MET) :             35.188ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.479ns  (logic 9.919ns (17.562%)  route 46.560ns (82.438%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 183.761 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.437   148.311    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.633   183.761    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.248    
                         clock uncertainty           -0.183   184.065    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.499    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.499    
                         arrival time                        -148.311    
  -------------------------------------------------------------------
                         slack                                 35.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.116ns (6.303%)  route 1.725ns (93.697%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.846    -0.318    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X43Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.273 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.380     0.107    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.152 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.000     0.152    debuggerTop/nes/cpu2A03/cpu6502/abh/D[4]
    SLICE_X42Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X42Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.220    
                         clock uncertainty            0.183    -0.037    
    SLICE_X42Y21         FDCE (Hold_fdce_C_D)         0.120     0.083    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.071ns (4.115%)  route 1.654ns (95.885%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.838    92.248    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X46Y13         LUT6 (Prop_lut6_I2_O)        0.045    92.293 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.318    92.611    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X39Y20         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    91.800    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X39Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.357    
                         clock uncertainty            0.183    92.540    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.032    92.508    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.508    
                         arrival time                          92.611    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.071ns (4.115%)  route 1.654ns (95.885%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.838    92.248    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X46Y13         LUT6 (Prop_lut6_I2_O)        0.045    92.293 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.318    92.611    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X39Y20         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    91.800    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X39Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.357    
                         clock uncertainty            0.183    92.540    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.032    92.508    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.508    
                         arrival time                          92.611    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.071ns (4.115%)  route 1.654ns (95.885%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.838    92.248    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X46Y13         LUT6 (Prop_lut6_I2_O)        0.045    92.293 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.318    92.611    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X39Y20         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    91.800    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X39Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.357    
                         clock uncertainty            0.183    92.540    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.032    92.508    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.508    
                         arrival time                          92.611    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.071ns (4.115%)  route 1.654ns (95.885%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.838    92.248    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X46Y13         LUT6 (Prop_lut6_I2_O)        0.045    92.293 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.318    92.611    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X39Y20         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    91.800    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X39Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.357    
                         clock uncertainty            0.183    92.540    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.032    92.508    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.508    
                         arrival time                          92.611    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.161ns (8.676%)  route 1.695ns (91.324%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.880    -0.284    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.173    -0.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_5/O
                         net (fo=1, routed)           0.143     0.122    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_5_n_2
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    debuggerTop/nes/cpu2A03/cpu6502/alu/D[6]
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.183    -0.031    
    SLICE_X33Y18         FDCE (Hold_fdce_C_D)         0.092     0.061    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.864ns  (logic 0.116ns (6.223%)  route 1.748ns (93.778%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.846    92.256    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X43Y21         LUT5 (Prop_lut5_I1_O)        0.045    92.301 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.279    92.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.045    92.625 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=7, routed)           0.125    92.750    debuggerTop/nes/cpu2A03/cpu6502/s/D[4]
    SLICE_X37Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X37Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.183    92.541    
    SLICE_X37Y20         FDCE (Hold_fdce_C_D)         0.077    92.618    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.618    
                         arrival time                          92.750    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.116ns (6.150%)  route 1.770ns (93.850%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.880    -0.284    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.392     0.153    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.198 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_1/O
                         net (fo=1, routed)           0.000     0.198    debuggerTop/nes/cpu2A03/cpu6502/alu/D[5]
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.183    -0.031    
    SLICE_X33Y18         FDCE (Hold_fdce_C_D)         0.091     0.060    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.897ns  (logic 0.116ns (6.114%)  route 1.781ns (93.887%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 91.805 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.869    92.279    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.045    92.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_3/O
                         net (fo=1, routed)           0.414    92.738    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_5
    SLICE_X39Y15         LUT6 (Prop_lut6_I4_O)        0.045    92.783 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.783    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_2
    SLICE_X39Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.904    91.805    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X39Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.362    
                         clock uncertainty            0.183    92.545    
    SLICE_X39Y15         FDCE (Hold_fdce_C_D)         0.098    92.643    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.643    
                         arrival time                          92.783    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.116ns (6.108%)  route 1.783ns (93.892%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.880    -0.284    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.405     0.165    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.210 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_1/O
                         net (fo=1, routed)           0.000     0.210    debuggerTop/nes/cpu2A03/cpu6502/alu/D[3]
    SLICE_X32Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.183    -0.031    
    SLICE_X32Y18         FDCE (Hold_fdce_C_D)         0.091     0.060    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y22     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y10     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y6      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y7      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y4      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y2      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y7      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y49     debuggerTop/nes/ppu/r_oam_reg[102][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X57Y49     debuggerTop/nes/ppu/r_oam_reg[102][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X58Y49     debuggerTop/nes/ppu/r_oam_reg[102][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X58Y49     debuggerTop/nes/ppu/r_oam_reg[102][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y49     debuggerTop/nes/ppu/r_oam_reg[102][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X53Y49     debuggerTop/nes/ppu/r_oam_reg[102][5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y49     debuggerTop/nes/ppu/r_oam_reg[102][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X57Y49     debuggerTop/nes/ppu/r_oam_reg[102][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y49     debuggerTop/nes/ppu/r_oam_reg[102][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X13Y38     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X13Y38     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X13Y38     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][13]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.132    38.426    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.257    debuggerTop/video_output/r_linebuffer0_reg[15][13]
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.194    

Slack (MET) :             16.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][22]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.132    38.426    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.257    debuggerTop/video_output/r_linebuffer0_reg[15][22]
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.194    

Slack (MET) :             16.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][4]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.132    38.426    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.257    debuggerTop/video_output/r_linebuffer0_reg[15][4]
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.194    

Slack (MET) :             16.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][7]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.132    38.426    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.257    debuggerTop/video_output/r_linebuffer0_reg[15][7]
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.194    

Slack (MET) :             16.401ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[31][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.770ns  (logic 3.180ns (13.966%)  route 19.590ns (86.034%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.160 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.144    19.261    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X62Y111        LUT6 (Prop_lut6_I5_O)        0.326    19.587 r  debuggerTop/video_fifo/r_linebuffer0[31][23]_i_1/O
                         net (fo=12, routed)          2.315    21.902    debuggerTop/video_output/r_linebuffer0_reg[31][4]_0[0]
    SLICE_X72Y110        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.577    38.160    debuggerTop/video_output/o_clk_25mhz
    SLICE_X72Y110        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][14]/C
                         clock pessimism              0.480    38.641    
                         clock uncertainty           -0.132    38.508    
    SLICE_X72Y110        FDCE (Setup_fdce_C_CE)      -0.205    38.303    debuggerTop/video_output/r_linebuffer0_reg[31][14]
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                         -21.902    
  -------------------------------------------------------------------
                         slack                                 16.401    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][12]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.132    38.427    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.258    debuggerTop/video_output/r_linebuffer0_reg[14][12]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][13]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.132    38.427    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.258    debuggerTop/video_output/r_linebuffer0_reg[14][13]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][22]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.132    38.427    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.258    debuggerTop/video_output/r_linebuffer0_reg[14][22]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][7]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.132    38.427    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.258    debuggerTop/video_output/r_linebuffer0_reg[14][7]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.583ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[1][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.541ns  (logic 2.932ns (13.008%)  route 19.609ns (86.992%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=303, routed)        14.124    15.710    debuggerTop/video_fifo/w_fifo_pixel_x[4]
    SLICE_X46Y158        LUT4 (Prop_lut4_I1_O)        0.150    15.860 f  debuggerTop/video_fifo/r_linebuffer1[192][23]_i_2/O
                         net (fo=12, routed)          4.241    20.101    debuggerTop/video_fifo/r_linebuffer1[192][23]_i_2_n_2
    SLICE_X59Y110        LUT6 (Prop_lut6_I4_O)        0.328    20.429 r  debuggerTop/video_fifo/r_linebuffer0[1][23]_i_1/O
                         net (fo=12, routed)          1.244    21.672    debuggerTop/video_output/r_linebuffer0_reg[1][4]_0[0]
    SLICE_X58Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[1][14]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X58Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.255    debuggerTop/video_output/r_linebuffer0_reg[1][14]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -21.672    
  -------------------------------------------------------------------
                         slack                                 16.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.103    -0.374    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X55Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.017    -0.572    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.110    -0.328    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X58Y84         FDRE (Hold_fdre_C_D)         0.063    -0.539    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.470%)  route 0.136ns (35.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X56Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.136    -0.319    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[4]
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.098    -0.221 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.221    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X58Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X58Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.120    -0.445    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.357    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.017    -0.587    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.478%)  route 0.162ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.299    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.071    -0.531    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=5, routed)           0.109    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X58Y83         LUT4 (Prop_lut4_I1_O)        0.099    -0.247 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[4]
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.121    -0.482    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.246ns (47.511%)  route 0.272ns (52.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.642    -0.522    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y150        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/Q
                         net (fo=123, routed)         0.272    -0.102    debuggerTop/vga_generator/r_x_reg[2]_rep__4_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.098    -0.004 r  debuggerTop/vga_generator/r_x[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.004    debuggerTop/vga_generator/r_x[4]_rep__1_i_1_n_2
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.504    -0.335    
    SLICE_X41Y145        FDCE (Hold_fdce_C_D)         0.092    -0.243    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.251%)  route 0.163ns (46.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/Q
                         net (fo=123, routed)         0.163    -0.298    debuggerTop/vga_generator/r_x_reg[2]_rep__7_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.045    -0.253 r  debuggerTop/vga_generator/r_x[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/vga_generator/r_x[4]_rep__0_i_1_n_2
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.250    -0.589    
    SLICE_X41Y145        FDCE (Hold_fdce_C_D)         0.092    -0.497    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.141    -0.308    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X51Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  debuggerTop/vga_generator/r_y[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    debuggerTop/vga_generator/r_y[10]_i_2_n_2
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.092    -0.508    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.140    -0.309    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X51Y130        LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  debuggerTop/vga_generator/r_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debuggerTop/vga_generator/r_y[0]_i_1_n_2
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.091    -0.509    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y34     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X45Y147    debuggerTop/video_output/r_linebuffer0_reg[225][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X45Y150    debuggerTop/video_output/r_linebuffer0_reg[225][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X46Y151    debuggerTop/video_output/r_linebuffer0_reg[225][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X45Y147    debuggerTop/video_output/r_linebuffer0_reg[225][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X46Y151    debuggerTop/video_output/r_linebuffer0_reg[225][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X44Y151    debuggerTop/video_output/r_linebuffer0_reg[226][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X44Y151    debuggerTop/video_output/r_linebuffer0_reg[226][13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y129    debuggerTop/video_output/r_linebuffer2_reg[194][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/video_output/r_linebuffer2_reg[202][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/video_output/r_linebuffer2_reg[202][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/video_output/r_linebuffer2_reg[202][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y125    debuggerTop/video_output/r_linebuffer2_reg[203][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer2_reg[203][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y129    debuggerTop/video_output/r_linebuffer2_reg[205][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X61Y129    debuggerTop/video_output/r_linebuffer2_reg[207][22]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X45Y147    debuggerTop/video_output/r_linebuffer0_reg[225][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X45Y150    debuggerTop/video_output/r_linebuffer0_reg[225][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X46Y151    debuggerTop/video_output/r_linebuffer0_reg[225][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X45Y147    debuggerTop/video_output/r_linebuffer0_reg[225][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X46Y151    debuggerTop/video_output/r_linebuffer0_reg[225][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y151    debuggerTop/video_output/r_linebuffer0_reg[226][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y151    debuggerTop/video_output/r_linebuffer0_reg[226][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X46Y147    debuggerTop/video_output/r_linebuffer0_reg[226][14]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.887ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.711ns  (logic 9.919ns (17.187%)  route 47.792ns (82.813%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.669   149.543    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.174   183.996    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.430    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.430    
                         arrival time                        -149.543    
  -------------------------------------------------------------------
                         slack                                 33.887    

Slack (MET) :             34.322ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.276ns  (logic 9.919ns (17.318%)  route 47.357ns (82.682%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.233   149.107    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.174   183.995    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.429    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.429    
                         arrival time                        -149.107    
  -------------------------------------------------------------------
                         slack                                 34.322    

Slack (MET) :             34.854ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.818ns  (logic 9.919ns (17.458%)  route 46.898ns (82.542%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.775   148.649    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.628   183.756    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.243    
                         clock uncertainty           -0.174   184.069    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.503    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.503    
                         arrival time                        -148.649    
  -------------------------------------------------------------------
                         slack                                 34.854    

Slack (MET) :             34.876ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.710ns  (logic 9.919ns (17.491%)  route 46.791ns (82.509%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 183.670 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.667   148.541    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.542   183.670    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.157    
                         clock uncertainty           -0.174   183.983    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.417    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.417    
                         arrival time                        -148.541    
  -------------------------------------------------------------------
                         slack                                 34.876    

Slack (MET) :             34.975ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.612ns  (logic 9.919ns (17.521%)  route 46.693ns (82.479%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.570   148.444    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.174   183.985    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -148.444    
  -------------------------------------------------------------------
                         slack                                 34.975    

Slack (MET) :             35.013ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.586ns  (logic 9.795ns (17.310%)  route 46.791ns (82.690%))
  Logic Levels:           65  (LUT2=3 LUT3=8 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.629   143.026    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   143.150 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.623   143.774    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124   143.898 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.839   144.737    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.124   144.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          3.557   148.417    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.174   183.996    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.430    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.430    
                         arrival time                        -148.418    
  -------------------------------------------------------------------
                         slack                                 35.013    

Slack (MET) :             35.042ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.647ns  (logic 10.147ns (17.913%)  route 46.500ns (82.087%))
  Logic Levels:           66  (LUT2=4 LUT3=8 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 183.773 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.629   143.026    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   143.150 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.623   143.774    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124   143.898 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.980   144.877    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.150   145.027 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   145.463    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X47Y25         LUT6 (Prop_lut6_I5_O)        0.326   145.789 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.689   148.478    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.645   183.773    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.260    
                         clock uncertainty           -0.174   184.086    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.520    
                         arrival time                        -148.478    
  -------------------------------------------------------------------
                         slack                                 35.042    

Slack (MET) :             35.073ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.510ns  (logic 9.919ns (17.553%)  route 46.591ns (82.447%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 183.667 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.467   148.341    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.539   183.667    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.154    
                         clock uncertainty           -0.174   183.980    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.414    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.414    
                         arrival time                        -148.341    
  -------------------------------------------------------------------
                         slack                                 35.073    

Slack (MET) :             35.196ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.397ns  (logic 9.919ns (17.588%)  route 46.478ns (82.412%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.354   148.228    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.164    
                         clock uncertainty           -0.174   183.990    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.424    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.424    
                         arrival time                        -148.229    
  -------------------------------------------------------------------
                         slack                                 35.196    

Slack (MET) :             35.197ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.479ns  (logic 9.919ns (17.562%)  route 46.560ns (82.438%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 183.761 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.437   148.311    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.633   183.761    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.248    
                         clock uncertainty           -0.174   184.074    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.508    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.508    
                         arrival time                        -148.311    
  -------------------------------------------------------------------
                         slack                                 35.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.116ns (6.303%)  route 1.725ns (93.697%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.846    -0.318    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X43Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.273 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.380     0.107    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.152 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.000     0.152    debuggerTop/nes/cpu2A03/cpu6502/abh/D[4]
    SLICE_X42Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X42Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.220    
                         clock uncertainty            0.174    -0.046    
    SLICE_X42Y21         FDCE (Hold_fdce_C_D)         0.120     0.074    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.071ns (4.115%)  route 1.654ns (95.885%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.838    92.248    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X46Y13         LUT6 (Prop_lut6_I2_O)        0.045    92.293 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.318    92.611    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X39Y20         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    91.800    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X39Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.357    
                         clock uncertainty            0.174    92.531    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.032    92.499    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.499    
                         arrival time                          92.611    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.071ns (4.115%)  route 1.654ns (95.885%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.838    92.248    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X46Y13         LUT6 (Prop_lut6_I2_O)        0.045    92.293 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.318    92.611    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X39Y20         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    91.800    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X39Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.357    
                         clock uncertainty            0.174    92.531    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.032    92.499    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.499    
                         arrival time                          92.611    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.071ns (4.115%)  route 1.654ns (95.885%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.838    92.248    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X46Y13         LUT6 (Prop_lut6_I2_O)        0.045    92.293 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.318    92.611    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X39Y20         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    91.800    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X39Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.357    
                         clock uncertainty            0.174    92.531    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.032    92.499    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.499    
                         arrival time                          92.611    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.071ns (4.115%)  route 1.654ns (95.885%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.838    92.248    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X46Y13         LUT6 (Prop_lut6_I2_O)        0.045    92.293 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.318    92.611    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X39Y20         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    91.800    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X39Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.357    
                         clock uncertainty            0.174    92.531    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.032    92.499    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.499    
                         arrival time                          92.611    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.161ns (8.676%)  route 1.695ns (91.324%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.880    -0.284    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.173    -0.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_5/O
                         net (fo=1, routed)           0.143     0.122    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_5_n_2
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    debuggerTop/nes/cpu2A03/cpu6502/alu/D[6]
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.174    -0.040    
    SLICE_X33Y18         FDCE (Hold_fdce_C_D)         0.092     0.052    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.864ns  (logic 0.116ns (6.223%)  route 1.748ns (93.778%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.846    92.256    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X43Y21         LUT5 (Prop_lut5_I1_O)        0.045    92.301 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.279    92.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.045    92.625 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=7, routed)           0.125    92.750    debuggerTop/nes/cpu2A03/cpu6502/s/D[4]
    SLICE_X37Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X37Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.174    92.532    
    SLICE_X37Y20         FDCE (Hold_fdce_C_D)         0.077    92.609    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.609    
                         arrival time                          92.750    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.116ns (6.150%)  route 1.770ns (93.850%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.880    -0.284    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.392     0.153    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X33Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.198 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_1/O
                         net (fo=1, routed)           0.000     0.198    debuggerTop/nes/cpu2A03/cpu6502/alu/D[5]
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.174    -0.040    
    SLICE_X33Y18         FDCE (Hold_fdce_C_D)         0.091     0.051    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.897ns  (logic 0.116ns (6.114%)  route 1.781ns (93.887%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 91.805 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.869    92.279    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.045    92.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_3/O
                         net (fo=1, routed)           0.414    92.738    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_5
    SLICE_X39Y15         LUT6 (Prop_lut6_I4_O)        0.045    92.783 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.783    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_2
    SLICE_X39Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.904    91.805    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X39Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.362    
                         clock uncertainty            0.174    92.536    
    SLICE_X39Y15         FDCE (Hold_fdce_C_D)         0.098    92.634    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.634    
                         arrival time                          92.783    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.116ns (6.108%)  route 1.783ns (93.892%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.880    -0.284    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.405     0.165    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.210 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_1/O
                         net (fo=1, routed)           0.000     0.210    debuggerTop/nes/cpu2A03/cpu6502/alu/D[3]
    SLICE_X32Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.174    -0.040    
    SLICE_X32Y18         FDCE (Hold_fdce_C_D)         0.091     0.051    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y22     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y10     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y6      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y7      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y4      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y2      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y7      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y49     debuggerTop/nes/ppu/r_oam_reg[102][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X57Y49     debuggerTop/nes/ppu/r_oam_reg[102][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X58Y49     debuggerTop/nes/ppu/r_oam_reg[102][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X58Y49     debuggerTop/nes/ppu/r_oam_reg[102][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y49     debuggerTop/nes/ppu/r_oam_reg[102][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X53Y49     debuggerTop/nes/ppu/r_oam_reg[102][5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y49     debuggerTop/nes/ppu/r_oam_reg[102][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X57Y49     debuggerTop/nes/ppu/r_oam_reg[102][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y49     debuggerTop/nes/ppu/r_oam_reg[102][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X13Y38     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X13Y38     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X13Y38     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.731ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.928%)  route 0.781ns (65.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.781     1.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                183.731    

Slack (MET) :             183.790ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.121%)  route 0.842ns (64.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.842     1.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X58Y83         FDRE (Setup_fdre_C_D)       -0.061   185.088    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.088    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                183.790    

Slack (MET) :             183.853ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.661%)  route 0.611ns (59.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.611     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X59Y82         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.266   184.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.883    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                183.853    

Slack (MET) :             183.869ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.354%)  route 0.594ns (58.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.594     1.013    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X59Y82         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.267   184.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.882    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                183.869    

Slack (MET) :             183.961ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.093ns  (logic 0.518ns (47.385%)  route 0.575ns (52.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.575     1.093    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                183.961    

Slack (MET) :             183.981ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.483%)  route 0.617ns (57.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y83         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                183.981    

Slack (MET) :             184.002ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.466%)  route 0.451ns (48.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.451     0.929    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                184.002    

Slack (MET) :             184.031ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.487%)  route 0.617ns (57.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.045   185.104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.104    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                184.031    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][13]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][13]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][22]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][22]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][4]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][4]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][7]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][7]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.396ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[31][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.770ns  (logic 3.180ns (13.966%)  route 19.590ns (86.034%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.160 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.144    19.261    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X62Y111        LUT6 (Prop_lut6_I5_O)        0.326    19.587 r  debuggerTop/video_fifo/r_linebuffer0[31][23]_i_1/O
                         net (fo=12, routed)          2.315    21.902    debuggerTop/video_output/r_linebuffer0_reg[31][4]_0[0]
    SLICE_X72Y110        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.577    38.160    debuggerTop/video_output/o_clk_25mhz
    SLICE_X72Y110        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][14]/C
                         clock pessimism              0.480    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X72Y110        FDCE (Setup_fdce_C_CE)      -0.205    38.298    debuggerTop/video_output/r_linebuffer0_reg[31][14]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.902    
  -------------------------------------------------------------------
                         slack                                 16.396    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][12]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][12]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][13]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][13]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][22]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][22]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][7]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][7]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.577ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[1][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.541ns  (logic 2.932ns (13.008%)  route 19.609ns (86.992%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=303, routed)        14.124    15.710    debuggerTop/video_fifo/w_fifo_pixel_x[4]
    SLICE_X46Y158        LUT4 (Prop_lut4_I1_O)        0.150    15.860 f  debuggerTop/video_fifo/r_linebuffer1[192][23]_i_2/O
                         net (fo=12, routed)          4.241    20.101    debuggerTop/video_fifo/r_linebuffer1[192][23]_i_2_n_2
    SLICE_X59Y110        LUT6 (Prop_lut6_I4_O)        0.328    20.429 r  debuggerTop/video_fifo/r_linebuffer0[1][23]_i_1/O
                         net (fo=12, routed)          1.244    21.672    debuggerTop/video_output/r_linebuffer0_reg[1][4]_0[0]
    SLICE_X58Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[1][14]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.250    debuggerTop/video_output/r_linebuffer0_reg[1][14]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                         -21.672    
  -------------------------------------------------------------------
                         slack                                 16.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.103    -0.374    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X55Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.017    -0.435    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.110    -0.328    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.138    -0.465    
    SLICE_X58Y84         FDRE (Hold_fdre_C_D)         0.063    -0.402    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.470%)  route 0.136ns (35.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X56Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.136    -0.319    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[4]
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.098    -0.221 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.221    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X58Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X58Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.428    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.120    -0.308    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.357    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.138    -0.467    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.017    -0.450    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.478%)  route 0.162ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.299    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.138    -0.465    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.071    -0.394    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=5, routed)           0.109    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X58Y83         LUT4 (Prop_lut4_I1_O)        0.099    -0.247 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[4]
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.121    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.246ns (47.511%)  route 0.272ns (52.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.642    -0.522    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y150        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/Q
                         net (fo=123, routed)         0.272    -0.102    debuggerTop/vga_generator/r_x_reg[2]_rep__4_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.098    -0.004 r  debuggerTop/vga_generator/r_x[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.004    debuggerTop/vga_generator/r_x[4]_rep__1_i_1_n_2
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.138    -0.198    
    SLICE_X41Y145        FDCE (Hold_fdce_C_D)         0.092    -0.106    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.251%)  route 0.163ns (46.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/Q
                         net (fo=123, routed)         0.163    -0.298    debuggerTop/vga_generator/r_x_reg[2]_rep__7_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.045    -0.253 r  debuggerTop/vga_generator/r_x[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/vga_generator/r_x[4]_rep__0_i_1_n_2
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.138    -0.451    
    SLICE_X41Y145        FDCE (Hold_fdce_C_D)         0.092    -0.359    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.141    -0.308    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X51Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  debuggerTop/vga_generator/r_y[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    debuggerTop/vga_generator/r_y[10]_i_2_n_2
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.092    -0.370    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.140    -0.309    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X51Y130        LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  debuggerTop/vga_generator/r_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debuggerTop/vga_generator/r_y[0]_i_1_n_2
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.091    -0.371    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.731ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.928%)  route 0.781ns (65.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.781     1.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                183.731    

Slack (MET) :             183.790ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.121%)  route 0.842ns (64.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.842     1.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X58Y83         FDRE (Setup_fdre_C_D)       -0.061   185.088    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.088    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                183.790    

Slack (MET) :             183.853ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.661%)  route 0.611ns (59.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.611     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X59Y82         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.266   184.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.883    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                183.853    

Slack (MET) :             183.869ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.354%)  route 0.594ns (58.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.594     1.013    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X59Y82         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.267   184.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.882    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                183.869    

Slack (MET) :             183.961ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.093ns  (logic 0.518ns (47.385%)  route 0.575ns (52.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.575     1.093    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                183.961    

Slack (MET) :             183.981ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.483%)  route 0.617ns (57.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y83         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                183.981    

Slack (MET) :             184.002ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.466%)  route 0.451ns (48.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.451     0.929    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                184.002    

Slack (MET) :             184.031ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.487%)  route 0.617ns (57.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.045   185.104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.104    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                184.031    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.501ns,  Total Violation       -1.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.501ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.763ns  (logic 0.419ns (23.772%)  route 1.344ns (76.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 553.911 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 553.521 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.606   553.521    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X48Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDCE (Prop_fdce_C_Q)         0.419   553.940 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.344   555.284    debuggerTop/video_output_sync/r_data_0
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.486   553.911    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.306    
                         clock uncertainty           -0.303   554.003    
    SLICE_X49Y130        FDCE (Setup_fdce_C_D)       -0.220   553.783    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.783    
                         arrival time                        -555.284    
  -------------------------------------------------------------------
                         slack                                 -1.501    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.586%)  route 0.619ns (56.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.619     1.097    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.288ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.462%)  route 0.622ns (56.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.622     1.100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.216    39.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 38.288    

Slack (MET) :             38.372ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.137ns  (logic 0.518ns (45.550%)  route 0.619ns (54.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.619     1.137    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X52Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 38.372    

Slack (MET) :             38.392ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.946ns  (logic 0.478ns (50.540%)  route 0.468ns (49.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.468     0.946    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X55Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 38.392    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.733%)  route 0.640ns (55.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.640     1.158    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.045    39.559    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.497ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.133%)  route 0.470ns (52.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.470     0.889    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 38.497    

Slack (MET) :             38.502ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.242%)  route 0.599ns (56.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.599     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.502    

Slack (MET) :             38.556ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.001ns  (logic 0.518ns (51.770%)  route 0.483ns (48.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.483     1.001    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 38.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.218%)  route 0.575ns (81.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X48Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.484 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.575     0.090    debuggerTop/video_output_sync/r_data_0
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.821    -0.852    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.303     0.007    
    SLICE_X49Y130        FDCE (Hold_fdce_C_D)         0.022     0.029    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.501ns,  Total Violation       -1.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.501ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.763ns  (logic 0.419ns (23.772%)  route 1.344ns (76.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 553.911 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 553.521 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.606   553.521    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X48Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDCE (Prop_fdce_C_Q)         0.419   553.940 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.344   555.284    debuggerTop/video_output_sync/r_data_0
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.486   553.911    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.306    
                         clock uncertainty           -0.303   554.003    
    SLICE_X49Y130        FDCE (Setup_fdce_C_D)       -0.220   553.783    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.783    
                         arrival time                        -555.284    
  -------------------------------------------------------------------
                         slack                                 -1.501    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.586%)  route 0.619ns (56.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.619     1.097    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.288ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.462%)  route 0.622ns (56.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.622     1.100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.216    39.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 38.288    

Slack (MET) :             38.372ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.137ns  (logic 0.518ns (45.550%)  route 0.619ns (54.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.619     1.137    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X52Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 38.372    

Slack (MET) :             38.392ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.946ns  (logic 0.478ns (50.540%)  route 0.468ns (49.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.468     0.946    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X55Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 38.392    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.733%)  route 0.640ns (55.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.640     1.158    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.045    39.559    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.497ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.133%)  route 0.470ns (52.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.470     0.889    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 38.497    

Slack (MET) :             38.502ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.242%)  route 0.599ns (56.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.599     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.502    

Slack (MET) :             38.556ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.001ns  (logic 0.518ns (51.770%)  route 0.483ns (48.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.483     1.001    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 38.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.218%)  route 0.575ns (81.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X48Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.484 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.575     0.090    debuggerTop/video_output_sync/r_data_0
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.821    -0.852    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.303     0.007    
    SLICE_X49Y130        FDCE (Hold_fdce_C_D)         0.022     0.029    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.879ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.711ns  (logic 9.919ns (17.187%)  route 47.792ns (82.813%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.669   149.543    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -149.543    
  -------------------------------------------------------------------
                         slack                                 33.879    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.276ns  (logic 9.919ns (17.318%)  route 47.357ns (82.682%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.233   149.107    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -149.107    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.845ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.818ns  (logic 9.919ns (17.458%)  route 46.898ns (82.542%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.775   148.649    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.628   183.756    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.243    
                         clock uncertainty           -0.183   184.060    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.494    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.494    
                         arrival time                        -148.649    
  -------------------------------------------------------------------
                         slack                                 34.845    

Slack (MET) :             34.867ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.710ns  (logic 9.919ns (17.491%)  route 46.791ns (82.509%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 183.670 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.667   148.541    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.542   183.670    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.157    
                         clock uncertainty           -0.183   183.974    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.408    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.408    
                         arrival time                        -148.541    
  -------------------------------------------------------------------
                         slack                                 34.867    

Slack (MET) :             34.966ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.612ns  (logic 9.919ns (17.521%)  route 46.693ns (82.479%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.570   148.444    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -148.444    
  -------------------------------------------------------------------
                         slack                                 34.966    

Slack (MET) :             35.004ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.586ns  (logic 9.795ns (17.310%)  route 46.791ns (82.690%))
  Logic Levels:           65  (LUT2=3 LUT3=8 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.629   143.026    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   143.150 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.623   143.774    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124   143.898 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.839   144.737    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.124   144.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          3.557   148.417    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -148.418    
  -------------------------------------------------------------------
                         slack                                 35.004    

Slack (MET) :             35.033ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.647ns  (logic 10.147ns (17.913%)  route 46.500ns (82.087%))
  Logic Levels:           66  (LUT2=4 LUT3=8 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 183.773 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.629   143.026    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   143.150 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.623   143.774    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124   143.898 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.980   144.877    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.150   145.027 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   145.463    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X47Y25         LUT6 (Prop_lut6_I5_O)        0.326   145.789 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.689   148.478    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.645   183.773    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.260    
                         clock uncertainty           -0.183   184.077    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.511    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.511    
                         arrival time                        -148.478    
  -------------------------------------------------------------------
                         slack                                 35.033    

Slack (MET) :             35.064ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.510ns  (logic 9.919ns (17.553%)  route 46.591ns (82.447%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 183.667 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.467   148.341    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.539   183.667    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.154    
                         clock uncertainty           -0.183   183.971    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.405    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.405    
                         arrival time                        -148.341    
  -------------------------------------------------------------------
                         slack                                 35.064    

Slack (MET) :             35.187ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.397ns  (logic 9.919ns (17.588%)  route 46.478ns (82.412%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.354   148.228    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.164    
                         clock uncertainty           -0.183   183.981    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.415    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.415    
                         arrival time                        -148.229    
  -------------------------------------------------------------------
                         slack                                 35.187    

Slack (MET) :             35.188ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        56.479ns  (logic 9.919ns (17.562%)  route 46.560ns (82.438%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 183.761 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.437   148.311    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.633   183.761    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.248    
                         clock uncertainty           -0.183   184.065    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.499    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.499    
                         arrival time                        -148.311    
  -------------------------------------------------------------------
                         slack                                 35.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.660%)  route 0.173ns (51.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y36         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  debuggerTop/debugger/r_value_data_reg[11]/Q
                         net (fo=3, routed)           0.173    -0.197    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[11]
    SLICE_X65Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.905    -0.768    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.183    -0.314    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.066    -0.248    debuggerTop/values/r_profiler_sample_index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.375ns  (logic 0.191ns (50.941%)  route 0.184ns (49.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 91.798 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 92.032 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.621    92.032    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X39Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.146    92.178 r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/Q
                         net (fo=48, routed)          0.184    92.362    debuggerTop/nes/cpu2A03/r_oamdma_counter
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.045    92.407 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    92.407    debuggerTop/nes/cpu2A03/r_oamdma_counter[0]_i_1_n_2
    SLICE_X38Y27         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    91.798    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X38Y27         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.048    
                         clock uncertainty            0.183    92.230    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.124    92.354    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.354    
                         arrival time                          92.407    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.428%)  route 0.180ns (48.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 92.051 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.640    92.051    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X23Y44         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.146    92.197 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[3]/Q
                         net (fo=3, routed)           0.180    92.377    debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg_n_2_[3]
    SLICE_X24Y44         LUT6 (Prop_lut6_I1_O)        0.045    92.422 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index[4]_i_2/O
                         net (fo=1, routed)           0.000    92.422    debuggerTop/nes/ppu/sprites/r_secondary_oam_index[4]_i_2_n_2
    SLICE_X24Y44         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.915    91.816    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X24Y44         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.088    
                         clock uncertainty            0.183    92.270    
    SLICE_X24Y44         FDCE (Hold_fdce_C_D)         0.099    92.369    debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.369    
                         arrival time                          92.422    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.297%)  route 0.169ns (50.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y36         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  debuggerTop/debugger/r_value_data_reg[8]/Q
                         net (fo=3, routed)           0.169    -0.201    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[8]
    SLICE_X66Y37         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.906    -0.767    debuggerTop/values/o_clk_5mhz
    SLICE_X66Y37         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[8]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.183    -0.313    
    SLICE_X66Y37         FDRE (Hold_fdre_C_D)         0.059    -0.254    debuggerTop/values/r_profiler_sample_index_reg[8]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.827%)  route 0.185ns (49.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 91.799 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 92.035 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.624    92.035    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X39Y27         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.146    92.181 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.185    92.365    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I3_O)        0.045    92.410 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    92.410    debuggerTop/nes/cpu2A03/r_oamdma_counter[5]_i_1_n_2
    SLICE_X38Y28         FDSE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.898    91.799    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X38Y28         FDSE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.049    
                         clock uncertainty            0.183    92.231    
    SLICE_X38Y28         FDSE (Hold_fdse_C_D)         0.125    92.356    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.356    
                         arrival time                          92.410    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[21][0]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.387ns  (logic 0.256ns (66.118%)  route 0.131ns (33.883%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 92.050 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.639    92.050    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X19Y42         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[21][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.146    92.196 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[21][0]/Q
                         net (fo=3, routed)           0.131    92.327    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[21]_785[0]
    SLICE_X21Y41         LUT6 (Prop_lut6_I3_O)        0.045    92.372 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[0]_i_3/O
                         net (fo=1, routed)           0.000    92.372    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[0]_i_3_n_2
    SLICE_X21Y41         MUXF7 (Prop_muxf7_I1_O)      0.065    92.437 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    92.437    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]_i_1_n_2
    SLICE_X21Y41         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.915    91.816    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X21Y41         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.088    
                         clock uncertainty            0.183    92.270    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.112    92.382    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.382    
                         arrival time                          92.437    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.582%)  route 0.181ns (52.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.631    -0.533    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y37         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  debuggerTop/debugger/r_value_data_reg[12]/Q
                         net (fo=2, routed)           0.181    -0.188    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[12]
    SLICE_X65Y37         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.906    -0.767    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y37         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[12]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.183    -0.313    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.070    -0.243    debuggerTop/values/r_profiler_sample_data_index_reg[12]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.450%)  route 0.182ns (52.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y36         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  debuggerTop/debugger/r_value_data_reg[10]/Q
                         net (fo=3, routed)           0.182    -0.188    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[10]
    SLICE_X65Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.905    -0.768    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.183    -0.314    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.070    -0.244    debuggerTop/values/r_profiler_sample_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.747%)  route 0.188ns (56.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 92.044 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.633    92.044    debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/o_clk_5mhz
    SLICE_X26Y32         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDCE (Prop_fdce_C_Q)         0.146    92.190 r  debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[4]/Q
                         net (fo=2, routed)           0.188    92.377    debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg_n_2_[4]
    SLICE_X26Y34         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.909    91.810    debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/o_clk_5mhz
    SLICE_X26Y34         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X26Y34         FDCE (Hold_fdce_C_D)         0.079    92.321    debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.321    
                         arrival time                          92.377    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (65.932%)  route 0.132ns (34.067%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 91.817 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 92.052 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.641    92.052    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X19Y47         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.146    92.198 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][7]/Q
                         net (fo=3, routed)           0.132    92.330    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29]_793[7]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.045    92.375 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_4/O
                         net (fo=1, routed)           0.000    92.375    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_4_n_2
    SLICE_X21Y46         MUXF7 (Prop_muxf7_I1_O)      0.065    92.440 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    92.440    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2_n_2
    SLICE_X21Y46         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.916    91.817    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X21Y46         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.089    
                         clock uncertainty            0.183    92.271    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.112    92.383    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.383    
                         arrival time                          92.440    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][13]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][13]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][22]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][22]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][4]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][4]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[15][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.931ns  (logic 3.180ns (13.868%)  route 19.751ns (86.132%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.763    19.880    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.326    20.206 r  debuggerTop/video_fifo/r_linebuffer0[15][23]_i_1/O
                         net (fo=12, routed)          1.857    22.063    debuggerTop/video_output/r_linebuffer0_reg[15][4]_0[0]
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.495    38.078    debuggerTop/video_output/o_clk_25mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[15][7]/C
                         clock pessimism              0.480    38.559    
                         clock uncertainty           -0.138    38.421    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.252    debuggerTop/video_output/r_linebuffer0_reg[15][7]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                         -22.063    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.396ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[31][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.770ns  (logic 3.180ns (13.966%)  route 19.590ns (86.034%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.160 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         4.144    19.261    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X62Y111        LUT6 (Prop_lut6_I5_O)        0.326    19.587 r  debuggerTop/video_fifo/r_linebuffer0[31][23]_i_1/O
                         net (fo=12, routed)          2.315    21.902    debuggerTop/video_output/r_linebuffer0_reg[31][4]_0[0]
    SLICE_X72Y110        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.577    38.160    debuggerTop/video_output/o_clk_25mhz
    SLICE_X72Y110        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][14]/C
                         clock pessimism              0.480    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X72Y110        FDCE (Setup_fdce_C_CE)      -0.205    38.298    debuggerTop/video_output/r_linebuffer0_reg[31][14]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.902    
  -------------------------------------------------------------------
                         slack                                 16.396    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][12]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][12]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][13]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][13]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][22]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][22]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[14][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 3.180ns (14.092%)  route 19.386ns (85.908%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        11.279    12.865    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X48Y141        LUT2 (Prop_lut2_I0_O)        0.124    12.989 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           0.292    13.281    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X48Y141        LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           1.560    14.965    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X48Y129        LUT3 (Prop_lut3_I0_O)        0.152    15.117 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         5.126    20.243    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.326    20.569 r  debuggerTop/video_fifo/r_linebuffer0[14][23]_i_1/O
                         net (fo=12, routed)          1.128    21.697    debuggerTop/video_output/r_linebuffer0_reg[14][4]_0[0]
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[14][7]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X66Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.253    debuggerTop/video_output/r_linebuffer0_reg[14][7]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -21.697    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.577ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[1][14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.541ns  (logic 2.932ns (13.008%)  route 19.609ns (86.992%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    -0.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.586 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=303, routed)        14.124    15.710    debuggerTop/video_fifo/w_fifo_pixel_x[4]
    SLICE_X46Y158        LUT4 (Prop_lut4_I1_O)        0.150    15.860 f  debuggerTop/video_fifo/r_linebuffer1[192][23]_i_2/O
                         net (fo=12, routed)          4.241    20.101    debuggerTop/video_fifo/r_linebuffer1[192][23]_i_2_n_2
    SLICE_X59Y110        LUT6 (Prop_lut6_I4_O)        0.328    20.429 r  debuggerTop/video_fifo/r_linebuffer0[1][23]_i_1/O
                         net (fo=12, routed)          1.244    21.672    debuggerTop/video_output/r_linebuffer0_reg[1][4]_0[0]
    SLICE_X58Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y106        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[1][14]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y106        FDCE (Setup_fdce_C_CE)      -0.169    38.250    debuggerTop/video_output/r_linebuffer0_reg[1][14]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                         -21.672    
  -------------------------------------------------------------------
                         slack                                 16.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.103    -0.374    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X55Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.017    -0.435    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.110    -0.328    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.138    -0.465    
    SLICE_X58Y84         FDRE (Hold_fdre_C_D)         0.063    -0.402    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.470%)  route 0.136ns (35.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X56Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.136    -0.319    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[4]
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.098    -0.221 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.221    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X58Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X58Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.428    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.120    -0.308    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.357    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X53Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.138    -0.467    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.017    -0.450    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.478%)  route 0.162ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.299    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.138    -0.465    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.071    -0.394    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=5, routed)           0.109    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X58Y83         LUT4 (Prop_lut4_I1_O)        0.099    -0.247 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[4]
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.121    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.246ns (47.511%)  route 0.272ns (52.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.642    -0.522    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y150        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/Q
                         net (fo=123, routed)         0.272    -0.102    debuggerTop/vga_generator/r_x_reg[2]_rep__4_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.098    -0.004 r  debuggerTop/vga_generator/r_x[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.004    debuggerTop/vga_generator/r_x[4]_rep__1_i_1_n_2
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.138    -0.198    
    SLICE_X41Y145        FDCE (Hold_fdce_C_D)         0.092    -0.106    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.251%)  route 0.163ns (46.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/Q
                         net (fo=123, routed)         0.163    -0.298    debuggerTop/vga_generator/r_x_reg[2]_rep__7_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.045    -0.253 r  debuggerTop/vga_generator/r_x[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/vga_generator/r_x[4]_rep__0_i_1_n_2
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.138    -0.451    
    SLICE_X41Y145        FDCE (Hold_fdce_C_D)         0.092    -0.359    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.141    -0.308    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X51Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  debuggerTop/vga_generator/r_y[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    debuggerTop/vga_generator/r_y[10]_i_2_n_2
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.092    -0.370    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.140    -0.309    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X51Y130        LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  debuggerTop/vga_generator/r_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debuggerTop/vga_generator/r_y[0]_i_1_n_2
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X51Y130        FDCE (Hold_fdce_C_D)         0.091    -0.371    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.731ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.928%)  route 0.781ns (65.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.781     1.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                183.731    

Slack (MET) :             183.790ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.121%)  route 0.842ns (64.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.842     1.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X58Y83         FDRE (Setup_fdre_C_D)       -0.061   185.088    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.088    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                183.790    

Slack (MET) :             183.853ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.661%)  route 0.611ns (59.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.611     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X59Y82         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.266   184.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.883    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                183.853    

Slack (MET) :             183.869ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.354%)  route 0.594ns (58.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.594     1.013    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X59Y82         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.267   184.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.882    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                183.869    

Slack (MET) :             183.961ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.093ns  (logic 0.518ns (47.385%)  route 0.575ns (52.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.575     1.093    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                183.961    

Slack (MET) :             183.981ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.483%)  route 0.617ns (57.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y83         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                183.981    

Slack (MET) :             184.002ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.466%)  route 0.451ns (48.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.451     0.929    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                184.002    

Slack (MET) :             184.031ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.487%)  route 0.617ns (57.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.045   185.104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.104    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                184.031    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.731ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.928%)  route 0.781ns (65.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.781     1.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                183.731    

Slack (MET) :             183.790ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.121%)  route 0.842ns (64.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.842     1.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X58Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X58Y83         FDRE (Setup_fdre_C_D)       -0.061   185.088    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.088    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                183.790    

Slack (MET) :             183.853ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.661%)  route 0.611ns (59.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.611     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X59Y82         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.266   184.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.883    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                183.853    

Slack (MET) :             183.869ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.354%)  route 0.594ns (58.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.594     1.013    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X59Y82         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.267   184.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.882    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                183.869    

Slack (MET) :             183.961ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.093ns  (logic 0.518ns (47.385%)  route 0.575ns (52.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.575     1.093    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                183.961    

Slack (MET) :             183.981ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.483%)  route 0.617ns (57.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y83         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                183.981    

Slack (MET) :             184.002ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.466%)  route 0.451ns (48.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.451     0.929    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                184.002    

Slack (MET) :             184.031ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.487%)  route 0.617ns (57.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.045   185.104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.104    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                184.031    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.492ns,  Total Violation       -1.492ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.492ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.763ns  (logic 0.419ns (23.772%)  route 1.344ns (76.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 553.911 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 553.521 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.606   553.521    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X48Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDCE (Prop_fdce_C_Q)         0.419   553.940 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.344   555.284    debuggerTop/video_output_sync/r_data_0
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.486   553.911    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.306    
                         clock uncertainty           -0.294   554.012    
    SLICE_X49Y130        FDCE (Setup_fdce_C_D)       -0.220   553.792    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.792    
                         arrival time                        -555.284    
  -------------------------------------------------------------------
                         slack                                 -1.492    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.586%)  route 0.619ns (56.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.619     1.097    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.288ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.462%)  route 0.622ns (56.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.622     1.100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.216    39.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 38.288    

Slack (MET) :             38.372ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.137ns  (logic 0.518ns (45.550%)  route 0.619ns (54.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.619     1.137    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X52Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 38.372    

Slack (MET) :             38.392ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.946ns  (logic 0.478ns (50.540%)  route 0.468ns (49.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.468     0.946    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X55Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 38.392    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.733%)  route 0.640ns (55.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.640     1.158    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.045    39.559    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.497ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.133%)  route 0.470ns (52.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.470     0.889    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 38.497    

Slack (MET) :             38.502ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.242%)  route 0.599ns (56.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.599     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.502    

Slack (MET) :             38.556ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.001ns  (logic 0.518ns (51.770%)  route 0.483ns (48.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.483     1.001    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 38.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.218%)  route 0.575ns (81.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X48Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.484 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.575     0.090    debuggerTop/video_output_sync/r_data_0
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.821    -0.852    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.294    -0.002    
    SLICE_X49Y130        FDCE (Hold_fdce_C_D)         0.022     0.020    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.879ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.711ns  (logic 9.919ns (17.187%)  route 47.792ns (82.813%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.669   149.543    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -149.543    
  -------------------------------------------------------------------
                         slack                                 33.879    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.276ns  (logic 9.919ns (17.318%)  route 47.357ns (82.682%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.233   149.107    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -149.107    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.845ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.818ns  (logic 9.919ns (17.458%)  route 46.898ns (82.542%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.775   148.649    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.628   183.756    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.243    
                         clock uncertainty           -0.183   184.060    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.494    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.494    
                         arrival time                        -148.649    
  -------------------------------------------------------------------
                         slack                                 34.845    

Slack (MET) :             34.867ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.710ns  (logic 9.919ns (17.491%)  route 46.791ns (82.509%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 183.670 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.667   148.541    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.542   183.670    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.157    
                         clock uncertainty           -0.183   183.974    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.408    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.408    
                         arrival time                        -148.541    
  -------------------------------------------------------------------
                         slack                                 34.867    

Slack (MET) :             34.966ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.612ns  (logic 9.919ns (17.521%)  route 46.693ns (82.479%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.570   148.444    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -148.444    
  -------------------------------------------------------------------
                         slack                                 34.966    

Slack (MET) :             35.004ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.586ns  (logic 9.795ns (17.310%)  route 46.791ns (82.690%))
  Logic Levels:           65  (LUT2=3 LUT3=8 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.629   143.026    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   143.150 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.623   143.774    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124   143.898 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.839   144.737    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.124   144.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          3.557   148.417    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -148.418    
  -------------------------------------------------------------------
                         slack                                 35.004    

Slack (MET) :             35.033ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.647ns  (logic 10.147ns (17.913%)  route 46.500ns (82.087%))
  Logic Levels:           66  (LUT2=4 LUT3=8 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 183.773 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.629   143.026    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.124   143.150 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.623   143.774    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124   143.898 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.980   144.877    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.150   145.027 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   145.463    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X47Y25         LUT6 (Prop_lut6_I5_O)        0.326   145.789 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.689   148.478    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.645   183.773    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.260    
                         clock uncertainty           -0.183   184.077    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.511    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.511    
                         arrival time                        -148.478    
  -------------------------------------------------------------------
                         slack                                 35.033    

Slack (MET) :             35.064ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.510ns  (logic 9.919ns (17.553%)  route 46.591ns (82.447%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 183.667 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.467   148.341    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.539   183.667    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.154    
                         clock uncertainty           -0.183   183.971    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.405    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.405    
                         arrival time                        -148.341    
  -------------------------------------------------------------------
                         slack                                 35.064    

Slack (MET) :             35.187ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.397ns  (logic 9.919ns (17.588%)  route 46.478ns (82.412%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.354   148.228    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.164    
                         clock uncertainty           -0.183   183.981    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.415    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.415    
                         arrival time                        -148.229    
  -------------------------------------------------------------------
                         slack                                 35.187    

Slack (MET) :             35.188ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        56.479ns  (logic 9.919ns (17.562%)  route 46.560ns (82.438%))
  Logic Levels:           66  (LUT2=3 LUT3=9 LUT4=4 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 183.761 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 91.832 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.797    91.832    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X45Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.459    92.291 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=167, routed)         1.350    93.641    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[2]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.150    93.791 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_9/O
                         net (fo=46, routed)          1.314    95.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.328    95.433 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_19/O
                         net (fo=2, routed)           0.664    96.097    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    96.221 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.670    96.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.016 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.752    97.768    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.892 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.190    99.082    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.124    99.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.372    99.578    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    99.702 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           1.125   100.827    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X47Y29         LUT6 (Prop_lut6_I2_O)        0.124   100.951 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.793   101.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124   101.867 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.918   102.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124   102.909 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.452   103.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X38Y19         LUT3 (Prop_lut3_I2_O)        0.124   103.485 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.611   104.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124   104.220 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.471   104.691    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   104.815 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.684   105.500    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124   105.624 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.612   106.236    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.124   106.360 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           0.462   106.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.946 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0/O
                         net (fo=1, routed)           0.433   107.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2__0_n_2
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.150   107.529 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=6, routed)           0.642   108.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[6]
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.326   108.497 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7/O
                         net (fo=5, routed)           0.660   109.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_7_n_2
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.124   109.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.585   109.866    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.990 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.616   110.605    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.116   110.721 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.535   111.256    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.584 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.750   112.334    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.124   112.458 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.591   113.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   113.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.408   113.580    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124   113.704 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.792   114.496    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124   114.620 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.686   115.307    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124   115.431 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.318   115.748    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124   115.872 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.517   116.390    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124   116.514 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.280   116.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124   116.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.490   117.407    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124   117.531 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.584   118.115    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.124   118.239 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           1.028   119.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152   119.419 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   119.915    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.326   120.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.621   120.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124   120.985 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.825   121.810    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.118   121.928 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.921   122.848    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.326   123.174 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.726   123.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.658   124.683    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124   124.807 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.623   125.430    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124   125.554 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.316   125.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   125.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.869   126.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124   126.987 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.767   127.754    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.124   127.878 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         0.831   128.709    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124   128.833 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.656   129.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   129.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.457   130.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124   130.194 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.339   130.532    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y29         LUT5 (Prop_lut5_I3_O)        0.124   130.656 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.832   131.489    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124   131.613 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.997   132.609    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   132.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.595   133.329    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124   133.452 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.494   133.947    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.124   134.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.354   134.425    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.124   134.549 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.651   135.200    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X46Y26         LUT6 (Prop_lut6_I2_O)        0.124   135.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.808   136.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.124   136.256 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.715   136.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124   137.095 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   137.246    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124   137.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.794   138.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.118   138.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.841   139.123    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.326   139.449 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.830   140.279    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124   140.403 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.436   140.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   140.963 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.431   141.394    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124   141.518 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.755   142.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I4_O)        0.124   142.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.750   143.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   143.270 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.748   144.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.124   144.142 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.576   144.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124   144.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.908   145.750    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.124   145.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.437   148.311    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.633   183.761    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.248    
                         clock uncertainty           -0.183   184.065    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.499    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.499    
                         arrival time                        -148.311    
  -------------------------------------------------------------------
                         slack                                 35.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.660%)  route 0.173ns (51.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y36         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  debuggerTop/debugger/r_value_data_reg[11]/Q
                         net (fo=3, routed)           0.173    -0.197    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[11]
    SLICE_X65Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.905    -0.768    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.183    -0.314    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.066    -0.248    debuggerTop/values/r_profiler_sample_index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.375ns  (logic 0.191ns (50.941%)  route 0.184ns (49.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 91.798 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 92.032 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.621    92.032    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X39Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.146    92.178 r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/Q
                         net (fo=48, routed)          0.184    92.362    debuggerTop/nes/cpu2A03/r_oamdma_counter
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.045    92.407 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    92.407    debuggerTop/nes/cpu2A03/r_oamdma_counter[0]_i_1_n_2
    SLICE_X38Y27         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    91.798    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X38Y27         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.048    
                         clock uncertainty            0.183    92.230    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.124    92.354    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.354    
                         arrival time                          92.407    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.428%)  route 0.180ns (48.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 92.051 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.640    92.051    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X23Y44         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.146    92.197 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[3]/Q
                         net (fo=3, routed)           0.180    92.377    debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg_n_2_[3]
    SLICE_X24Y44         LUT6 (Prop_lut6_I1_O)        0.045    92.422 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index[4]_i_2/O
                         net (fo=1, routed)           0.000    92.422    debuggerTop/nes/ppu/sprites/r_secondary_oam_index[4]_i_2_n_2
    SLICE_X24Y44         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.915    91.816    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X24Y44         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.088    
                         clock uncertainty            0.183    92.270    
    SLICE_X24Y44         FDCE (Hold_fdce_C_D)         0.099    92.369    debuggerTop/nes/ppu/sprites/r_secondary_oam_index_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.369    
                         arrival time                          92.422    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.297%)  route 0.169ns (50.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y36         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  debuggerTop/debugger/r_value_data_reg[8]/Q
                         net (fo=3, routed)           0.169    -0.201    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[8]
    SLICE_X66Y37         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.906    -0.767    debuggerTop/values/o_clk_5mhz
    SLICE_X66Y37         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[8]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.183    -0.313    
    SLICE_X66Y37         FDRE (Hold_fdre_C_D)         0.059    -0.254    debuggerTop/values/r_profiler_sample_index_reg[8]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.827%)  route 0.185ns (49.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 91.799 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 92.035 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.624    92.035    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X39Y27         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.146    92.181 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.185    92.365    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I3_O)        0.045    92.410 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    92.410    debuggerTop/nes/cpu2A03/r_oamdma_counter[5]_i_1_n_2
    SLICE_X38Y28         FDSE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.898    91.799    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X38Y28         FDSE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.049    
                         clock uncertainty            0.183    92.231    
    SLICE_X38Y28         FDSE (Hold_fdse_C_D)         0.125    92.356    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.356    
                         arrival time                          92.410    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[21][0]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.387ns  (logic 0.256ns (66.118%)  route 0.131ns (33.883%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 92.050 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.639    92.050    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X19Y42         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[21][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.146    92.196 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[21][0]/Q
                         net (fo=3, routed)           0.131    92.327    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[21]_785[0]
    SLICE_X21Y41         LUT6 (Prop_lut6_I3_O)        0.045    92.372 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[0]_i_3/O
                         net (fo=1, routed)           0.000    92.372    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[0]_i_3_n_2
    SLICE_X21Y41         MUXF7 (Prop_muxf7_I1_O)      0.065    92.437 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    92.437    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]_i_1_n_2
    SLICE_X21Y41         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.915    91.816    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X21Y41         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.088    
                         clock uncertainty            0.183    92.270    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.112    92.382    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.382    
                         arrival time                          92.437    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.582%)  route 0.181ns (52.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.631    -0.533    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y37         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  debuggerTop/debugger/r_value_data_reg[12]/Q
                         net (fo=2, routed)           0.181    -0.188    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[12]
    SLICE_X65Y37         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.906    -0.767    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y37         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[12]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.183    -0.313    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.070    -0.243    debuggerTop/values/r_profiler_sample_data_index_reg[12]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.450%)  route 0.182ns (52.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y36         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  debuggerTop/debugger/r_value_data_reg[10]/Q
                         net (fo=3, routed)           0.182    -0.188    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[10]
    SLICE_X65Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.905    -0.768    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.183    -0.314    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.070    -0.244    debuggerTop/values/r_profiler_sample_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.747%)  route 0.188ns (56.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 92.044 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.633    92.044    debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/o_clk_5mhz
    SLICE_X26Y32         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDCE (Prop_fdce_C_Q)         0.146    92.190 r  debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[4]/Q
                         net (fo=2, routed)           0.188    92.377    debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg_n_2_[4]
    SLICE_X26Y34         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.909    91.810    debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/o_clk_5mhz
    SLICE_X26Y34         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X26Y34         FDCE (Hold_fdce_C_D)         0.079    92.321    debuggerTop/nes/ppu/background/backgroundShiftAttributeTableHigh/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.321    
                         arrival time                          92.377    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (65.932%)  route 0.132ns (34.067%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 91.817 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 92.052 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.641    92.052    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X19Y47         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.146    92.198 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][7]/Q
                         net (fo=3, routed)           0.132    92.330    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29]_793[7]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.045    92.375 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_4/O
                         net (fo=1, routed)           0.000    92.375    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_4_n_2
    SLICE_X21Y46         MUXF7 (Prop_muxf7_I1_O)      0.065    92.440 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    92.440    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2_n_2
    SLICE_X21Y46         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.916    91.817    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X21Y46         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.089    
                         clock uncertainty            0.183    92.271    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.112    92.383    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.383    
                         arrival time                          92.440    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.492ns,  Total Violation       -1.492ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.492ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.763ns  (logic 0.419ns (23.772%)  route 1.344ns (76.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 553.911 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 553.521 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.606   553.521    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X48Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDCE (Prop_fdce_C_Q)         0.419   553.940 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.344   555.284    debuggerTop/video_output_sync/r_data_0
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.486   553.911    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.306    
                         clock uncertainty           -0.294   554.012    
    SLICE_X49Y130        FDCE (Setup_fdce_C_D)       -0.220   553.792    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.792    
                         arrival time                        -555.284    
  -------------------------------------------------------------------
                         slack                                 -1.492    

Slack (MET) :             38.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.586%)  route 0.619ns (56.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.619     1.097    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 38.243    

Slack (MET) :             38.288ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.462%)  route 0.622ns (56.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.622     1.100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.216    39.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 38.288    

Slack (MET) :             38.372ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.137ns  (logic 0.518ns (45.550%)  route 0.619ns (54.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.619     1.137    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X52Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 38.372    

Slack (MET) :             38.392ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.946ns  (logic 0.478ns (50.540%)  route 0.468ns (49.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.468     0.946    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X55Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 38.392    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.733%)  route 0.640ns (55.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.640     1.158    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.045    39.559    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.497ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.133%)  route 0.470ns (52.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.470     0.889    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 38.497    

Slack (MET) :             38.502ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.242%)  route 0.599ns (56.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.599     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.502    

Slack (MET) :             38.556ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.001ns  (logic 0.518ns (51.770%)  route 0.483ns (48.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.483     1.001    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y83         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 38.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.218%)  route 0.575ns (81.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X48Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.484 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.575     0.090    debuggerTop/video_output_sync/r_data_0
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.821    -0.852    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X49Y130        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.294    -0.002    
    SLICE_X49Y130        FDCE (Hold_fdce_C_D)         0.022     0.020    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.140ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.642ns (16.090%)  route 3.348ns (83.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.818     3.061    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    38.255    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.138    38.606    
    SLICE_X40Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.201    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 35.140    

Slack (MET) :             35.418ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.642ns (17.106%)  route 3.111ns (82.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.581     2.824    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X42Y162        FDCE (Recov_fdce_C_CLR)     -0.361    38.242    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.418    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.950%)  route 0.357ns (63.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.182    -0.044    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X52Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.950%)  route 0.357ns (63.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.182    -0.044    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X52Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.346    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__6/C
                         clock pessimism              0.504    -0.346    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    debuggerTop/vga_generator/r_x_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.504    -0.346    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__13/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__14/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.825%)  route 0.428ns (67.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.254     0.028    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__15/C
                         clock pessimism              0.504    -0.348    
    SLICE_X52Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.140ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.642ns (16.090%)  route 3.348ns (83.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.818     3.061    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    38.255    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.138    38.606    
    SLICE_X40Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.201    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 35.140    

Slack (MET) :             35.418ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.642ns (17.106%)  route 3.111ns (82.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.581     2.824    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X42Y162        FDCE (Recov_fdce_C_CLR)     -0.361    38.242    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.418    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.950%)  route 0.357ns (63.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.182    -0.044    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.504    -0.347    
                         clock uncertainty            0.138    -0.210    
    SLICE_X52Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.302    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.950%)  route 0.357ns (63.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.182    -0.044    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.347    
                         clock uncertainty            0.138    -0.210    
    SLICE_X52Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.302    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.138    -0.209    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__6/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.138    -0.209    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    debuggerTop/vga_generator/r_x_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.138    -0.209    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__13/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__14/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.825%)  route 0.428ns (67.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.254     0.028    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__15/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X52Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.140ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.642ns (16.090%)  route 3.348ns (83.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.818     3.061    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    38.255    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.138    38.606    
    SLICE_X40Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.201    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 35.140    

Slack (MET) :             35.418ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.642ns (17.106%)  route 3.111ns (82.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.581     2.824    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X42Y162        FDCE (Recov_fdce_C_CLR)     -0.361    38.242    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.418    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.449ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.449    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.138    38.507    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.950%)  route 0.357ns (63.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.182    -0.044    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.504    -0.347    
                         clock uncertainty            0.138    -0.210    
    SLICE_X52Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.302    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.950%)  route 0.357ns (63.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.182    -0.044    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.347    
                         clock uncertainty            0.138    -0.210    
    SLICE_X52Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.302    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.138    -0.209    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__6/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.138    -0.209    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    debuggerTop/vga_generator/r_x_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.138    -0.209    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.301    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__13/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__14/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.825%)  route 0.428ns (67.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.254     0.028    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__15/C
                         clock pessimism              0.504    -0.348    
                         clock uncertainty            0.138    -0.211    
    SLICE_X52Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    debuggerTop/vga_generator/r_x_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.642ns (16.090%)  route 3.348ns (83.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.818     3.061    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.672    38.255    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.132    38.612    
    SLICE_X40Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.207    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.207    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.424ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.642ns (17.106%)  route 3.111ns (82.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.581     2.824    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.132    38.609    
    SLICE_X42Y162        FDCE (Recov_fdce_C_CLR)     -0.361    38.248    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.248    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.424    

Slack (MET) :             35.455ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.132    38.513    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.455    

Slack (MET) :             35.455ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.132    38.513    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.455    

Slack (MET) :             35.455ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.132    38.513    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.455    

Slack (MET) :             35.455ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.132    38.513    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.455    

Slack (MET) :             35.455ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.642ns (17.924%)  route 2.940ns (82.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.410     2.653    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.132    38.513    
    SLICE_X40Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 35.455    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.132    38.513    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.132    38.513    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.946%)  route 2.935ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.085 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.530     0.119    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.124     0.243 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.405     2.648    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X41Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.502    38.085    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X41Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.560    38.645    
                         clock uncertainty           -0.132    38.513    
    SLICE_X41Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.950%)  route 0.357ns (63.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.182    -0.044    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X52Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.950%)  route 0.357ns (63.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.182    -0.044    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.851    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X52Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.346    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__6/C
                         clock pessimism              0.504    -0.346    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    debuggerTop/vga_generator/r_x_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.232%)  route 0.420ns (66.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.246     0.020    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.822    -0.850    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.504    -0.346    
    SLICE_X52Y135        FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__13/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__14/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.051%)  route 0.423ns (66.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.249     0.023    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.825%)  route 0.428ns (67.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.174    -0.271    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.226 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.254     0.028    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__15/C
                         clock pessimism              0.504    -0.348    
    SLICE_X52Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.440    debuggerTop/vga_generator/r_x_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       85.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.616ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.240    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.240    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.616    

Slack (MET) :             85.616ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.240    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.240    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.616    

Slack (MET) :             85.616ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.240    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.240    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.616    

Slack (MET) :             85.644ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.740     5.503    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[7]_10
    SLICE_X13Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/o_clk_5mhz
    SLICE_X13Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 85.644    

Slack (MET) :             85.644ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.740     5.503    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[7]_10
    SLICE_X13Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/o_clk_5mhz
    SLICE_X13Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 85.644    

Slack (MET) :             85.717ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.662     5.424    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_8
    SLICE_X41Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X41Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.183    91.544    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.402    91.142    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         91.142    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 85.717    

Slack (MET) :             85.717ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.662     5.424    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_8
    SLICE_X41Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X41Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.183    91.544    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.402    91.142    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         91.142    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 85.717    

Slack (MET) :             85.803ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[0]_0
    SLICE_X13Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.803    

Slack (MET) :             85.803ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[0]_0
    SLICE_X13Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.803    

Slack (MET) :             85.849ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X12Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X12Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.356    91.197    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.197    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.186ns (11.502%)  route 1.431ns (88.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.079     1.083    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X42Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.893    -0.780    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X42Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.501    -0.280    
    SLICE_X42Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.347    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.903%)  route 1.520ns (89.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.167     1.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X38Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.903%)  route 1.520ns (89.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.167     1.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X38Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.186ns (10.564%)  route 1.575ns (89.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.222     1.227    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X43Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X43Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.400%)  route 1.602ns (89.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.250     1.255    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.400%)  route 1.602ns (89.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.250     1.255    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X39Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X39Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.631    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       85.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.616ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.240    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.240    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.616    

Slack (MET) :             85.616ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.240    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.240    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.616    

Slack (MET) :             85.616ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.240    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.240    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.616    

Slack (MET) :             85.644ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.740     5.503    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[7]_10
    SLICE_X13Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/o_clk_5mhz
    SLICE_X13Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 85.644    

Slack (MET) :             85.644ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.740     5.503    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[7]_10
    SLICE_X13Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/o_clk_5mhz
    SLICE_X13Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 85.644    

Slack (MET) :             85.717ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.662     5.424    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_8
    SLICE_X41Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X41Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.183    91.544    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.402    91.142    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         91.142    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 85.717    

Slack (MET) :             85.717ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.662     5.424    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_8
    SLICE_X41Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X41Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.183    91.544    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.402    91.142    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         91.142    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 85.717    

Slack (MET) :             85.803ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[0]_0
    SLICE_X13Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.803    

Slack (MET) :             85.803ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[0]_0
    SLICE_X13Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.803    

Slack (MET) :             85.849ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X12Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X12Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.356    91.197    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.197    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.186ns (11.502%)  route 1.431ns (88.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.079     1.083    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X42Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.893    -0.780    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X42Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.501    -0.280    
                         clock uncertainty            0.183    -0.097    
    SLICE_X42Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.164    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.903%)  route 1.520ns (89.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.167     1.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X38Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.162    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.903%)  route 1.520ns (89.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.167     1.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X38Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.162    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.186ns (10.564%)  route 1.575ns (89.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.222     1.227    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X43Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X43Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.188    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.183    -0.093    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.160    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.183    -0.093    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.160    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.183    -0.093    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.160    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.400%)  route 1.602ns (89.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.250     1.255    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.400%)  route 1.602ns (89.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.250     1.255    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X39Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X39Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.183    -0.093    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.185    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.448    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       85.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.616ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.240    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.240    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.616    

Slack (MET) :             85.616ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.240    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.240    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.616    

Slack (MET) :             85.616ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.240    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.240    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.616    

Slack (MET) :             85.644ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.740     5.503    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[7]_10
    SLICE_X13Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/o_clk_5mhz
    SLICE_X13Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 85.644    

Slack (MET) :             85.644ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.740     5.503    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[7]_10
    SLICE_X13Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/o_clk_5mhz
    SLICE_X13Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 85.644    

Slack (MET) :             85.717ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.662     5.424    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_8
    SLICE_X41Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X41Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.183    91.544    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.402    91.142    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         91.142    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 85.717    

Slack (MET) :             85.717ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.662     5.424    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_8
    SLICE_X41Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X41Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.183    91.544    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.402    91.142    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         91.142    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 85.717    

Slack (MET) :             85.803ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[0]_0
    SLICE_X13Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.803    

Slack (MET) :             85.803ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[0]_0
    SLICE_X13Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.803    

Slack (MET) :             85.849ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X12Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X12Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.356    91.197    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.197    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.186ns (11.502%)  route 1.431ns (88.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.079     1.083    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X42Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.893    -0.780    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X42Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.501    -0.280    
                         clock uncertainty            0.183    -0.097    
    SLICE_X42Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.164    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.903%)  route 1.520ns (89.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.167     1.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X38Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.162    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.903%)  route 1.520ns (89.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.167     1.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X38Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.162    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.186ns (10.564%)  route 1.575ns (89.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.222     1.227    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X43Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X43Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.188    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.183    -0.093    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.160    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.183    -0.093    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.160    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.183    -0.093    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.160    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.400%)  route 1.602ns (89.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.250     1.255    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.400%)  route 1.602ns (89.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.250     1.255    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X39Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X39Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.501    -0.276    
                         clock uncertainty            0.183    -0.093    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.185    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.448    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       85.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.624ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.249    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.249    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.624    

Slack (MET) :             85.624ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.249    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.249    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.624    

Slack (MET) :             85.624ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.116%)  route 5.783ns (90.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.861     5.624    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X12Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.687    91.241    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X12Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.314    91.249    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.249    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 85.624    

Slack (MET) :             85.653ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.740     5.503    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[7]_10
    SLICE_X13Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/o_clk_5mhz
    SLICE_X13Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.156    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.156    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 85.653    

Slack (MET) :             85.653ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.580ns (9.293%)  route 5.661ns (90.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.740     5.503    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[7]_10
    SLICE_X13Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/o_clk_5mhz
    SLICE_X13Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.156    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileLo/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.156    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 85.653    

Slack (MET) :             85.726ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.662     5.424    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_8
    SLICE_X41Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X41Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.174    91.553    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 85.726    

Slack (MET) :             85.726ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.662     5.424    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_8
    SLICE_X41Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X41Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.174    91.553    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                 85.726    

Slack (MET) :             85.812ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[0]_0
    SLICE_X13Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.174    91.562    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.402    91.160    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.160    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.812    

Slack (MET) :             85.812ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[0]_0
    SLICE_X13Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.174    91.562    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.402    91.160    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.160    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.812    

Slack (MET) :             85.858ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.580ns (9.529%)  route 5.506ns (90.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.801    -0.739    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.921     0.639    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.763 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         4.585     5.348    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X12Y34         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.686    91.240    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X12Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.174    91.562    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.356    91.206    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.206    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 85.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.186ns (11.502%)  route 1.431ns (88.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.079     1.083    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X42Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.893    -0.780    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X42Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.501    -0.280    
    SLICE_X42Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.347    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.903%)  route 1.520ns (89.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.167     1.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X38Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.903%)  route 1.520ns (89.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.167     1.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X38Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.186ns (10.564%)  route 1.575ns (89.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.222     1.227    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X43Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X43Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X38Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.400%)  route 1.602ns (89.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.250     1.255    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.400%)  route 1.602ns (89.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.250     1.255    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.186ns (10.351%)  route 1.611ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y36         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.352    -0.040    debuggerTop/values/w_nes_reset_n
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.005 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.258     1.263    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X39Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X39Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.631    





