## RISC-V 32IM Core Implementations

An implementation of multiple RISC-V cores in Verilog with increasing levels of effieciency. 

---

### Overview:


### Current Status
- [ ] 


### ISA:
![alt text](./imgs/risc-v-isa1.png)
![alt text](./imgs/risc-v-isa2.png)
