// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_bank_load_reload,
        col_sum_bank_1_load_reload,
        col_sum_bank_2_load_reload,
        col_sum_bank_3_load_reload,
        col_sum_bank_4_load_reload,
        col_sum_bank_5_load_reload,
        col_sum_bank_6_load_reload,
        col_sum_bank_7_load_reload,
        col_sum_bank_8_load_reload,
        col_sum_bank_9_load_reload,
        col_sum_bank_10_load_reload,
        col_sum_bank_11_load_reload,
        col_sum_bank_12_load_reload,
        col_sum_bank_13_load_reload,
        col_sum_bank_14_load_reload,
        col_sum_bank_15_load_reload,
        col_sum_bank_16_load_reload,
        col_sum_bank_17_load_reload,
        col_sum_bank_18_load_reload,
        col_sum_bank_19_load_reload,
        col_sum_bank_20_load_reload,
        col_sum_bank_21_load_reload,
        col_sum_bank_22_load_reload,
        col_sum_bank_23_load_reload,
        col_sum_bank_24_load_reload,
        col_sum_bank_25_load_reload,
        col_sum_bank_26_load_reload,
        col_sum_bank_27_load_reload,
        col_sum_bank_28_load_reload,
        col_sum_bank_29_load_reload,
        col_sum_bank_30_load_reload,
        col_sum_bank_31_load_reload,
        col_sum_bank_32_load_reload,
        col_sum_bank_33_load_reload,
        col_sum_bank_34_load_reload,
        col_sum_bank_35_load_reload,
        col_sum_bank_36_load_reload,
        col_sum_bank_37_load_reload,
        col_sum_bank_38_load_reload,
        col_sum_bank_39_load_reload,
        col_sum_bank_40_load_reload,
        col_sum_bank_41_load_reload,
        col_sum_bank_42_load_reload,
        col_sum_bank_43_load_reload,
        col_sum_bank_44_load_reload,
        col_sum_bank_45_load_reload,
        col_sum_bank_46_load_reload,
        col_sum_bank_47_load_reload,
        col_sum_bank_48_load_reload,
        col_sum_bank_49_load_reload,
        col_sum_bank_50_load_reload,
        col_sum_bank_51_load_reload,
        col_sum_bank_52_load_reload,
        col_sum_bank_53_load_reload,
        col_sum_bank_54_load_reload,
        col_sum_bank_55_load_reload,
        col_sum_bank_56_load_reload,
        col_sum_bank_57_load_reload,
        col_sum_bank_58_load_reload,
        col_sum_bank_59_load_reload,
        col_sum_bank_60_load_reload,
        col_sum_bank_61_load_reload,
        col_sum_bank_62_load_reload,
        col_sum_bank_63_load_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_bank_load_reload;
input  [23:0] col_sum_bank_1_load_reload;
input  [23:0] col_sum_bank_2_load_reload;
input  [23:0] col_sum_bank_3_load_reload;
input  [23:0] col_sum_bank_4_load_reload;
input  [23:0] col_sum_bank_5_load_reload;
input  [23:0] col_sum_bank_6_load_reload;
input  [23:0] col_sum_bank_7_load_reload;
input  [23:0] col_sum_bank_8_load_reload;
input  [23:0] col_sum_bank_9_load_reload;
input  [23:0] col_sum_bank_10_load_reload;
input  [23:0] col_sum_bank_11_load_reload;
input  [23:0] col_sum_bank_12_load_reload;
input  [23:0] col_sum_bank_13_load_reload;
input  [23:0] col_sum_bank_14_load_reload;
input  [23:0] col_sum_bank_15_load_reload;
input  [23:0] col_sum_bank_16_load_reload;
input  [23:0] col_sum_bank_17_load_reload;
input  [23:0] col_sum_bank_18_load_reload;
input  [23:0] col_sum_bank_19_load_reload;
input  [23:0] col_sum_bank_20_load_reload;
input  [23:0] col_sum_bank_21_load_reload;
input  [23:0] col_sum_bank_22_load_reload;
input  [23:0] col_sum_bank_23_load_reload;
input  [23:0] col_sum_bank_24_load_reload;
input  [23:0] col_sum_bank_25_load_reload;
input  [23:0] col_sum_bank_26_load_reload;
input  [23:0] col_sum_bank_27_load_reload;
input  [23:0] col_sum_bank_28_load_reload;
input  [23:0] col_sum_bank_29_load_reload;
input  [23:0] col_sum_bank_30_load_reload;
input  [23:0] col_sum_bank_31_load_reload;
input  [23:0] col_sum_bank_32_load_reload;
input  [23:0] col_sum_bank_33_load_reload;
input  [23:0] col_sum_bank_34_load_reload;
input  [23:0] col_sum_bank_35_load_reload;
input  [23:0] col_sum_bank_36_load_reload;
input  [23:0] col_sum_bank_37_load_reload;
input  [23:0] col_sum_bank_38_load_reload;
input  [23:0] col_sum_bank_39_load_reload;
input  [23:0] col_sum_bank_40_load_reload;
input  [23:0] col_sum_bank_41_load_reload;
input  [23:0] col_sum_bank_42_load_reload;
input  [23:0] col_sum_bank_43_load_reload;
input  [23:0] col_sum_bank_44_load_reload;
input  [23:0] col_sum_bank_45_load_reload;
input  [23:0] col_sum_bank_46_load_reload;
input  [23:0] col_sum_bank_47_load_reload;
input  [23:0] col_sum_bank_48_load_reload;
input  [23:0] col_sum_bank_49_load_reload;
input  [23:0] col_sum_bank_50_load_reload;
input  [23:0] col_sum_bank_51_load_reload;
input  [23:0] col_sum_bank_52_load_reload;
input  [23:0] col_sum_bank_53_load_reload;
input  [23:0] col_sum_bank_54_load_reload;
input  [23:0] col_sum_bank_55_load_reload;
input  [23:0] col_sum_bank_56_load_reload;
input  [23:0] col_sum_bank_57_load_reload;
input  [23:0] col_sum_bank_58_load_reload;
input  [23:0] col_sum_bank_59_load_reload;
input  [23:0] col_sum_bank_60_load_reload;
input  [23:0] col_sum_bank_61_load_reload;
input  [23:0] col_sum_bank_62_load_reload;
input  [23:0] col_sum_bank_63_load_reload;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] tmp_fu_728_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln83_fu_746_p1;
reg   [6:0] j_fu_228;
wire   [6:0] add_ln83_fu_1598_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local;
wire   [16:0] select_ln89_fu_854_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local;
wire   [16:0] select_ln89_1_fu_959_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local;
wire   [16:0] select_ln89_2_fu_1064_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local;
wire   [16:0] select_ln89_3_fu_1169_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local;
wire   [16:0] select_ln89_4_fu_1274_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local;
wire   [16:0] select_ln89_5_fu_1379_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local;
wire   [16:0] select_ln89_6_fu_1484_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local;
wire   [16:0] select_ln89_7_fu_1589_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;
wire   [2:0] lshr_ln2_fu_736_p4;
wire   [23:0] tmp_2_fu_758_p17;
wire   [2:0] tmp_2_fu_758_p18;
wire   [23:0] tmp_2_fu_758_p19;
wire   [37:0] shl_ln1_fu_798_p3;
wire   [37:0] sub_ln89_fu_814_p2;
wire   [15:0] tmp_3_fu_820_p4;
wire   [16:0] zext_ln89_fu_830_p1;
wire   [15:0] tmp_4_fu_840_p4;
wire   [0:0] tmp_9_fu_806_p3;
wire   [16:0] sub_ln89_1_fu_834_p2;
wire   [16:0] zext_ln89_1_fu_850_p1;
wire   [23:0] tmp_6_fu_863_p17;
wire   [2:0] tmp_6_fu_863_p18;
wire   [23:0] tmp_6_fu_863_p19;
wire   [37:0] shl_ln89_1_fu_903_p3;
wire   [37:0] sub_ln89_2_fu_919_p2;
wire   [15:0] tmp_5_fu_925_p4;
wire   [16:0] zext_ln89_2_fu_935_p1;
wire   [15:0] tmp_7_fu_945_p4;
wire   [0:0] tmp_10_fu_911_p3;
wire   [16:0] sub_ln89_3_fu_939_p2;
wire   [16:0] zext_ln89_3_fu_955_p1;
wire   [23:0] tmp_s_fu_968_p17;
wire   [2:0] tmp_s_fu_968_p18;
wire   [23:0] tmp_s_fu_968_p19;
wire   [37:0] shl_ln89_2_fu_1008_p3;
wire   [37:0] sub_ln89_4_fu_1024_p2;
wire   [15:0] tmp_8_fu_1030_p4;
wire   [16:0] zext_ln89_4_fu_1040_p1;
wire   [15:0] tmp_12_fu_1050_p4;
wire   [0:0] tmp_11_fu_1016_p3;
wire   [16:0] sub_ln89_5_fu_1044_p2;
wire   [16:0] zext_ln89_5_fu_1060_p1;
wire   [23:0] tmp_13_fu_1073_p17;
wire   [2:0] tmp_13_fu_1073_p18;
wire   [23:0] tmp_13_fu_1073_p19;
wire   [37:0] shl_ln89_3_fu_1113_p3;
wire   [37:0] sub_ln89_6_fu_1129_p2;
wire   [15:0] tmp_15_fu_1135_p4;
wire   [16:0] zext_ln89_6_fu_1145_p1;
wire   [15:0] tmp_16_fu_1155_p4;
wire   [0:0] tmp_14_fu_1121_p3;
wire   [16:0] sub_ln89_7_fu_1149_p2;
wire   [16:0] zext_ln89_7_fu_1165_p1;
wire   [23:0] tmp_17_fu_1178_p17;
wire   [2:0] tmp_17_fu_1178_p18;
wire   [23:0] tmp_17_fu_1178_p19;
wire   [37:0] shl_ln89_4_fu_1218_p3;
wire   [37:0] sub_ln89_8_fu_1234_p2;
wire   [15:0] tmp_19_fu_1240_p4;
wire   [16:0] zext_ln89_8_fu_1250_p1;
wire   [15:0] tmp_20_fu_1260_p4;
wire   [0:0] tmp_18_fu_1226_p3;
wire   [16:0] sub_ln89_9_fu_1254_p2;
wire   [16:0] zext_ln89_9_fu_1270_p1;
wire   [23:0] tmp_21_fu_1283_p17;
wire   [2:0] tmp_21_fu_1283_p18;
wire   [23:0] tmp_21_fu_1283_p19;
wire   [37:0] shl_ln89_5_fu_1323_p3;
wire   [37:0] sub_ln89_10_fu_1339_p2;
wire   [15:0] tmp_23_fu_1345_p4;
wire   [16:0] zext_ln89_10_fu_1355_p1;
wire   [15:0] tmp_24_fu_1365_p4;
wire   [0:0] tmp_22_fu_1331_p3;
wire   [16:0] sub_ln89_11_fu_1359_p2;
wire   [16:0] zext_ln89_11_fu_1375_p1;
wire   [23:0] tmp_25_fu_1388_p17;
wire   [2:0] tmp_25_fu_1388_p18;
wire   [23:0] tmp_25_fu_1388_p19;
wire   [37:0] shl_ln89_6_fu_1428_p3;
wire   [37:0] sub_ln89_12_fu_1444_p2;
wire   [15:0] tmp_27_fu_1450_p4;
wire   [16:0] zext_ln89_12_fu_1460_p1;
wire   [15:0] tmp_28_fu_1470_p4;
wire   [0:0] tmp_26_fu_1436_p3;
wire   [16:0] sub_ln89_13_fu_1464_p2;
wire   [16:0] zext_ln89_13_fu_1480_p1;
wire   [23:0] tmp_29_fu_1493_p17;
wire   [2:0] tmp_29_fu_1493_p18;
wire   [23:0] tmp_29_fu_1493_p19;
wire   [37:0] shl_ln89_7_fu_1533_p3;
wire   [37:0] sub_ln89_14_fu_1549_p2;
wire   [15:0] tmp_31_fu_1555_p4;
wire   [16:0] zext_ln89_14_fu_1565_p1;
wire   [15:0] tmp_32_fu_1575_p4;
wire   [0:0] tmp_30_fu_1541_p3;
wire   [16:0] sub_ln89_15_fu_1569_p2;
wire   [16:0] zext_ln89_15_fu_1585_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_2_fu_758_p1;
wire   [2:0] tmp_2_fu_758_p3;
wire   [2:0] tmp_2_fu_758_p5;
wire   [2:0] tmp_2_fu_758_p7;
wire  signed [2:0] tmp_2_fu_758_p9;
wire  signed [2:0] tmp_2_fu_758_p11;
wire  signed [2:0] tmp_2_fu_758_p13;
wire  signed [2:0] tmp_2_fu_758_p15;
wire   [2:0] tmp_6_fu_863_p1;
wire   [2:0] tmp_6_fu_863_p3;
wire   [2:0] tmp_6_fu_863_p5;
wire   [2:0] tmp_6_fu_863_p7;
wire  signed [2:0] tmp_6_fu_863_p9;
wire  signed [2:0] tmp_6_fu_863_p11;
wire  signed [2:0] tmp_6_fu_863_p13;
wire  signed [2:0] tmp_6_fu_863_p15;
wire   [2:0] tmp_s_fu_968_p1;
wire   [2:0] tmp_s_fu_968_p3;
wire   [2:0] tmp_s_fu_968_p5;
wire   [2:0] tmp_s_fu_968_p7;
wire  signed [2:0] tmp_s_fu_968_p9;
wire  signed [2:0] tmp_s_fu_968_p11;
wire  signed [2:0] tmp_s_fu_968_p13;
wire  signed [2:0] tmp_s_fu_968_p15;
wire   [2:0] tmp_13_fu_1073_p1;
wire   [2:0] tmp_13_fu_1073_p3;
wire   [2:0] tmp_13_fu_1073_p5;
wire   [2:0] tmp_13_fu_1073_p7;
wire  signed [2:0] tmp_13_fu_1073_p9;
wire  signed [2:0] tmp_13_fu_1073_p11;
wire  signed [2:0] tmp_13_fu_1073_p13;
wire  signed [2:0] tmp_13_fu_1073_p15;
wire   [2:0] tmp_17_fu_1178_p1;
wire   [2:0] tmp_17_fu_1178_p3;
wire   [2:0] tmp_17_fu_1178_p5;
wire   [2:0] tmp_17_fu_1178_p7;
wire  signed [2:0] tmp_17_fu_1178_p9;
wire  signed [2:0] tmp_17_fu_1178_p11;
wire  signed [2:0] tmp_17_fu_1178_p13;
wire  signed [2:0] tmp_17_fu_1178_p15;
wire   [2:0] tmp_21_fu_1283_p1;
wire   [2:0] tmp_21_fu_1283_p3;
wire   [2:0] tmp_21_fu_1283_p5;
wire   [2:0] tmp_21_fu_1283_p7;
wire  signed [2:0] tmp_21_fu_1283_p9;
wire  signed [2:0] tmp_21_fu_1283_p11;
wire  signed [2:0] tmp_21_fu_1283_p13;
wire  signed [2:0] tmp_21_fu_1283_p15;
wire   [2:0] tmp_25_fu_1388_p1;
wire   [2:0] tmp_25_fu_1388_p3;
wire   [2:0] tmp_25_fu_1388_p5;
wire   [2:0] tmp_25_fu_1388_p7;
wire  signed [2:0] tmp_25_fu_1388_p9;
wire  signed [2:0] tmp_25_fu_1388_p11;
wire  signed [2:0] tmp_25_fu_1388_p13;
wire  signed [2:0] tmp_25_fu_1388_p15;
wire   [2:0] tmp_29_fu_1493_p1;
wire   [2:0] tmp_29_fu_1493_p3;
wire   [2:0] tmp_29_fu_1493_p5;
wire   [2:0] tmp_29_fu_1493_p7;
wire  signed [2:0] tmp_29_fu_1493_p9;
wire  signed [2:0] tmp_29_fu_1493_p11;
wire  signed [2:0] tmp_29_fu_1493_p13;
wire  signed [2:0] tmp_29_fu_1493_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 j_fu_228 = 7'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U111(
    .din0(col_sum_bank_load_reload),
    .din1(col_sum_bank_1_load_reload),
    .din2(col_sum_bank_2_load_reload),
    .din3(col_sum_bank_3_load_reload),
    .din4(col_sum_bank_4_load_reload),
    .din5(col_sum_bank_5_load_reload),
    .din6(col_sum_bank_6_load_reload),
    .din7(col_sum_bank_7_load_reload),
    .def(tmp_2_fu_758_p17),
    .sel(tmp_2_fu_758_p18),
    .dout(tmp_2_fu_758_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U112(
    .din0(col_sum_bank_8_load_reload),
    .din1(col_sum_bank_9_load_reload),
    .din2(col_sum_bank_10_load_reload),
    .din3(col_sum_bank_11_load_reload),
    .din4(col_sum_bank_12_load_reload),
    .din5(col_sum_bank_13_load_reload),
    .din6(col_sum_bank_14_load_reload),
    .din7(col_sum_bank_15_load_reload),
    .def(tmp_6_fu_863_p17),
    .sel(tmp_6_fu_863_p18),
    .dout(tmp_6_fu_863_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U113(
    .din0(col_sum_bank_16_load_reload),
    .din1(col_sum_bank_17_load_reload),
    .din2(col_sum_bank_18_load_reload),
    .din3(col_sum_bank_19_load_reload),
    .din4(col_sum_bank_20_load_reload),
    .din5(col_sum_bank_21_load_reload),
    .din6(col_sum_bank_22_load_reload),
    .din7(col_sum_bank_23_load_reload),
    .def(tmp_s_fu_968_p17),
    .sel(tmp_s_fu_968_p18),
    .dout(tmp_s_fu_968_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U114(
    .din0(col_sum_bank_24_load_reload),
    .din1(col_sum_bank_25_load_reload),
    .din2(col_sum_bank_26_load_reload),
    .din3(col_sum_bank_27_load_reload),
    .din4(col_sum_bank_28_load_reload),
    .din5(col_sum_bank_29_load_reload),
    .din6(col_sum_bank_30_load_reload),
    .din7(col_sum_bank_31_load_reload),
    .def(tmp_13_fu_1073_p17),
    .sel(tmp_13_fu_1073_p18),
    .dout(tmp_13_fu_1073_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U115(
    .din0(col_sum_bank_32_load_reload),
    .din1(col_sum_bank_33_load_reload),
    .din2(col_sum_bank_34_load_reload),
    .din3(col_sum_bank_35_load_reload),
    .din4(col_sum_bank_36_load_reload),
    .din5(col_sum_bank_37_load_reload),
    .din6(col_sum_bank_38_load_reload),
    .din7(col_sum_bank_39_load_reload),
    .def(tmp_17_fu_1178_p17),
    .sel(tmp_17_fu_1178_p18),
    .dout(tmp_17_fu_1178_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U116(
    .din0(col_sum_bank_40_load_reload),
    .din1(col_sum_bank_41_load_reload),
    .din2(col_sum_bank_42_load_reload),
    .din3(col_sum_bank_43_load_reload),
    .din4(col_sum_bank_44_load_reload),
    .din5(col_sum_bank_45_load_reload),
    .din6(col_sum_bank_46_load_reload),
    .din7(col_sum_bank_47_load_reload),
    .def(tmp_21_fu_1283_p17),
    .sel(tmp_21_fu_1283_p18),
    .dout(tmp_21_fu_1283_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U117(
    .din0(col_sum_bank_48_load_reload),
    .din1(col_sum_bank_49_load_reload),
    .din2(col_sum_bank_50_load_reload),
    .din3(col_sum_bank_51_load_reload),
    .din4(col_sum_bank_52_load_reload),
    .din5(col_sum_bank_53_load_reload),
    .din6(col_sum_bank_54_load_reload),
    .din7(col_sum_bank_55_load_reload),
    .def(tmp_25_fu_1388_p17),
    .sel(tmp_25_fu_1388_p18),
    .dout(tmp_25_fu_1388_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U118(
    .din0(col_sum_bank_56_load_reload),
    .din1(col_sum_bank_57_load_reload),
    .din2(col_sum_bank_58_load_reload),
    .din3(col_sum_bank_59_load_reload),
    .din4(col_sum_bank_60_load_reload),
    .din5(col_sum_bank_61_load_reload),
    .din6(col_sum_bank_62_load_reload),
    .din7(col_sum_bank_63_load_reload),
    .def(tmp_29_fu_1493_p17),
    .sel(tmp_29_fu_1493_p18),
    .dout(tmp_29_fu_1493_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_fu_728_p3 == 1'd0)) begin
            j_fu_228 <= add_ln83_fu_1598_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_228 <= 7'd0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p3 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_jb = 7'd0;
    end else begin
        ap_sig_allocacmp_jb = j_fu_228;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p3 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln83_fu_1598_p2 = (ap_sig_allocacmp_jb + 7'd8);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln2_fu_736_p4 = {{ap_sig_allocacmp_jb[5:3]}};

assign select_ln89_1_fu_959_p3 = ((tmp_10_fu_911_p3[0:0] == 1'b1) ? sub_ln89_3_fu_939_p2 : zext_ln89_3_fu_955_p1);

assign select_ln89_2_fu_1064_p3 = ((tmp_11_fu_1016_p3[0:0] == 1'b1) ? sub_ln89_5_fu_1044_p2 : zext_ln89_5_fu_1060_p1);

assign select_ln89_3_fu_1169_p3 = ((tmp_14_fu_1121_p3[0:0] == 1'b1) ? sub_ln89_7_fu_1149_p2 : zext_ln89_7_fu_1165_p1);

assign select_ln89_4_fu_1274_p3 = ((tmp_18_fu_1226_p3[0:0] == 1'b1) ? sub_ln89_9_fu_1254_p2 : zext_ln89_9_fu_1270_p1);

assign select_ln89_5_fu_1379_p3 = ((tmp_22_fu_1331_p3[0:0] == 1'b1) ? sub_ln89_11_fu_1359_p2 : zext_ln89_11_fu_1375_p1);

assign select_ln89_6_fu_1484_p3 = ((tmp_26_fu_1436_p3[0:0] == 1'b1) ? sub_ln89_13_fu_1464_p2 : zext_ln89_13_fu_1480_p1);

assign select_ln89_7_fu_1589_p3 = ((tmp_30_fu_1541_p3[0:0] == 1'b1) ? sub_ln89_15_fu_1569_p2 : zext_ln89_15_fu_1585_p1);

assign select_ln89_fu_854_p3 = ((tmp_9_fu_806_p3[0:0] == 1'b1) ? sub_ln89_1_fu_834_p2 : zext_ln89_1_fu_850_p1);

assign shl_ln1_fu_798_p3 = {{tmp_2_fu_758_p19}, {14'd0}};

assign shl_ln89_1_fu_903_p3 = {{tmp_6_fu_863_p19}, {14'd0}};

assign shl_ln89_2_fu_1008_p3 = {{tmp_s_fu_968_p19}, {14'd0}};

assign shl_ln89_3_fu_1113_p3 = {{tmp_13_fu_1073_p19}, {14'd0}};

assign shl_ln89_4_fu_1218_p3 = {{tmp_17_fu_1178_p19}, {14'd0}};

assign shl_ln89_5_fu_1323_p3 = {{tmp_21_fu_1283_p19}, {14'd0}};

assign shl_ln89_6_fu_1428_p3 = {{tmp_25_fu_1388_p19}, {14'd0}};

assign shl_ln89_7_fu_1533_p3 = {{tmp_29_fu_1493_p19}, {14'd0}};

assign sub_ln89_10_fu_1339_p2 = (38'd0 - shl_ln89_5_fu_1323_p3);

assign sub_ln89_11_fu_1359_p2 = (17'd0 - zext_ln89_10_fu_1355_p1);

assign sub_ln89_12_fu_1444_p2 = (38'd0 - shl_ln89_6_fu_1428_p3);

assign sub_ln89_13_fu_1464_p2 = (17'd0 - zext_ln89_12_fu_1460_p1);

assign sub_ln89_14_fu_1549_p2 = (38'd0 - shl_ln89_7_fu_1533_p3);

assign sub_ln89_15_fu_1569_p2 = (17'd0 - zext_ln89_14_fu_1565_p1);

assign sub_ln89_1_fu_834_p2 = (17'd0 - zext_ln89_fu_830_p1);

assign sub_ln89_2_fu_919_p2 = (38'd0 - shl_ln89_1_fu_903_p3);

assign sub_ln89_3_fu_939_p2 = (17'd0 - zext_ln89_2_fu_935_p1);

assign sub_ln89_4_fu_1024_p2 = (38'd0 - shl_ln89_2_fu_1008_p3);

assign sub_ln89_5_fu_1044_p2 = (17'd0 - zext_ln89_4_fu_1040_p1);

assign sub_ln89_6_fu_1129_p2 = (38'd0 - shl_ln89_3_fu_1113_p3);

assign sub_ln89_7_fu_1149_p2 = (17'd0 - zext_ln89_6_fu_1145_p1);

assign sub_ln89_8_fu_1234_p2 = (38'd0 - shl_ln89_4_fu_1218_p3);

assign sub_ln89_9_fu_1254_p2 = (17'd0 - zext_ln89_8_fu_1250_p1);

assign sub_ln89_fu_814_p2 = (38'd0 - shl_ln1_fu_798_p3);

assign tmp_10_fu_911_p3 = tmp_6_fu_863_p19[32'd23];

assign tmp_11_fu_1016_p3 = tmp_s_fu_968_p19[32'd23];

assign tmp_12_fu_1050_p4 = {{tmp_s_fu_968_p19[23:8]}};

assign tmp_13_fu_1073_p17 = 'bx;

assign tmp_13_fu_1073_p18 = {{ap_sig_allocacmp_jb[5:3]}};

assign tmp_14_fu_1121_p3 = tmp_13_fu_1073_p19[32'd23];

assign tmp_15_fu_1135_p4 = {{sub_ln89_6_fu_1129_p2[37:22]}};

assign tmp_16_fu_1155_p4 = {{tmp_13_fu_1073_p19[23:8]}};

assign tmp_17_fu_1178_p17 = 'bx;

assign tmp_17_fu_1178_p18 = {{ap_sig_allocacmp_jb[5:3]}};

assign tmp_18_fu_1226_p3 = tmp_17_fu_1178_p19[32'd23];

assign tmp_19_fu_1240_p4 = {{sub_ln89_8_fu_1234_p2[37:22]}};

assign tmp_20_fu_1260_p4 = {{tmp_17_fu_1178_p19[23:8]}};

assign tmp_21_fu_1283_p17 = 'bx;

assign tmp_21_fu_1283_p18 = {{ap_sig_allocacmp_jb[5:3]}};

assign tmp_22_fu_1331_p3 = tmp_21_fu_1283_p19[32'd23];

assign tmp_23_fu_1345_p4 = {{sub_ln89_10_fu_1339_p2[37:22]}};

assign tmp_24_fu_1365_p4 = {{tmp_21_fu_1283_p19[23:8]}};

assign tmp_25_fu_1388_p17 = 'bx;

assign tmp_25_fu_1388_p18 = {{ap_sig_allocacmp_jb[5:3]}};

assign tmp_26_fu_1436_p3 = tmp_25_fu_1388_p19[32'd23];

assign tmp_27_fu_1450_p4 = {{sub_ln89_12_fu_1444_p2[37:22]}};

assign tmp_28_fu_1470_p4 = {{tmp_25_fu_1388_p19[23:8]}};

assign tmp_29_fu_1493_p17 = 'bx;

assign tmp_29_fu_1493_p18 = {{ap_sig_allocacmp_jb[5:3]}};

assign tmp_2_fu_758_p17 = 'bx;

assign tmp_2_fu_758_p18 = {{ap_sig_allocacmp_jb[5:3]}};

assign tmp_30_fu_1541_p3 = tmp_29_fu_1493_p19[32'd23];

assign tmp_31_fu_1555_p4 = {{sub_ln89_14_fu_1549_p2[37:22]}};

assign tmp_32_fu_1575_p4 = {{tmp_29_fu_1493_p19[23:8]}};

assign tmp_3_fu_820_p4 = {{sub_ln89_fu_814_p2[37:22]}};

assign tmp_4_fu_840_p4 = {{tmp_2_fu_758_p19[23:8]}};

assign tmp_5_fu_925_p4 = {{sub_ln89_2_fu_919_p2[37:22]}};

assign tmp_6_fu_863_p17 = 'bx;

assign tmp_6_fu_863_p18 = {{ap_sig_allocacmp_jb[5:3]}};

assign tmp_7_fu_945_p4 = {{tmp_6_fu_863_p19[23:8]}};

assign tmp_8_fu_1030_p4 = {{sub_ln89_4_fu_1024_p2[37:22]}};

assign tmp_9_fu_806_p3 = tmp_2_fu_758_p19[32'd23];

assign tmp_fu_728_p3 = ap_sig_allocacmp_jb[32'd6];

assign tmp_s_fu_968_p17 = 'bx;

assign tmp_s_fu_968_p18 = {{ap_sig_allocacmp_jb[5:3]}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 = zext_ln83_fu_746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0 = select_ln89_6_fu_1484_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 = zext_ln83_fu_746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0 = select_ln89_5_fu_1379_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 = zext_ln83_fu_746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0 = select_ln89_4_fu_1274_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 = zext_ln83_fu_746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0 = select_ln89_3_fu_1169_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 = zext_ln83_fu_746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0 = select_ln89_2_fu_1064_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 = zext_ln83_fu_746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0 = select_ln89_1_fu_959_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 = zext_ln83_fu_746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0 = select_ln89_fu_854_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 = zext_ln83_fu_746_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0 = select_ln89_7_fu_1589_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local;

assign zext_ln83_fu_746_p1 = lshr_ln2_fu_736_p4;

assign zext_ln89_10_fu_1355_p1 = tmp_23_fu_1345_p4;

assign zext_ln89_11_fu_1375_p1 = tmp_24_fu_1365_p4;

assign zext_ln89_12_fu_1460_p1 = tmp_27_fu_1450_p4;

assign zext_ln89_13_fu_1480_p1 = tmp_28_fu_1470_p4;

assign zext_ln89_14_fu_1565_p1 = tmp_31_fu_1555_p4;

assign zext_ln89_15_fu_1585_p1 = tmp_32_fu_1575_p4;

assign zext_ln89_1_fu_850_p1 = tmp_4_fu_840_p4;

assign zext_ln89_2_fu_935_p1 = tmp_5_fu_925_p4;

assign zext_ln89_3_fu_955_p1 = tmp_7_fu_945_p4;

assign zext_ln89_4_fu_1040_p1 = tmp_8_fu_1030_p4;

assign zext_ln89_5_fu_1060_p1 = tmp_12_fu_1050_p4;

assign zext_ln89_6_fu_1145_p1 = tmp_15_fu_1135_p4;

assign zext_ln89_7_fu_1165_p1 = tmp_16_fu_1155_p4;

assign zext_ln89_8_fu_1250_p1 = tmp_19_fu_1240_p4;

assign zext_ln89_9_fu_1270_p1 = tmp_20_fu_1260_p4;

assign zext_ln89_fu_830_p1 = tmp_3_fu_820_p4;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_8
