# compile verilog/system verilog design source files
verilog xlslice_v1_0_1  --include "../../../../lab_4.srcs/sources_1/bd/CPU_TL/ipshared/ec67/hdl" --include "../../../../lab_4.srcs/sources_1/bd/CPU_TL/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../lab_4.srcs/sources_1/bd/CPU_mem/ipshared/221d/sim/xlslice_v1_0_1/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../lab_4.srcs/sources_1/bd/CPU_TL/ipshared/ec67/hdl" --include "../../../../lab_4.srcs/sources_1/bd/CPU_TL/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_instr_31dt26_0.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_instr_31dt26_1.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_instr_31dt26_2.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_instr_31dt26_3.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_instr_31dt26_4.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_instr_31dt26_5.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_instr_25dt21_0.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_instr_rd_0.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_instr_funct_0.v" \

verilog xlconcat_v2_1_1  --include "../../../../lab_4.srcs/sources_1/bd/CPU_TL/ipshared/ec67/hdl" --include "../../../../lab_4.srcs/sources_1/bd/CPU_TL/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../lab_4.srcs/sources_1/bd/CPU_mem/ipshared/221d/sim/xlconcat_v2_1_1/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../lab_4.srcs/sources_1/bd/CPU_TL/ipshared/ec67/hdl" --include "../../../../lab_4.srcs/sources_1/bd/CPU_TL/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_xlconcat_0_0.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_xlslice_0_1.v" \
"../../../../lab_4.ip_user_files/bd/CPU_mem/ipshared/221d/sim/CPU_mips_xlslice_0_2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
