
ubuntu-preinstalled/dfu-tool:     file format elf32-littlearm


Disassembly of section .init:

00002c10 <.init>:
    2c10:	push	{r3, lr}
    2c14:	bl	3e4c <fu_device_get_progress@plt+0x848>
    2c18:	pop	{r3, pc}

Disassembly of section .plt:

00002c1c <textdomain@plt-0x14>:
    2c1c:	push	{lr}		; (str lr, [sp, #-4]!)
    2c20:	ldr	lr, [pc, #4]	; 2c2c <textdomain@plt-0x4>
    2c24:	add	lr, pc, lr
    2c28:	ldr	pc, [lr, #8]!
    2c2c:	andeq	lr, r1, r8, rrx

00002c30 <textdomain@plt>:
    2c30:	add	ip, pc, #0, 12
    2c34:	add	ip, ip, #122880	; 0x1e000
    2c38:	ldr	pc, [ip, #104]!	; 0x68

00002c3c <g_main_loop_unref@plt>:
    2c3c:	add	ip, pc, #0, 12
    2c40:	add	ip, ip, #122880	; 0x1e000
    2c44:	ldr	pc, [ip, #96]!	; 0x60

00002c48 <fu_device_has_custom_flag@plt>:
    2c48:	add	ip, pc, #0, 12
    2c4c:	add	ip, ip, #122880	; 0x1e000
    2c50:	ldr	pc, [ip, #88]!	; 0x58

00002c54 <g_usb_context_new@plt>:
    2c54:	add	ip, pc, #0, 12
    2c58:	add	ip, ip, #122880	; 0x1e000
    2c5c:	ldr	pc, [ip, #80]!	; 0x50

00002c60 <fu_common_string_append_kx@plt>:
    2c60:	add	ip, pc, #0, 12
    2c64:	add	ip, ip, #122880	; 0x1e000
    2c68:	ldr	pc, [ip, #72]!	; 0x48

00002c6c <fu_device_attach@plt>:
    2c6c:	add	ip, pc, #0, 12
    2c70:	add	ip, ip, #122880	; 0x1e000
    2c74:	ldr	pc, [ip, #64]!	; 0x40

00002c78 <g_option_context_new@plt>:
    2c78:	add	ip, pc, #0, 12
    2c7c:	add	ip, ip, #122880	; 0x1e000
    2c80:	ldr	pc, [ip, #56]!	; 0x38

00002c84 <fu_device_get_type@plt>:
    2c84:	add	ip, pc, #0, 12
    2c88:	add	ip, ip, #122880	; 0x1e000
    2c8c:	ldr	pc, [ip, #48]!	; 0x30

00002c90 <fu_quirks_new@plt>:
    2c90:	add	ip, pc, #0, 12
    2c94:	add	ip, ip, #122880	; 0x1e000
    2c98:	ldr	pc, [ip, #40]!	; 0x28

00002c9c <g_usb_interface_get_protocol@plt>:
    2c9c:	add	ip, pc, #0, 12
    2ca0:	add	ip, ip, #122880	; 0x1e000
    2ca4:	ldr	pc, [ip, #32]!

00002ca8 <g_print@plt>:
    2ca8:			; <UNDEFINED> instruction: 0xe7fd4778
    2cac:	add	ip, pc, #0, 12
    2cb0:	add	ip, ip, #122880	; 0x1e000
    2cb4:	ldr	pc, [ip, #20]!

00002cb8 <g_getenv@plt>:
    2cb8:	add	ip, pc, #0, 12
    2cbc:	add	ip, ip, #122880	; 0x1e000
    2cc0:	ldr	pc, [ip, #12]!

00002cc4 <g_type_check_instance_cast@plt>:
    2cc4:			; <UNDEFINED> instruction: 0xe7fd4778
    2cc8:	add	ip, pc, #0, 12
    2ccc:	add	ip, ip, #122880	; 0x1e000
    2cd0:	ldr	pc, [ip, #0]!

00002cd4 <g_string_free@plt>:
    2cd4:			; <UNDEFINED> instruction: 0xe7fd4778
    2cd8:	add	ip, pc, #0, 12
    2cdc:	add	ip, ip, #118784	; 0x1d000
    2ce0:	ldr	pc, [ip, #4084]!	; 0xff4

00002ce4 <g_bytes_ref@plt>:
    2ce4:			; <UNDEFINED> instruction: 0xe7fd4778
    2ce8:	add	ip, pc, #0, 12
    2cec:	add	ip, ip, #118784	; 0x1d000
    2cf0:	ldr	pc, [ip, #4072]!	; 0xfe8

00002cf4 <g_timer_new@plt>:
    2cf4:	add	ip, pc, #0, 12
    2cf8:	add	ip, ip, #118784	; 0x1d000
    2cfc:	ldr	pc, [ip, #4064]!	; 0xfe0

00002d00 <g_malloc0@plt>:
    2d00:	add	ip, pc, #0, 12
    2d04:	add	ip, ip, #118784	; 0x1d000
    2d08:	ldr	pc, [ip, #4056]!	; 0xfd8

00002d0c <g_assertion_message_expr@plt>:
    2d0c:	add	ip, pc, #0, 12
    2d10:	add	ip, ip, #118784	; 0x1d000
    2d14:	ldr	pc, [ip, #4048]!	; 0xfd0

00002d18 <fu_dfu_firmware_new@plt>:
    2d18:	add	ip, pc, #0, 12
    2d1c:	add	ip, ip, #118784	; 0x1d000
    2d20:	ldr	pc, [ip, #4040]!	; 0xfc8

00002d24 <g_strdup_printf@plt>:
    2d24:	add	ip, pc, #0, 12
    2d28:	add	ip, ip, #118784	; 0x1d000
    2d2c:	ldr	pc, [ip, #4032]!	; 0xfc0

00002d30 <fu_dfu_firmware_get_release@plt>:
    2d30:	add	ip, pc, #0, 12
    2d34:	add	ip, ip, #118784	; 0x1d000
    2d38:	ldr	pc, [ip, #4024]!	; 0xfb8

00002d3c <g_usb_device_error_quark@plt>:
    2d3c:	add	ip, pc, #0, 12
    2d40:	add	ip, ip, #118784	; 0x1d000
    2d44:	ldr	pc, [ip, #4016]!	; 0xfb0

00002d48 <g_intern_static_string@plt>:
    2d48:	add	ip, pc, #0, 12
    2d4c:	add	ip, ip, #118784	; 0x1d000
    2d50:	ldr	pc, [ip, #4008]!	; 0xfa8

00002d54 <dcgettext@plt>:
    2d54:	add	ip, pc, #0, 12
    2d58:	add	ip, ip, #118784	; 0x1d000
    2d5c:	ldr	pc, [ip, #4000]!	; 0xfa0

00002d60 <g_main_loop_new@plt>:
    2d60:	add	ip, pc, #0, 12
    2d64:	add	ip, ip, #118784	; 0x1d000
    2d68:	ldr	pc, [ip, #3992]!	; 0xf98

00002d6c <g_option_context_free@plt>:
    2d6c:	add	ip, pc, #0, 12
    2d70:	add	ip, ip, #118784	; 0x1d000
    2d74:	ldr	pc, [ip, #3984]!	; 0xf90

00002d78 <fu_device_probe@plt>:
    2d78:	add	ip, pc, #0, 12
    2d7c:	add	ip, ip, #118784	; 0x1d000
    2d80:	ldr	pc, [ip, #3976]!	; 0xf88

00002d84 <fu_dfu_firmware_set_pid@plt>:
    2d84:	add	ip, pc, #0, 12
    2d88:	add	ip, ip, #118784	; 0x1d000
    2d8c:	ldr	pc, [ip, #3968]!	; 0xf80

00002d90 <g_set_application_name@plt>:
    2d90:	add	ip, pc, #0, 12
    2d94:	add	ip, ip, #118784	; 0x1d000
    2d98:	ldr	pc, [ip, #3960]!	; 0xf78

00002d9c <g_signal_connect_data@plt>:
    2d9c:	add	ip, pc, #0, 12
    2da0:	add	ip, ip, #118784	; 0x1d000
    2da4:	ldr	pc, [ip, #3952]!	; 0xf70

00002da8 <g_file_load_contents@plt>:
    2da8:	add	ip, pc, #0, 12
    2dac:	add	ip, ip, #118784	; 0x1d000
    2db0:	ldr	pc, [ip, #3944]!	; 0xf68

00002db4 <g_free@plt>:
    2db4:			; <UNDEFINED> instruction: 0xe7fd4778
    2db8:	add	ip, pc, #0, 12
    2dbc:	add	ip, ip, #118784	; 0x1d000
    2dc0:	ldr	pc, [ip, #3932]!	; 0xf5c

00002dc4 <fwupd_device_has_flag@plt>:
    2dc4:	add	ip, pc, #0, 12
    2dc8:	add	ip, ip, #118784	; 0x1d000
    2dcc:	ldr	pc, [ip, #3924]!	; 0xf54

00002dd0 <g_option_context_parse@plt>:
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #118784	; 0x1d000
    2dd8:	ldr	pc, [ip, #3916]!	; 0xf4c

00002ddc <fu_memcpy_safe@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #118784	; 0x1d000
    2de4:	ldr	pc, [ip, #3908]!	; 0xf44

00002de8 <fu_firmware_image_get_idx@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #118784	; 0x1d000
    2df0:	ldr	pc, [ip, #3900]!	; 0xf3c

00002df4 <g_usb_device_release_interface@plt>:
    2df4:	add	ip, pc, #0, 12
    2df8:	add	ip, ip, #118784	; 0x1d000
    2dfc:	ldr	pc, [ip, #3892]!	; 0xf34

00002e00 <fu_device_write_firmware@plt>:
    2e00:	add	ip, pc, #0, 12
    2e04:	add	ip, ip, #118784	; 0x1d000
    2e08:	ldr	pc, [ip, #3884]!	; 0xf2c

00002e0c <g_type_add_instance_private@plt>:
    2e0c:	add	ip, pc, #0, 12
    2e10:	add	ip, ip, #118784	; 0x1d000
    2e14:	ldr	pc, [ip, #3876]!	; 0xf24

00002e18 <g_set_error@plt>:
    2e18:	add	ip, pc, #0, 12
    2e1c:	add	ip, ip, #118784	; 0x1d000
    2e20:	ldr	pc, [ip, #3868]!	; 0xf1c

00002e24 <__stack_chk_fail@plt>:
    2e24:	add	ip, pc, #0, 12
    2e28:	add	ip, ip, #118784	; 0x1d000
    2e2c:	ldr	pc, [ip, #3860]!	; 0xf14

00002e30 <fu_common_write_uint16@plt>:
    2e30:	add	ip, pc, #0, 12
    2e34:	add	ip, ip, #118784	; 0x1d000
    2e38:	ldr	pc, [ip, #3852]!	; 0xf0c

00002e3c <g_option_context_get_help@plt>:
    2e3c:	add	ip, pc, #0, 12
    2e40:	add	ip, ip, #118784	; 0x1d000
    2e44:	ldr	pc, [ip, #3844]!	; 0xf04

00002e48 <g_propagate_error@plt>:
    2e48:	add	ip, pc, #0, 12
    2e4c:	add	ip, ip, #118784	; 0x1d000
    2e50:	ldr	pc, [ip, #3836]!	; 0xefc

00002e54 <fwupd_error_quark@plt>:
    2e54:	add	ip, pc, #0, 12
    2e58:	add	ip, ip, #118784	; 0x1d000
    2e5c:	ldr	pc, [ip, #3828]!	; 0xef4

00002e60 <g_usb_interface_get_number@plt>:
    2e60:	add	ip, pc, #0, 12
    2e64:	add	ip, ip, #118784	; 0x1d000
    2e68:	ldr	pc, [ip, #3820]!	; 0xeec

00002e6c <g_cancellable_new@plt>:
    2e6c:	add	ip, pc, #0, 12
    2e70:	add	ip, ip, #118784	; 0x1d000
    2e74:	ldr	pc, [ip, #3812]!	; 0xee4

00002e78 <g_string_new@plt>:
    2e78:	add	ip, pc, #0, 12
    2e7c:	add	ip, ip, #118784	; 0x1d000
    2e80:	ldr	pc, [ip, #3804]!	; 0xedc

00002e84 <fu_firmware_new_from_bytes@plt>:
    2e84:	add	ip, pc, #0, 12
    2e88:	add	ip, ip, #118784	; 0x1d000
    2e8c:	ldr	pc, [ip, #3796]!	; 0xed4

00002e90 <g_usb_context_find_by_vid_pid@plt>:
    2e90:	add	ip, pc, #0, 12
    2e94:	add	ip, ip, #118784	; 0x1d000
    2e98:	ldr	pc, [ip, #3788]!	; 0xecc

00002e9c <fu_firmware_get_images@plt>:
    2e9c:	add	ip, pc, #0, 12
    2ea0:	add	ip, ip, #118784	; 0x1d000
    2ea4:	ldr	pc, [ip, #3780]!	; 0xec4

00002ea8 <fu_device_set_remove_delay@plt>:
    2ea8:			; <UNDEFINED> instruction: 0xe7fd4778
    2eac:	add	ip, pc, #0, 12
    2eb0:	add	ip, ip, #118784	; 0x1d000
    2eb4:	ldr	pc, [ip, #3768]!	; 0xeb8

00002eb8 <fu_firmware_add_image@plt>:
    2eb8:	add	ip, pc, #0, 12
    2ebc:	add	ip, ip, #118784	; 0x1d000
    2ec0:	ldr	pc, [ip, #3760]!	; 0xeb0

00002ec4 <g_str_has_suffix@plt>:
    2ec4:	add	ip, pc, #0, 12
    2ec8:	add	ip, ip, #118784	; 0x1d000
    2ecc:	ldr	pc, [ip, #3752]!	; 0xea8

00002ed0 <fu_firmware_image_new@plt>:
    2ed0:	add	ip, pc, #0, 12
    2ed4:	add	ip, ip, #118784	; 0x1d000
    2ed8:	ldr	pc, [ip, #3744]!	; 0xea0

00002edc <g_once_init_enter@plt>:
    2edc:	add	ip, pc, #0, 12
    2ee0:	add	ip, ip, #118784	; 0x1d000
    2ee4:	ldr	pc, [ip, #3736]!	; 0xe98

00002ee8 <g_option_context_add_main_entries@plt>:
    2ee8:	add	ip, pc, #0, 12
    2eec:	add	ip, ip, #118784	; 0x1d000
    2ef0:	ldr	pc, [ip, #3728]!	; 0xe90

00002ef4 <fu_quirks_lookup_by_id@plt>:
    2ef4:	add	ip, pc, #0, 12
    2ef8:	add	ip, ip, #118784	; 0x1d000
    2efc:	ldr	pc, [ip, #3720]!	; 0xe88

00002f00 <__libc_start_main@plt>:
    2f00:	add	ip, pc, #0, 12
    2f04:	add	ip, ip, #118784	; 0x1d000
    2f08:	ldr	pc, [ip, #3712]!	; 0xe80

00002f0c <__gmon_start__@plt>:
    2f0c:	add	ip, pc, #0, 12
    2f10:	add	ip, ip, #118784	; 0x1d000
    2f14:	ldr	pc, [ip, #3704]!	; 0xe78

00002f18 <g_error_free@plt>:
    2f18:	add	ip, pc, #0, 12
    2f1c:	add	ip, ip, #118784	; 0x1d000
    2f20:	ldr	pc, [ip, #3696]!	; 0xe70

00002f24 <fu_device_locker_new@plt>:
    2f24:	add	ip, pc, #0, 12
    2f28:	add	ip, ip, #118784	; 0x1d000
    2f2c:	ldr	pc, [ip, #3688]!	; 0xe68

00002f30 <fu_firmware_get_image_by_id@plt>:
    2f30:	add	ip, pc, #0, 12
    2f34:	add	ip, ip, #118784	; 0x1d000
    2f38:	ldr	pc, [ip, #3680]!	; 0xe60

00002f3c <g_usb_device_get_string_descriptor@plt>:
    2f3c:	add	ip, pc, #0, 12
    2f40:	add	ip, ip, #118784	; 0x1d000
    2f44:	ldr	pc, [ip, #3672]!	; 0xe58

00002f48 <g_object_add_weak_pointer@plt>:
    2f48:			; <UNDEFINED> instruction: 0xe7fd4778
    2f4c:	add	ip, pc, #0, 12
    2f50:	add	ip, ip, #118784	; 0x1d000
    2f54:	ldr	pc, [ip, #3660]!	; 0xe4c

00002f58 <fu_dfu_firmware_set_version@plt>:
    2f58:	add	ip, pc, #0, 12
    2f5c:	add	ip, ip, #118784	; 0x1d000
    2f60:	ldr	pc, [ip, #3652]!	; 0xe44

00002f64 <g_string_append_printf@plt>:
    2f64:	add	ip, pc, #0, 12
    2f68:	add	ip, ip, #118784	; 0x1d000
    2f6c:	ldr	pc, [ip, #3644]!	; 0xe3c

00002f70 <fu_firmware_parse@plt>:
    2f70:	add	ip, pc, #0, 12
    2f74:	add	ip, ip, #118784	; 0x1d000
    2f78:	ldr	pc, [ip, #3636]!	; 0xe34

00002f7c <fu_device_set_status@plt>:
    2f7c:			; <UNDEFINED> instruction: 0xe7fd4778
    2f80:	add	ip, pc, #0, 12
    2f84:	add	ip, ip, #118784	; 0x1d000
    2f88:	ldr	pc, [ip, #3624]!	; 0xe28

00002f8c <g_usb_interface_get_extra@plt>:
    2f8c:	add	ip, pc, #0, 12
    2f90:	add	ip, ip, #118784	; 0x1d000
    2f94:	ldr	pc, [ip, #3616]!	; 0xe20

00002f98 <fu_device_close@plt>:
    2f98:	add	ip, pc, #0, 12
    2f9c:	add	ip, ip, #118784	; 0x1d000
    2fa0:	ldr	pc, [ip, #3608]!	; 0xe18

00002fa4 <g_bytes_get_size@plt>:
    2fa4:	add	ip, pc, #0, 12
    2fa8:	add	ip, ip, #118784	; 0x1d000
    2fac:	ldr	pc, [ip, #3600]!	; 0xe10

00002fb0 <g_ptr_array_add@plt>:
    2fb0:			; <UNDEFINED> instruction: 0xe7fd4778
    2fb4:	add	ip, pc, #0, 12
    2fb8:	add	ip, ip, #118784	; 0x1d000
    2fbc:	ldr	pc, [ip, #3588]!	; 0xe04

00002fc0 <g_ptr_array_set_size@plt>:
    2fc0:	add	ip, pc, #0, 12
    2fc4:	add	ip, ip, #118784	; 0x1d000
    2fc8:	ldr	pc, [ip, #3580]!	; 0xdfc

00002fcc <g_unix_signal_add_full@plt>:
    2fcc:	add	ip, pc, #0, 12
    2fd0:	add	ip, ip, #118784	; 0x1d000
    2fd4:	ldr	pc, [ip, #3572]!	; 0xdf4

00002fd8 <g_return_if_fail_warning@plt>:
    2fd8:			; <UNDEFINED> instruction: 0xe7fd4778
    2fdc:	add	ip, pc, #0, 12
    2fe0:	add	ip, ip, #118784	; 0x1d000
    2fe4:	ldr	pc, [ip, #3560]!	; 0xde8

00002fe8 <fu_firmware_get_type@plt>:
    2fe8:	add	ip, pc, #0, 12
    2fec:	add	ip, ip, #118784	; 0x1d000
    2ff0:	ldr	pc, [ip, #3552]!	; 0xde0

00002ff4 <g_usb_context_get_devices@plt>:
    2ff4:	add	ip, pc, #0, 12
    2ff8:	add	ip, ip, #118784	; 0x1d000
    2ffc:	ldr	pc, [ip, #3544]!	; 0xdd8

00003000 <fu_firmware_get_image_default_bytes@plt>:
    3000:	add	ip, pc, #0, 12
    3004:	add	ip, ip, #118784	; 0x1d000
    3008:	ldr	pc, [ip, #3536]!	; 0xdd0

0000300c <g_usb_device_get_vid@plt>:
    300c:	add	ip, pc, #0, 12
    3010:	add	ip, ip, #118784	; 0x1d000
    3014:	ldr	pc, [ip, #3528]!	; 0xdc8

00003018 <fu_usb_device_get_vid@plt>:
    3018:	add	ip, pc, #0, 12
    301c:	add	ip, ip, #118784	; 0x1d000
    3020:	ldr	pc, [ip, #3520]!	; 0xdc0

00003024 <memcpy@plt>:
    3024:			; <UNDEFINED> instruction: 0xe7fd4778
    3028:	add	ip, pc, #0, 12
    302c:	add	ip, ip, #118784	; 0x1d000
    3030:	ldr	pc, [ip, #3508]!	; 0xdb4

00003034 <g_signal_new@plt>:
    3034:	add	ip, pc, #0, 12
    3038:	add	ip, ip, #118784	; 0x1d000
    303c:	ldr	pc, [ip, #3500]!	; 0xdac

00003040 <fu_device_add_flag@plt>:
    3040:	add	ip, pc, #0, 12
    3044:	add	ip, ip, #118784	; 0x1d000
    3048:	ldr	pc, [ip, #3492]!	; 0xda4

0000304c <g_strsplit@plt>:
    304c:	add	ip, pc, #0, 12
    3050:	add	ip, ip, #118784	; 0x1d000
    3054:	ldr	pc, [ip, #3484]!	; 0xd9c

00003058 <g_usb_device_get_pid@plt>:
    3058:	add	ip, pc, #0, 12
    305c:	add	ip, ip, #118784	; 0x1d000
    3060:	ldr	pc, [ip, #3476]!	; 0xd94

00003064 <fu_dfu_firmware_set_release@plt>:
    3064:	add	ip, pc, #0, 12
    3068:	add	ip, ip, #118784	; 0x1d000
    306c:	ldr	pc, [ip, #3468]!	; 0xd8c

00003070 <g_signal_emit@plt>:
    3070:	add	ip, pc, #0, 12
    3074:	add	ip, ip, #118784	; 0x1d000
    3078:	ldr	pc, [ip, #3460]!	; 0xd84

0000307c <g_bytes_new_static@plt>:
    307c:	add	ip, pc, #0, 12
    3080:	add	ip, ip, #118784	; 0x1d000
    3084:	ldr	pc, [ip, #3452]!	; 0xd7c

00003088 <fu_firmware_get_image_by_idx@plt>:
    3088:	add	ip, pc, #0, 12
    308c:	add	ip, ip, #118784	; 0x1d000
    3090:	ldr	pc, [ip, #3444]!	; 0xd74

00003094 <g_timer_elapsed@plt>:
    3094:	add	ip, pc, #0, 12
    3098:	add	ip, ip, #118784	; 0x1d000
    309c:	ldr	pc, [ip, #3436]!	; 0xd6c

000030a0 <g_string_append@plt>:
    30a0:	add	ip, pc, #0, 12
    30a4:	add	ip, ip, #118784	; 0x1d000
    30a8:	ldr	pc, [ip, #3428]!	; 0xd64

000030ac <fu_firmware_strparse_uint16@plt>:
    30ac:	add	ip, pc, #0, 12
    30b0:	add	ip, ip, #118784	; 0x1d000
    30b4:	ldr	pc, [ip, #3420]!	; 0xd5c

000030b8 <raise@plt>:
    30b8:	add	ip, pc, #0, 12
    30bc:	add	ip, ip, #118784	; 0x1d000
    30c0:	ldr	pc, [ip, #3412]!	; 0xd54

000030c4 <g_string_set_size@plt>:
    30c4:	add	ip, pc, #0, 12
    30c8:	add	ip, ip, #118784	; 0x1d000
    30cc:	ldr	pc, [ip, #3404]!	; 0xd4c

000030d0 <g_bytes_compare@plt>:
    30d0:	add	ip, pc, #0, 12
    30d4:	add	ip, ip, #118784	; 0x1d000
    30d8:	ldr	pc, [ip, #3396]!	; 0xd44

000030dc <g_io_error_quark@plt>:
    30dc:	add	ip, pc, #0, 12
    30e0:	add	ip, ip, #118784	; 0x1d000
    30e4:	ldr	pc, [ip, #3388]!	; 0xd3c

000030e8 <fu_firmware_write@plt>:
    30e8:	add	ip, pc, #0, 12
    30ec:	add	ip, ip, #118784	; 0x1d000
    30f0:	ldr	pc, [ip, #3380]!	; 0xd34

000030f4 <__cxa_finalize@plt>:
    30f4:	add	ip, pc, #0, 12
    30f8:	add	ip, ip, #118784	; 0x1d000
    30fc:	ldr	pc, [ip, #3372]!	; 0xd2c

00003100 <g_string_truncate@plt>:
    3100:	add	ip, pc, #0, 12
    3104:	add	ip, ip, #118784	; 0x1d000
    3108:	ldr	pc, [ip, #3364]!	; 0xd24

0000310c <fu_firmware_image_get_type@plt>:
    310c:	add	ip, pc, #0, 12
    3110:	add	ip, ip, #118784	; 0x1d000
    3114:	ldr	pc, [ip, #3356]!	; 0xd1c

00003118 <__memcpy_chk@plt>:
    3118:	add	ip, pc, #0, 12
    311c:	add	ip, ip, #118784	; 0x1d000
    3120:	ldr	pc, [ip, #3348]!	; 0xd14

00003124 <g_ptr_array_new_with_free_func@plt>:
    3124:	add	ip, pc, #0, 12
    3128:	add	ip, ip, #118784	; 0x1d000
    312c:	ldr	pc, [ip, #3340]!	; 0xd0c

00003130 <g_log@plt>:
    3130:	add	ip, pc, #0, 12
    3134:	add	ip, ip, #118784	; 0x1d000
    3138:	ldr	pc, [ip, #3332]!	; 0xd04

0000313c <fu_common_string_append_ku@plt>:
    313c:	add	ip, pc, #0, 12
    3140:	add	ip, ip, #118784	; 0x1d000
    3144:	ldr	pc, [ip, #3324]!	; 0xcfc

00003148 <g_main_loop_quit@plt>:
    3148:			; <UNDEFINED> instruction: 0xe7fd4778
    314c:	add	ip, pc, #0, 12
    3150:	add	ip, ip, #118784	; 0x1d000
    3154:	ldr	pc, [ip, #3312]!	; 0xcf0

00003158 <fu_device_set_protocol@plt>:
    3158:	add	ip, pc, #0, 12
    315c:	add	ip, ip, #118784	; 0x1d000
    3160:	ldr	pc, [ip, #3304]!	; 0xce8

00003164 <g_bytes_new_from_bytes@plt>:
    3164:	add	ip, pc, #0, 12
    3168:	add	ip, ip, #118784	; 0x1d000
    316c:	ldr	pc, [ip, #3296]!	; 0xce0

00003170 <g_prefix_error@plt>:
    3170:			; <UNDEFINED> instruction: 0xe7fd4778
    3174:	add	ip, pc, #0, 12
    3178:	add	ip, ip, #118784	; 0x1d000
    317c:	ldr	pc, [ip, #3284]!	; 0xcd4

00003180 <g_bytes_unref@plt>:
    3180:	add	ip, pc, #0, 12
    3184:	add	ip, ip, #118784	; 0x1d000
    3188:	ldr	pc, [ip, #3276]!	; 0xccc

0000318c <g_cancellable_cancel@plt>:
    318c:	add	ip, pc, #0, 12
    3190:	add	ip, ip, #118784	; 0x1d000
    3194:	ldr	pc, [ip, #3268]!	; 0xcc4

00003198 <fu_common_get_contents_bytes@plt>:
    3198:	add	ip, pc, #0, 12
    319c:	add	ip, ip, #118784	; 0x1d000
    31a0:	ldr	pc, [ip, #3260]!	; 0xcbc

000031a4 <strlen@plt>:
    31a4:	add	ip, pc, #0, 12
    31a8:	add	ip, ip, #118784	; 0x1d000
    31ac:	ldr	pc, [ip, #3252]!	; 0xcb4

000031b0 <ceil@plt>:
    31b0:	add	ip, pc, #0, 12
    31b4:	add	ip, ip, #118784	; 0x1d000
    31b8:	ldr	pc, [ip, #3244]!	; 0xcac

000031bc <g_file_get_type@plt>:
    31bc:	add	ip, pc, #0, 12
    31c0:	add	ip, ip, #118784	; 0x1d000
    31c4:	ldr	pc, [ip, #3236]!	; 0xca4

000031c8 <fu_common_string_append_kb@plt>:
    31c8:	add	ip, pc, #0, 12
    31cc:	add	ip, ip, #118784	; 0x1d000
    31d0:	ldr	pc, [ip, #3228]!	; 0xc9c

000031d4 <fwupd_device_remove_flag@plt>:
    31d4:			; <UNDEFINED> instruction: 0xe7fd4778
    31d8:	add	ip, pc, #0, 12
    31dc:	add	ip, ip, #118784	; 0x1d000
    31e0:	ldr	pc, [ip, #3216]!	; 0xc90

000031e4 <fu_device_detach@plt>:
    31e4:	add	ip, pc, #0, 12
    31e8:	add	ip, ip, #118784	; 0x1d000
    31ec:	ldr	pc, [ip, #3208]!	; 0xc88

000031f0 <g_hash_table_new@plt>:
    31f0:	add	ip, pc, #0, 12
    31f4:	add	ip, ip, #118784	; 0x1d000
    31f8:	ldr	pc, [ip, #3200]!	; 0xc80

000031fc <g_str_has_prefix@plt>:
    31fc:	add	ip, pc, #0, 12
    3200:	add	ip, ip, #118784	; 0x1d000
    3204:	ldr	pc, [ip, #3192]!	; 0xc78

00003208 <fu_usb_device_get_type@plt>:
    3208:	add	ip, pc, #0, 12
    320c:	add	ip, ip, #118784	; 0x1d000
    3210:	ldr	pc, [ip, #3184]!	; 0xc70

00003214 <g_type_register_static_simple@plt>:
    3214:	add	ip, pc, #0, 12
    3218:	add	ip, ip, #118784	; 0x1d000
    321c:	ldr	pc, [ip, #3176]!	; 0xc68

00003220 <g_object_new@plt>:
    3220:			; <UNDEFINED> instruction: 0xe7fd4778
    3224:	add	ip, pc, #0, 12
    3228:	add	ip, ip, #118784	; 0x1d000
    322c:	ldr	pc, [ip, #3164]!	; 0xc5c

00003230 <g_object_ref@plt>:
    3230:			; <UNDEFINED> instruction: 0xe7fd4778
    3234:	add	ip, pc, #0, 12
    3238:	add	ip, ip, #118784	; 0x1d000
    323c:	ldr	pc, [ip, #3152]!	; 0xc50

00003240 <fu_chunk_array_new@plt>:
    3240:	add	ip, pc, #0, 12
    3244:	add	ip, ip, #118784	; 0x1d000
    3248:	ldr	pc, [ip, #3144]!	; 0xc48

0000324c <g_usb_device_get_platform_id@plt>:
    324c:			; <UNDEFINED> instruction: 0xe7fd4778
    3250:	add	ip, pc, #0, 12
    3254:	add	ip, ip, #118784	; 0x1d000
    3258:	ldr	pc, [ip, #3132]!	; 0xc3c

0000325c <g_option_context_set_summary@plt>:
    325c:	add	ip, pc, #0, 12
    3260:	add	ip, ip, #118784	; 0x1d000
    3264:	ldr	pc, [ip, #3124]!	; 0xc34

00003268 <g_bytes_new_take@plt>:
    3268:	add	ip, pc, #0, 12
    326c:	add	ip, ip, #118784	; 0x1d000
    3270:	ldr	pc, [ip, #3116]!	; 0xc2c

00003274 <g_error_matches@plt>:
    3274:	add	ip, pc, #0, 12
    3278:	add	ip, ip, #118784	; 0x1d000
    327c:	ldr	pc, [ip, #3108]!	; 0xc24

00003280 <g_strcmp0@plt>:
    3280:			; <UNDEFINED> instruction: 0xe7fd4778
    3284:	add	ip, pc, #0, 12
    3288:	add	ip, ip, #118784	; 0x1d000
    328c:	ldr	pc, [ip, #3096]!	; 0xc18

00003290 <g_main_loop_run@plt>:
    3290:	add	ip, pc, #0, 12
    3294:	add	ip, ip, #118784	; 0x1d000
    3298:	ldr	pc, [ip, #3088]!	; 0xc10

0000329c <fu_usb_device_get_dev@plt>:
    329c:	add	ip, pc, #0, 12
    32a0:	add	ip, ip, #118784	; 0x1d000
    32a4:	ldr	pc, [ip, #3080]!	; 0xc08

000032a8 <fu_dfu_firmware_set_vid@plt>:
    32a8:	add	ip, pc, #0, 12
    32ac:	add	ip, ip, #118784	; 0x1d000
    32b0:	ldr	pc, [ip, #3072]!	; 0xc00

000032b4 <g_object_remove_weak_pointer@plt>:
    32b4:	add	ip, pc, #0, 12
    32b8:	add	ip, ip, #118784	; 0x1d000
    32bc:	ldr	pc, [ip, #3064]!	; 0xbf8

000032c0 <setlocale@plt>:
    32c0:	add	ip, pc, #0, 12
    32c4:	add	ip, ip, #118784	; 0x1d000
    32c8:	ldr	pc, [ip, #3056]!	; 0xbf0

000032cc <fu_usb_device_get_pid@plt>:
    32cc:	add	ip, pc, #0, 12
    32d0:	add	ip, ip, #118784	; 0x1d000
    32d4:	ldr	pc, [ip, #3048]!	; 0xbe8

000032d8 <g_usb_device_get_release@plt>:
    32d8:	add	ip, pc, #0, 12
    32dc:	add	ip, ip, #118784	; 0x1d000
    32e0:	ldr	pc, [ip, #3040]!	; 0xbe0

000032e4 <g_usb_interface_get_index@plt>:
    32e4:	add	ip, pc, #0, 12
    32e8:	add	ip, ip, #118784	; 0x1d000
    32ec:	ldr	pc, [ip, #3032]!	; 0xbd8

000032f0 <fu_dfu_firmware_get_vid@plt>:
    32f0:	add	ip, pc, #0, 12
    32f4:	add	ip, ip, #118784	; 0x1d000
    32f8:	ldr	pc, [ip, #3024]!	; 0xbd0

000032fc <fwupd_device_get_type@plt>:
    32fc:	add	ip, pc, #0, 12
    3300:	add	ip, ip, #118784	; 0x1d000
    3304:	ldr	pc, [ip, #3016]!	; 0xbc8

00003308 <g_ptr_array_new@plt>:
    3308:	add	ip, pc, #0, 12
    330c:	add	ip, ip, #118784	; 0x1d000
    3310:	ldr	pc, [ip, #3008]!	; 0xbc0

00003314 <g_usb_interface_get_class@plt>:
    3314:	add	ip, pc, #0, 12
    3318:	add	ip, ip, #118784	; 0x1d000
    331c:	ldr	pc, [ip, #3000]!	; 0xbb8

00003320 <g_usb_device_claim_interface@plt>:
    3320:	add	ip, pc, #0, 12
    3324:	add	ip, ip, #118784	; 0x1d000
    3328:	ldr	pc, [ip, #2992]!	; 0xbb0

0000332c <memcmp@plt>:
    332c:	add	ip, pc, #0, 12
    3330:	add	ip, ip, #118784	; 0x1d000
    3334:	ldr	pc, [ip, #2984]!	; 0xba8

00003338 <fu_usb_device_is_open@plt>:
    3338:	add	ip, pc, #0, 12
    333c:	add	ip, ip, #118784	; 0x1d000
    3340:	ldr	pc, [ip, #2976]!	; 0xba0

00003344 <fu_quirks_load@plt>:
    3344:	add	ip, pc, #0, 12
    3348:	add	ip, ip, #118784	; 0x1d000
    334c:	ldr	pc, [ip, #2968]!	; 0xb98

00003350 <g_usb_device_set_interface_alt@plt>:
    3350:	add	ip, pc, #0, 12
    3354:	add	ip, ip, #118784	; 0x1d000
    3358:	ldr	pc, [ip, #2960]!	; 0xb90

0000335c <g_usb_device_reset@plt>:
    335c:	add	ip, pc, #0, 12
    3360:	add	ip, ip, #118784	; 0x1d000
    3364:	ldr	pc, [ip, #2952]!	; 0xb88

00003368 <memset@plt>:
    3368:			; <UNDEFINED> instruction: 0xe7fd4778
    336c:	add	ip, pc, #0, 12
    3370:	add	ip, ip, #118784	; 0x1d000
    3374:	ldr	pc, [ip, #2940]!	; 0xb7c

00003378 <g_file_new_for_path@plt>:
    3378:	add	ip, pc, #0, 12
    337c:	add	ip, ip, #118784	; 0x1d000
    3380:	ldr	pc, [ip, #2932]!	; 0xb74

00003384 <g_ptr_array_unref@plt>:
    3384:	add	ip, pc, #0, 12
    3388:	add	ip, ip, #118784	; 0x1d000
    338c:	ldr	pc, [ip, #2924]!	; 0xb6c

00003390 <g_type_check_class_cast@plt>:
    3390:	add	ip, pc, #0, 12
    3394:	add	ip, ip, #118784	; 0x1d000
    3398:	ldr	pc, [ip, #2916]!	; 0xb64

0000339c <g_bytes_new@plt>:
    339c:	add	ip, pc, #0, 12
    33a0:	add	ip, ip, #118784	; 0x1d000
    33a4:	ldr	pc, [ip, #2908]!	; 0xb5c

000033a8 <g_string_insert_c@plt>:
    33a8:	add	ip, pc, #0, 12
    33ac:	add	ip, ip, #118784	; 0x1d000
    33b0:	ldr	pc, [ip, #2900]!	; 0xb54

000033b4 <g_hash_table_insert@plt>:
    33b4:	add	ip, pc, #0, 12
    33b8:	add	ip, ip, #118784	; 0x1d000
    33bc:	ldr	pc, [ip, #2892]!	; 0xb4c

000033c0 <fu_common_string_append_kv@plt>:
    33c0:	add	ip, pc, #0, 12
    33c4:	add	ip, ip, #118784	; 0x1d000
    33c8:	ldr	pc, [ip, #2884]!	; 0xb44

000033cc <fu_usb_device_set_dev@plt>:
    33cc:	add	ip, pc, #0, 12
    33d0:	add	ip, ip, #118784	; 0x1d000
    33d4:	ldr	pc, [ip, #2876]!	; 0xb3c

000033d8 <bind_textdomain_codeset@plt>:
    33d8:	add	ip, pc, #0, 12
    33dc:	add	ip, ip, #118784	; 0x1d000
    33e0:	ldr	pc, [ip, #2868]!	; 0xb34

000033e4 <g_object_unref@plt>:
    33e4:	add	ip, pc, #0, 12
    33e8:	add	ip, ip, #118784	; 0x1d000
    33ec:	ldr	pc, [ip, #2860]!	; 0xb2c

000033f0 <g_hash_table_lookup@plt>:
    33f0:	add	ip, pc, #0, 12
    33f4:	add	ip, ip, #118784	; 0x1d000
    33f8:	ldr	pc, [ip, #2852]!	; 0xb24

000033fc <g_type_check_instance_is_a@plt>:
    33fc:	add	ip, pc, #0, 12
    3400:	add	ip, ip, #118784	; 0x1d000
    3404:	ldr	pc, [ip, #2844]!	; 0xb1c

00003408 <g_type_class_adjust_private_offset@plt>:
    3408:			; <UNDEFINED> instruction: 0xe7fd4778
    340c:	add	ip, pc, #0, 12
    3410:	add	ip, ip, #118784	; 0x1d000
    3414:	ldr	pc, [ip, #2832]!	; 0xb10

00003418 <g_setenv@plt>:
    3418:	add	ip, pc, #0, 12
    341c:	add	ip, ip, #118784	; 0x1d000
    3420:	ldr	pc, [ip, #2824]!	; 0xb08

00003424 <g_usb_context_wait_for_replug@plt>:
    3424:	add	ip, pc, #0, 12
    3428:	add	ip, ip, #118784	; 0x1d000
    342c:	ldr	pc, [ip, #2816]!	; 0xb00

00003430 <fu_dfu_firmware_get_type@plt>:
    3430:	add	ip, pc, #0, 12
    3434:	add	ip, ip, #118784	; 0x1d000
    3438:	ldr	pc, [ip, #2808]!	; 0xaf8

0000343c <g_usb_interface_get_subclass@plt>:
    343c:	add	ip, pc, #0, 12
    3440:	add	ip, ip, #118784	; 0x1d000
    3444:	ldr	pc, [ip, #2800]!	; 0xaf0

00003448 <g_ascii_strtoull@plt>:
    3448:	add	ip, pc, #0, 12
    344c:	add	ip, ip, #118784	; 0x1d000
    3450:	ldr	pc, [ip, #2792]!	; 0xae8

00003454 <abort@plt>:
    3454:	add	ip, pc, #0, 12
    3458:	add	ip, ip, #118784	; 0x1d000
    345c:	ldr	pc, [ip, #2784]!	; 0xae0

00003460 <g_signal_handler_disconnect@plt>:
    3460:	add	ip, pc, #0, 12
    3464:	add	ip, ip, #118784	; 0x1d000
    3468:	ldr	pc, [ip, #2776]!	; 0xad8

0000346c <g_usleep@plt>:
    346c:	add	ip, pc, #0, 12
    3470:	add	ip, ip, #118784	; 0x1d000
    3474:	ldr	pc, [ip, #2768]!	; 0xad0

00003478 <g_strchomp@plt>:
    3478:	add	ip, pc, #0, 12
    347c:	add	ip, ip, #118784	; 0x1d000
    3480:	ldr	pc, [ip, #2760]!	; 0xac8

00003484 <g_once_init_leave@plt>:
    3484:	add	ip, pc, #0, 12
    3488:	add	ip, ip, #118784	; 0x1d000
    348c:	ldr	pc, [ip, #2752]!	; 0xac0

00003490 <g_file_replace_contents@plt>:
    3490:	add	ip, pc, #0, 12
    3494:	add	ip, ip, #118784	; 0x1d000
    3498:	ldr	pc, [ip, #2744]!	; 0xab8

0000349c <fu_common_bytes_is_empty@plt>:
    349c:	add	ip, pc, #0, 12
    34a0:	add	ip, ip, #118784	; 0x1d000
    34a4:	ldr	pc, [ip, #2736]!	; 0xab0

000034a8 <bindtextdomain@plt>:
    34a8:	add	ip, pc, #0, 12
    34ac:	add	ip, ip, #118784	; 0x1d000
    34b0:	ldr	pc, [ip, #2728]!	; 0xaa8

000034b4 <g_hash_table_unref@plt>:
    34b4:	add	ip, pc, #0, 12
    34b8:	add	ip, ip, #118784	; 0x1d000
    34bc:	ldr	pc, [ip, #2720]!	; 0xaa0

000034c0 <g_usb_context_enumerate@plt>:
    34c0:	add	ip, pc, #0, 12
    34c4:	add	ip, ip, #118784	; 0x1d000
    34c8:	ldr	pc, [ip, #2712]!	; 0xa98

000034cc <fu_device_get_quirks@plt>:
    34cc:	add	ip, pc, #0, 12
    34d0:	add	ip, ip, #118784	; 0x1d000
    34d4:	ldr	pc, [ip, #2704]!	; 0xa90

000034d8 <g_type_class_peek_parent@plt>:
    34d8:	add	ip, pc, #0, 12
    34dc:	add	ip, ip, #118784	; 0x1d000
    34e0:	ldr	pc, [ip, #2696]!	; 0xa88

000034e4 <fu_device_open@plt>:
    34e4:	add	ip, pc, #0, 12
    34e8:	add	ip, ip, #118784	; 0x1d000
    34ec:	ldr	pc, [ip, #2688]!	; 0xa80

000034f0 <fu_device_set_progress@plt>:
    34f0:			; <UNDEFINED> instruction: 0xe7fd4778
    34f4:	add	ip, pc, #0, 12
    34f8:	add	ip, ip, #118784	; 0x1d000
    34fc:	ldr	pc, [ip, #2676]!	; 0xa74

00003500 <g_strv_length@plt>:
    3500:	add	ip, pc, #0, 12
    3504:	add	ip, ip, #118784	; 0x1d000
    3508:	ldr	pc, [ip, #2668]!	; 0xa6c

0000350c <g_strdup@plt>:
    350c:	add	ip, pc, #0, 12
    3510:	add	ip, ip, #118784	; 0x1d000
    3514:	ldr	pc, [ip, #2660]!	; 0xa64

00003518 <fu_firmware_to_string@plt>:
    3518:	add	ip, pc, #0, 12
    351c:	add	ip, ip, #118784	; 0x1d000
    3520:	ldr	pc, [ip, #2652]!	; 0xa5c

00003524 <fu_dfu_firmware_get_version@plt>:
    3524:	add	ip, pc, #0, 12
    3528:	add	ip, ip, #118784	; 0x1d000
    352c:	ldr	pc, [ip, #2644]!	; 0xa54

00003530 <g_timer_destroy@plt>:
    3530:	add	ip, pc, #0, 12
    3534:	add	ip, ip, #118784	; 0x1d000
    3538:	ldr	pc, [ip, #2636]!	; 0xa4c

0000353c <g_ptr_array_sort@plt>:
    353c:	add	ip, pc, #0, 12
    3540:	add	ip, ip, #118784	; 0x1d000
    3544:	ldr	pc, [ip, #2628]!	; 0xa44

00003548 <fu_device_get_status@plt>:
    3548:	add	ip, pc, #0, 12
    354c:	add	ip, ip, #118784	; 0x1d000
    3550:	ldr	pc, [ip, #2620]!	; 0xa3c

00003554 <g_malloc@plt>:
    3554:	add	ip, pc, #0, 12
    3558:	add	ip, ip, #118784	; 0x1d000
    355c:	ldr	pc, [ip, #2612]!	; 0xa34

00003560 <fwupd_device_add_icon@plt>:
    3560:	add	ip, pc, #0, 12
    3564:	add	ip, ip, #118784	; 0x1d000
    3568:	ldr	pc, [ip, #2604]!	; 0xa2c

0000356c <g_bytes_get_data@plt>:
    356c:	add	ip, pc, #0, 12
    3570:	add	ip, ip, #118784	; 0x1d000
    3574:	ldr	pc, [ip, #2596]!	; 0xa24

00003578 <fu_dfu_firmware_get_pid@plt>:
    3578:	add	ip, pc, #0, 12
    357c:	add	ip, ip, #118784	; 0x1d000
    3580:	ldr	pc, [ip, #2588]!	; 0xa1c

00003584 <fu_device_set_quirks@plt>:
    3584:	add	ip, pc, #0, 12
    3588:	add	ip, ip, #118784	; 0x1d000
    358c:	ldr	pc, [ip, #2580]!	; 0xa14

00003590 <g_usb_device_get_interfaces@plt>:
    3590:	add	ip, pc, #0, 12
    3594:	add	ip, ip, #118784	; 0x1d000
    3598:	ldr	pc, [ip, #2572]!	; 0xa0c

0000359c <g_set_error_literal@plt>:
    359c:	add	ip, pc, #0, 12
    35a0:	add	ip, ip, #118784	; 0x1d000
    35a4:	ldr	pc, [ip, #2564]!	; 0xa04

000035a8 <fu_firmware_get_image_default@plt>:
    35a8:	add	ip, pc, #0, 12
    35ac:	add	ip, ip, #118784	; 0x1d000
    35b0:	ldr	pc, [ip, #2556]!	; 0x9fc

000035b4 <fu_common_strtoull@plt>:
    35b4:	add	ip, pc, #0, 12
    35b8:	add	ip, ip, #118784	; 0x1d000
    35bc:	ldr	pc, [ip, #2548]!	; 0x9f4

000035c0 <g_usb_device_control_transfer@plt>:
    35c0:	add	ip, pc, #0, 12
    35c4:	add	ip, ip, #118784	; 0x1d000
    35c8:	ldr	pc, [ip, #2540]!	; 0x9ec

000035cc <fwupd_status_to_string@plt>:
    35cc:	add	ip, pc, #0, 12
    35d0:	add	ip, ip, #118784	; 0x1d000
    35d4:	ldr	pc, [ip, #2532]!	; 0x9e4

000035d8 <g_strfreev@plt>:
    35d8:			; <UNDEFINED> instruction: 0xe7fd4778
    35dc:	add	ip, pc, #0, 12
    35e0:	add	ip, ip, #118784	; 0x1d000
    35e4:	ldr	pc, [ip, #2520]!	; 0x9d8

000035e8 <g_usb_interface_get_alternate@plt>:
    35e8:	add	ip, pc, #0, 12
    35ec:	add	ip, ip, #118784	; 0x1d000
    35f0:	ldr	pc, [ip, #2512]!	; 0x9d0

000035f4 <fu_firmware_image_set_idx@plt>:
    35f4:			; <UNDEFINED> instruction: 0xe7fd4778
    35f8:	add	ip, pc, #0, 12
    35fc:	add	ip, ip, #118784	; 0x1d000
    3600:	ldr	pc, [ip, #2500]!	; 0x9c4

00003604 <fu_device_get_progress@plt>:
    3604:	add	ip, pc, #0, 12
    3608:	add	ip, ip, #118784	; 0x1d000
    360c:	ldr	pc, [ip, #2492]!	; 0x9bc

Disassembly of section .text:

00003610 <.text>:
    3610:	svcmi	0x00f0e92d
    3614:	cfstr32	mvfx2, [sp, #-0]
    3618:	ldrbcs	r8, [r6, -r2, lsl #22]!
    361c:	ssatcs	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    3620:			; <UNDEFINED> instruction: 0xf8df2401
    3624:	ldrbtmi	r3, [sl], #-1712	; 0xfffff950
    3628:	ssathi	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    362c:	ldrbtmi	fp, [r8], #181	; 0xb5
    3630:	bleq	83fa6c <fu_device_get_progress@plt+0x83c468>
    3634:	andscs	r9, r8, r5
    3638:	ldmpl	r3, {r2, r8, ip, pc}^
    363c:	teqls	r3, #1769472	; 0x1b0000
    3640:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3644:	strpl	lr, [r6, #-2509]	; 0xfffff633
    3648:	bl	16c164c <fu_device_get_progress@plt+0x16be048>
    364c:	adccs	r4, r4, #42991616	; 0x2900000
    3650:	strmi	r9, [r6], -r8, lsl #10
    3654:			; <UNDEFINED> instruction: 0xf7ffa80a
    3658:			; <UNDEFINED> instruction: 0xf8dfee8a
    365c:			; <UNDEFINED> instruction: 0xf8df1680
    3660:	andcs	r3, r5, #128, 12	; 0x8000000
    3664:			; <UNDEFINED> instruction: 0x46284479
    3668:	movwls	r4, #38011	; 0x947b
    366c:	movwls	sl, #56071	; 0xdb07
    3670:	bl	1c41674 <fu_device_get_progress@plt+0x1c3e070>
    3674:			; <UNDEFINED> instruction: 0x166cf8df
    3678:			; <UNDEFINED> instruction: 0x366cf8df
    367c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3680:	subvc	pc, r4, sp, lsl #17
    3684:	tstls	r0, #2063597568	; 0x7b000000
    3688:	tstls	r4, #6144	; 0x1800
    368c:	strtmi	r4, [r8], -r4, lsl #13
    3690:	eorsgt	pc, r8, sp, asr #17
    3694:	bl	17c1698 <fu_device_get_progress@plt+0x17be094>
    3698:			; <UNDEFINED> instruction: 0x1650f8df
    369c:			; <UNDEFINED> instruction: 0xf8df2205
    36a0:			; <UNDEFINED> instruction: 0xf1063650
    36a4:	ldrbtmi	r0, [r9], #-3084	; 0xfffff3f4
    36a8:	rsbgt	pc, ip, sp, asr #17
    36ac:	ldrls	r4, [sl], #-1147	; 0xfffffb85
    36b0:			; <UNDEFINED> instruction: 0x46079317
    36b4:	ldrls	r4, [r5, -r8, lsr #12]
    36b8:			; <UNDEFINED> instruction: 0xf88d2764
    36bc:			; <UNDEFINED> instruction: 0xf7ff7060
    36c0:			; <UNDEFINED> instruction: 0xf8dfeb4a
    36c4:	andcs	r1, r5, #48, 12	; 0x3000000
    36c8:			; <UNDEFINED> instruction: 0x762cf8df
    36cc:			; <UNDEFINED> instruction: 0x362cf8df
    36d0:	ldrbtmi	r4, [pc], #-1145	; 36d8 <fu_device_get_progress@plt+0xd4>
    36d4:	ldrbtmi	r9, [fp], #-1057	; 0xfffffbdf
    36d8:	tstls	lr, #7602176	; 0x740000
    36dc:			; <UNDEFINED> instruction: 0xf88d2774
    36e0:	sxtab16mi	r7, r4, ip
    36e4:			; <UNDEFINED> instruction: 0xf8cd4628
    36e8:			; <UNDEFINED> instruction: 0xf106c070
    36ec:			; <UNDEFINED> instruction: 0xf8cd0c10
    36f0:			; <UNDEFINED> instruction: 0xf7ffc088
    36f4:			; <UNDEFINED> instruction: 0xf8dfeb30
    36f8:	andcs	r1, r5, #8, 12	; 0x800000
    36fc:			; <UNDEFINED> instruction: 0x3604f8df
    3700:	stfeqd	f7, [r8], {6}
    3704:			; <UNDEFINED> instruction: 0x91244479
    3708:	ldrbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    370c:			; <UNDEFINED> instruction: 0xf8cd447b
    3710:	ldrbtmi	ip, [r9], #-164	; 0xffffff5c
    3714:	strmi	r9, [r7], -r5, lsr #6
    3718:	strls	r4, [r3, -r8, lsr #12]!
    371c:	bl	6c1720 <fu_device_get_progress@plt+0x6be11c>
    3720:	strbvc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3724:	ldrbtmi	r4, [pc], #-1601	; 372c <fu_device_get_progress@plt+0x128>
    3728:	andcs	r4, r6, r3, lsl #12
    372c:			; <UNDEFINED> instruction: 0xf7ff932a
    3730:			; <UNDEFINED> instruction: 0xf8dfedc8
    3734:			; <UNDEFINED> instruction: 0x463815dc
    3738:			; <UNDEFINED> instruction: 0xf7ff4479
    373c:			; <UNDEFINED> instruction: 0xf8dfeeb6
    3740:			; <UNDEFINED> instruction: 0x463815d4
    3744:			; <UNDEFINED> instruction: 0xf7ff4479
    3748:	ldrtmi	lr, [r8], -r8, asr #28
    374c:	b	1c41750 <fu_device_get_progress@plt+0x1c3e14c>
    3750:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    3754:			; <UNDEFINED> instruction: 0xf7ff4478
    3758:			; <UNDEFINED> instruction: 0xf8dfece6
    375c:	andcs	r1, r5, #192, 10	; 0x30000000
    3760:			; <UNDEFINED> instruction: 0x46074479
    3764:	rsbsvs	r4, r7, r8, lsr #12
    3768:	b	ffd4176c <fu_device_get_progress@plt+0xffd3e168>
    376c:	ldrne	pc, [r0, #2271]!	; 0x8df
    3770:	ldrcs	pc, [r0, #2271]!	; 0x8df
    3774:	tstls	r0, r9, ror r4
    3778:	strne	pc, [ip, #2271]!	; 0x8df
    377c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3780:	ldrtmi	r4, [r8], -r3, lsl #12
    3784:			; <UNDEFINED> instruction: 0xf82ef001
    3788:	strne	pc, [r0, #2271]!	; 0x8df
    378c:	strtmi	r2, [r8], -r5, lsl #4
    3790:			; <UNDEFINED> instruction: 0xf8d64479
    3794:			; <UNDEFINED> instruction: 0xf7ff9004
    3798:			; <UNDEFINED> instruction: 0xf8dfeade
    379c:			; <UNDEFINED> instruction: 0xf8df7594
    37a0:			; <UNDEFINED> instruction: 0xf8df2594
    37a4:	ldrbtmi	r1, [pc], #-1428	; 37ac <fu_device_get_progress@plt+0x1a8>
    37a8:	smlsdxls	r0, sl, r4, r4
    37ac:			; <UNDEFINED> instruction: 0xf8df4479
    37b0:	ldrbtmi	r7, [pc], #-1420	; 37b8 <fu_device_get_progress@plt+0x1b4>
    37b4:	strbmi	r4, [r8], -r3, lsl #12
    37b8:			; <UNDEFINED> instruction: 0xf814f001
    37bc:	strne	pc, [r0, #2271]	; 0x8df
    37c0:	strtmi	r2, [r8], -r5, lsl #4
    37c4:			; <UNDEFINED> instruction: 0xf8d64479
    37c8:			; <UNDEFINED> instruction: 0xf7ff9004
    37cc:			; <UNDEFINED> instruction: 0xf8dfeac4
    37d0:			; <UNDEFINED> instruction: 0xf8df2574
    37d4:	ldrbtmi	r1, [sl], #-1396	; 0xfffffa8c
    37d8:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    37dc:	strbvc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    37e0:			; <UNDEFINED> instruction: 0x4603447f
    37e4:			; <UNDEFINED> instruction: 0xf0004648
    37e8:			; <UNDEFINED> instruction: 0xf8dffffd
    37ec:	andcs	r1, r5, #100, 10	; 0x19000000
    37f0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    37f4:	ldrdls	pc, [r4], -r6
    37f8:	b	feb417fc <fu_device_get_progress@plt+0xfeb3e1f8>
    37fc:	ldrbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3800:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3804:	smlsdxls	r0, sl, r4, r4
    3808:			; <UNDEFINED> instruction: 0xf8df4479
    380c:	ldrbtmi	r7, [pc], #-1360	; 3814 <fu_device_get_progress@plt+0x210>
    3810:	strbmi	r4, [r8], -r3, lsl #12
    3814:			; <UNDEFINED> instruction: 0xffe6f000
    3818:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    381c:	strtmi	r2, [r8], -r5, lsl #4
    3820:			; <UNDEFINED> instruction: 0xf8d64479
    3824:			; <UNDEFINED> instruction: 0xf7ff9004
    3828:			; <UNDEFINED> instruction: 0xf8dfea96
    382c:			; <UNDEFINED> instruction: 0xf8dfc538
    3830:			; <UNDEFINED> instruction: 0x463a1538
    3834:			; <UNDEFINED> instruction: 0xf8cd44fc
    3838:	ldrbtmi	ip, [r9], #-0
    383c:	strbmi	r4, [r8], -r3, lsl #12
    3840:			; <UNDEFINED> instruction: 0xffd0f000
    3844:	strne	pc, [r4, #-2271]!	; 0xfffff721
    3848:	strtmi	r2, [r8], -r5, lsl #4
    384c:			; <UNDEFINED> instruction: 0xf8d64479
    3850:			; <UNDEFINED> instruction: 0xf7ff9004
    3854:			; <UNDEFINED> instruction: 0xf8dfea80
    3858:			; <UNDEFINED> instruction: 0xf8df1518
    385c:	ldrbtmi	r2, [r9], #-1304	; 0xfffffae8
    3860:			; <UNDEFINED> instruction: 0xf8df9100
    3864:	ldrbtmi	r1, [sl], #-1300	; 0xfffffaec
    3868:			; <UNDEFINED> instruction: 0x46034479
    386c:			; <UNDEFINED> instruction: 0xf0004648
    3870:			; <UNDEFINED> instruction: 0xf8dfffb9
    3874:	andcs	r1, r5, #8, 10	; 0x2000000
    3878:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    387c:	ldrdls	pc, [r4], -r6
    3880:	b	1a41884 <fu_device_get_progress@plt+0x1a3e280>
    3884:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3888:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    388c:			; <UNDEFINED> instruction: 0xf8df9100
    3890:	ldrbtmi	r1, [r9], #-1268	; 0xfffffb0c
    3894:	strbmi	r4, [r8], -r3, lsl #12
    3898:			; <UNDEFINED> instruction: 0xffa4f000
    389c:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    38a0:	strtmi	r2, [r8], -r5, lsl #4
    38a4:			; <UNDEFINED> instruction: 0xf8d64479
    38a8:			; <UNDEFINED> instruction: 0xf7ff9004
    38ac:			; <UNDEFINED> instruction: 0xf8dfea54
    38b0:			; <UNDEFINED> instruction: 0xf8df14dc
    38b4:	ldrbtmi	r2, [r9], #-1244	; 0xfffffb24
    38b8:			; <UNDEFINED> instruction: 0xf8df9100
    38bc:	ldrbtmi	r1, [sl], #-1240	; 0xfffffb28
    38c0:			; <UNDEFINED> instruction: 0x46034479
    38c4:			; <UNDEFINED> instruction: 0xf0004648
    38c8:			; <UNDEFINED> instruction: 0xf8dfff8d
    38cc:	andcs	r1, r5, #204, 8	; 0xcc000000
    38d0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    38d4:	ldrdls	pc, [r4], -r6
    38d8:	b	f418dc <fu_device_get_progress@plt+0xf3e2d8>
    38dc:	ldrtgt	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    38e0:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    38e4:	ldrbtmi	r4, [ip], #1594	; 0x63a
    38e8:	andgt	pc, r0, sp, asr #17
    38ec:			; <UNDEFINED> instruction: 0xf8df4479
    38f0:	ldrbtmi	r7, [pc], #-1204	; 38f8 <fu_device_get_progress@plt+0x2f4>
    38f4:	strbmi	r4, [r8], -r3, lsl #12
    38f8:			; <UNDEFINED> instruction: 0xff74f000
    38fc:	strtne	pc, [r8], #2271	; 0x8df
    3900:	strtmi	r2, [r8], -r5, lsl #4
    3904:			; <UNDEFINED> instruction: 0xf8d64479
    3908:			; <UNDEFINED> instruction: 0xf7ff9004
    390c:			; <UNDEFINED> instruction: 0xf8dfea24
    3910:			; <UNDEFINED> instruction: 0x462a149c
    3914:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    3918:	ldrvc	pc, [r4], #2271	; 0x8df
    391c:			; <UNDEFINED> instruction: 0x4603447f
    3920:			; <UNDEFINED> instruction: 0xf0004648
    3924:			; <UNDEFINED> instruction: 0xf8dfff5f
    3928:	andcs	r1, r5, #140, 8	; 0x8c000000
    392c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3930:	ldrdls	pc, [r4], -r6
    3934:	b	3c1938 <fu_device_get_progress@plt+0x3be334>
    3938:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    393c:	strls	r4, [r0, -sl, lsr #12]
    3940:			; <UNDEFINED> instruction: 0x46034479
    3944:			; <UNDEFINED> instruction: 0xf0004648
    3948:			; <UNDEFINED> instruction: 0xf7ffff4d
    394c:	strtmi	lr, [r9], -r2, lsr #19
    3950:	cmnvs	r0, sl, asr r6
    3954:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    3958:			; <UNDEFINED> instruction: 0xf0002800
    395c:			; <UNDEFINED> instruction: 0xf7ff8132
    3960:			; <UNDEFINED> instruction: 0xf8dfea86
    3964:			; <UNDEFINED> instruction: 0x46332458
    3968:	ldrbtmi	r2, [sl], #-258	; 0xfffffefe
    396c:	strmi	r9, [r4], -r0, lsl #10
    3970:	eorsvs	r4, r4, r8, lsr #12
    3974:	bl	ac1978 <fu_device_get_progress@plt+0xabe374>
    3978:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    397c:	ldrbtmi	r6, [r9], #-2160	; 0xfffff790
    3980:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    3984:			; <UNDEFINED> instruction: 0xf7ff4628
    3988:			; <UNDEFINED> instruction: 0xf8d6e978
    398c:	strmi	sl, [r1], r4
    3990:			; <UNDEFINED> instruction: 0xf7ff4640
    3994:			; <UNDEFINED> instruction: 0xf8daea72
    3998:	strmi	r3, [r4], -r4
    399c:	rsble	r2, sp, r0, lsl #22
    39a0:	strtcc	pc, [r0], #-2271	; 0xfffff721
    39a4:	bls	43f1cc <fu_device_get_progress@plt+0x43bbc8>
    39a8:	ldrcs	pc, [ip], #-2271	; 0xfffff721
    39ac:	blt	fe43f1d4 <fu_device_get_progress@plt+0xfe43bbd0>
    39b0:			; <UNDEFINED> instruction: 0x9603447b
    39b4:	sxtabmi	r4, r8, sl, ror #8
    39b8:			; <UNDEFINED> instruction: 0x4693461e
    39bc:	ldrdcc	pc, [r0], -sl
    39c0:			; <UNDEFINED> instruction: 0x46204631
    39c4:	eorpl	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    39c8:	bl	1ac19cc <fu_device_get_progress@plt+0x1abe3c8>
    39cc:	stmdavs	r9!, {r5, r9, sl, lr}
    39d0:	bl	19c19d4 <fu_device_get_progress@plt+0x19be3d0>
    39d4:			; <UNDEFINED> instruction: 0xf7ff6828
    39d8:	stmdavs	fp!, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    39dc:	blcs	15200 <fu_device_get_progress@plt+0x11bfc>
    39e0:	sbcshi	pc, sl, r0
    39e4:			; <UNDEFINED> instruction: 0x46204659
    39e8:	bl	16c19ec <fu_device_get_progress@plt+0x16be3e8>
    39ec:	strtmi	r6, [r0], -r9, ror #16
    39f0:			; <UNDEFINED> instruction: 0xf7ff3703
    39f4:	stmdavs	r8!, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}^
    39f8:	bl	ff5419fc <fu_device_get_progress@plt+0xff53e3f8>
    39fc:	svccs	0x001e4407
    3a00:	andcc	lr, r1, #212, 18	; 0x350000
    3a04:	addshi	pc, r0, r0, lsl #4
    3a08:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3a0c:	stmdavs	r2!, {r0, r2, r3, sp, lr, pc}
    3a10:	rsbvs	r3, r1, r1, lsl #14
    3a14:	msreq	CPSR_, pc, asr #32
    3a18:	ldrbpl	r2, [r1], #3872	; 0xf20
    3a1c:	movwcs	lr, #2516	; 0x9d4
    3a20:	andls	pc, r3, r2, lsl #16
    3a24:	ldmib	r4, {r0, r2, r3, ip, lr, pc}^
    3a28:	lfmne	f3, 2, [r9], {1}
    3a2c:	mvnle	r4, #268435465	; 0x10000009
    3a30:	eorcs	r3, r0, #262144	; 0x40000
    3a34:	mvnscc	pc, pc, asr #32
    3a38:			; <UNDEFINED> instruction: 0xf7ff4620
    3a3c:	svccs	0x0020ecb6
    3a40:	stmiavs	r9!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    3a44:			; <UNDEFINED> instruction: 0xf7ff4620
    3a48:	ldmib	r4, {r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    3a4c:	ldfnee	f3, [sl], {1}
    3a50:			; <UNDEFINED> instruction: 0xf080428a
    3a54:	stmdavs	r1!, {r0, r1, r5, r7, pc}
    3a58:	rsbvs	r2, r2, sl
    3a5c:	strbpl	r2, [r8], #512	; 0x200
    3a60:	movwne	lr, #2516	; 0x9d4
    3a64:			; <UNDEFINED> instruction: 0xf8da54ca
    3a68:			; <UNDEFINED> instruction: 0xf1083004
    3a6c:	ldrmi	r0, [r8, #2049]	; 0x801
    3a70:	cdp	3, 1, cr13, cr8, cr4, {5}
    3a74:	vmov	r9, s16
    3a78:	vmovls	s7, fp
    3a7c:	stmdbcs	r0, {r0, r5, r6, fp, sp, lr}
    3a80:	addshi	pc, sl, r0, asr #32
    3a84:	strtmi	r2, [r0], -r0, lsl #2
    3a88:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a8c:	strbmi	r4, [r8], -r5, lsl #12
    3a90:			; <UNDEFINED> instruction: 0xf7ff4629
    3a94:	stmibmi	sp, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    3a98:	andcs	r2, r0, r5, lsl #4
    3a9c:			; <UNDEFINED> instruction: 0xf7ff4479
    3aa0:			; <UNDEFINED> instruction: 0xf7ffe95a
    3aa4:	stmdbge	r9, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    3aa8:	strbmi	r2, [r8], -r0, lsl #4
    3aac:	b	741ab0 <fu_device_get_progress@plt+0x73e4ac>
    3ab0:	stmdbge	r5, {r2, r9, fp, sp, pc}
    3ab4:			; <UNDEFINED> instruction: 0x4648465b
    3ab8:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3abc:			; <UNDEFINED> instruction: 0xf0002800
    3ac0:	blls	1a3e84 <fu_device_get_progress@plt+0x1a0880>
    3ac4:			; <UNDEFINED> instruction: 0xf0402b00
    3ac8:	svcls	0x000780b9
    3acc:			; <UNDEFINED> instruction: 0xf0402f00
    3ad0:	ldmdavs	r3!, {r0, r1, r3, r5, r7, pc}^
    3ad4:			; <UNDEFINED> instruction: 0x8010f8dd
    3ad8:			; <UNDEFINED> instruction: 0xf8d8685a
    3adc:	strmi	r1, [sl], r4
    3ae0:	adcs	fp, r3, r2, lsr r9
    3ae4:	smlsdxcc	r1, r3, r8, r6
    3ae8:	addsmi	r6, r7, #5898240	; 0x5a0000
    3aec:	adchi	pc, lr, r0, lsl #1
    3af0:			; <UNDEFINED> instruction: 0x4651681b
    3af4:	eormi	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    3af8:			; <UNDEFINED> instruction: 0xf7ff6820
    3afc:	stmdacs	r0, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    3b00:			; <UNDEFINED> instruction: 0x46a2d1f0
    3b04:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    3b08:			; <UNDEFINED> instruction: 0xf8da4604
    3b0c:	ldrbmi	r3, [sl], -ip
    3b10:			; <UNDEFINED> instruction: 0x47984630
    3b14:			; <UNDEFINED> instruction: 0xf0002800
    3b18:			; <UNDEFINED> instruction: 0xf1b980a8
    3b1c:	subsle	r0, lr, r0, lsl #30
    3b20:			; <UNDEFINED> instruction: 0xf7ff4648
    3b24:	subs	lr, sl, r4, lsr #18
    3b28:	addmi	r1, sl, #22784	; 0x5900
    3b2c:	stmdavs	r2!, {r0, r2, r3, r4, r5, r8, fp, ip, lr, pc}
    3b30:	rsbvs	r2, r1, sl
    3b34:	ldrbpl	r2, [r0], #256	; 0x100
    3b38:	movwcs	lr, #2516	; 0x9d4
    3b3c:			; <UNDEFINED> instruction: 0x272054d1
    3b40:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3b44:	stmdavs	r1!, {r1, r3, sp, lr, pc}
    3b48:	rsbvs	r3, r2, r1, lsl #30
    3b4c:	eoreq	pc, r0, #79	; 0x4f
    3b50:	ldmib	r4, {r1, r3, r6, r7, sl, ip, lr}^
    3b54:			; <UNDEFINED> instruction: 0xf8022300
    3b58:	andle	r9, ip, r3
    3b5c:	ldrdcc	lr, [r1, -r4]
    3b60:	addmi	r1, sl, #23040	; 0x5a00
    3b64:	eorcs	sp, r0, #-1140850685	; 0xbc000003
    3b68:	mvnscc	pc, pc, asr #32
    3b6c:			; <UNDEFINED> instruction: 0xf7ff4620
    3b70:	svccc	0x0001ec1c
    3b74:	stmiavs	r9!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    3b78:			; <UNDEFINED> instruction: 0xf7ff4620
    3b7c:	ldmib	r4, {r1, r4, r7, r9, fp, sp, lr, pc}^
    3b80:	ldfnee	f3, [sl], {1}
    3b84:	andle	r4, r9, #-1610612728	; 0xa0000008
    3b88:	andcs	r6, sl, r1, lsr #16
    3b8c:	strbpl	r6, [r8], #98	; 0x62
    3b90:	movwcs	lr, #2516	; 0x9d4
    3b94:			; <UNDEFINED> instruction: 0xe76654d7
    3b98:	ldr	r3, [r0, -r2, lsl #14]!
    3b9c:			; <UNDEFINED> instruction: 0xf04f220a
    3ba0:			; <UNDEFINED> instruction: 0x462031ff
    3ba4:	stc	7, cr15, [r0], {255}	; 0xff
    3ba8:	andcs	lr, sl, #24379392	; 0x1740000
    3bac:	mvnscc	pc, pc, asr #32
    3bb0:			; <UNDEFINED> instruction: 0xf7ff4620
    3bb4:			; <UNDEFINED> instruction: 0xe7c2ebfa
    3bb8:	strtmi	r3, [r0], -r1, lsl #18
    3bbc:	b	fe0c1bc0 <fu_device_get_progress@plt+0xfe0be5bc>
    3bc0:	stmibmi	r3, {r5, r6, r8, r9, sl, sp, lr, pc}
    3bc4:	strmi	r2, [r7], -r5, lsl #4
    3bc8:			; <UNDEFINED> instruction: 0x463d4479
    3bcc:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bd0:	ldmvs	sl, {r3, r8, r9, fp, ip, pc}
    3bd4:	ldmdami	pc!, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
    3bd8:			; <UNDEFINED> instruction: 0xf7ff4478
    3bdc:	stmdals	r8, {r3, r5, r6, fp, sp, lr, pc}
    3be0:			; <UNDEFINED> instruction: 0xf7ffb108
    3be4:	ldmvs	r0!, {r1, r3, r4, r7, r8, fp, sp, lr, pc}^
    3be8:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bec:			; <UNDEFINED> instruction: 0xf7ff6830
    3bf0:	ldmdbvs	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    3bf4:	bl	ffdc1bf8 <fu_device_get_progress@plt+0xffdbe5f4>
    3bf8:	tstlt	r8, r0, ror r8
    3bfc:	bl	ff0c1c00 <fu_device_get_progress@plt+0xff0be5fc>
    3c00:			; <UNDEFINED> instruction: 0xf7ff4630
    3c04:			; <UNDEFINED> instruction: 0x4628e8da
    3c08:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c0c:	blmi	c565dc <fu_device_get_progress@plt+0xc52fd8>
    3c10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c14:	blls	cddc84 <fu_device_get_progress@plt+0xcda680>
    3c18:	cmple	r7, sl, asr r0
    3c1c:	eorslt	r4, r5, r0, lsr #12
    3c20:	blhi	bef1c <fu_device_get_progress@plt+0xbb918>
    3c24:	svchi	0x00f0e8bd
    3c28:	strcs	r4, [r0], #-2668	; 0xfffff594
    3c2c:	stmdami	sp!, {r2, r3, r5, r6, r8, fp, lr}^
    3c30:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3c34:			; <UNDEFINED> instruction: 0xf7ff4478
    3c38:			; <UNDEFINED> instruction: 0xe76ee83a
    3c3c:	andcs	r4, r0, #1736704	; 0x1a8000
    3c40:	ldrbtmi	r4, [r9], #-2154	; 0xfffff796
    3c44:			; <UNDEFINED> instruction: 0xf7ff4478
    3c48:	ldr	lr, [lr, -r8, ror #23]!
    3c4c:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c50:	andcs	r4, r5, #1687552	; 0x19c000
    3c54:			; <UNDEFINED> instruction: 0x46044479
    3c58:			; <UNDEFINED> instruction: 0xf7ff2000
    3c5c:			; <UNDEFINED> instruction: 0x4621e87c
    3c60:	strmi	r2, [r3], -r0, lsl #4
    3c64:			; <UNDEFINED> instruction: 0xf7ff4658
    3c68:	stcls	12, cr14, [r8], {154}	; 0x9a
    3c6c:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c70:	strmi	r2, [r1], -r0, lsl #4
    3c74:			; <UNDEFINED> instruction: 0xf7ff4620
    3c78:	ldrshlt	lr, [r8, #174]!	; 0xae
    3c7c:	andcs	r2, r0, #1073741824	; 0x40000000
    3c80:	strmi	r4, [ip], -r8, asr #12
    3c84:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c88:	ldmvs	r9, {r3, r8, r9, fp, ip, pc}
    3c8c:	strmi	r4, [r2], -r7, lsl #12
    3c90:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    3c94:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c98:			; <UNDEFINED> instruction: 0xf7ff4638
    3c9c:	ldr	lr, [ip, -lr, lsl #17]!
    3ca0:	andcs	r4, r5, #1392640	; 0x154000
    3ca4:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    3ca8:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cac:	ldmvs	sl, {r3, r8, r9, fp, ip, pc}
    3cb0:	ldmdami	r2, {r0, r9, sl, lr}^
    3cb4:			; <UNDEFINED> instruction: 0xf7fe4478
    3cb8:			; <UNDEFINED> instruction: 0xe72eeffa
    3cbc:	strcs	r9, [r1], #-2824	; 0xfffff4f8
    3cc0:	ldmvs	r9, {r0, r1, r2, r3, r6, fp, lr}
    3cc4:			; <UNDEFINED> instruction: 0xf7fe4478
    3cc8:			; <UNDEFINED> instruction: 0xe726eff2
    3ccc:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cd0:	andeq	sp, r1, sl, ror #12
    3cd4:	andeq	r0, r0, r0, ror #6
    3cd8:	andeq	sl, r0, r6, lsl #17
    3cdc:	andeq	sl, r0, r8, asr fp
    3ce0:	ldrdeq	fp, [r0], -r4
    3ce4:	andeq	sl, r0, r2, ror #22
    3ce8:	andeq	sl, r0, r4, asr fp
    3cec:	andeq	sl, r0, sl, asr fp
    3cf0:	andeq	sl, r0, r8, ror fp
    3cf4:	andeq	sl, r0, r4, ror fp
    3cf8:	andeq	sl, r0, sl, asr fp
    3cfc:	andeq	sl, r0, lr, asr fp
    3d00:	andeq	sl, r0, r0, ror fp
    3d04:	andeq	sl, r0, r0, ror fp
    3d08:	andeq	sl, r0, r2, ror fp
    3d0c:	muleq	r0, sl, fp
    3d10:	andeq	sl, r0, r4, ror fp
    3d14:	andeq	sl, r0, r4, lsl #23
    3d18:	muleq	r0, r9, fp
    3d1c:	andeq	sl, r0, r0, ror fp
    3d20:	andeq	r0, r0, sp, lsr #30
    3d24:	andeq	sl, r0, r4, ror fp
    3d28:	muleq	r0, r2, fp
    3d2c:	andeq	sl, r0, r8, lsl #23
    3d30:	andeq	r0, r0, r3, asr #17
    3d34:	muleq	r0, r0, fp
    3d38:	muleq	r0, r8, fp
    3d3c:	andeq	r0, r0, r7, ror #15
    3d40:	andeq	sl, r0, ip, lsl #23
    3d44:	muleq	r0, sl, fp
    3d48:	andeq	sl, r0, r2, lsr #23
    3d4c:	andeq	r0, r0, r9, asr r9
    3d50:	muleq	r0, r6, fp
    3d54:	andeq	sl, r0, ip, lsr #23
    3d58:			; <UNDEFINED> instruction: 0x0000abb8
    3d5c:	andeq	sl, r0, lr, lsl #13
    3d60:	andeq	sl, r0, ip, lsr #23
    3d64:	andeq	r1, r0, r1, ror #24
    3d68:			; <UNDEFINED> instruction: 0x0000abba
    3d6c:			; <UNDEFINED> instruction: 0x0000abb0
    3d70:	andeq	r1, r0, fp, lsr #18
    3d74:	andeq	sl, r0, r6, lsl r8
    3d78:	andeq	sl, r0, r4, asr #23
    3d7c:			; <UNDEFINED> instruction: 0x0000abbe
    3d80:	andeq	r1, r0, r3, ror #7
    3d84:	andeq	fp, r0, r2, lsl #29
    3d88:			; <UNDEFINED> instruction: 0x0000abbc
    3d8c:	andeq	r1, r0, r7, lsr r5
    3d90:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    3d94:	andeq	sl, r0, ip, asr #23
    3d98:	andeq	sl, r0, r6, asr #23
    3d9c:	andeq	r0, r0, r7, asr #31
    3da0:	ldrdeq	sl, [r0], -r0
    3da4:	andeq	r2, r0, fp, lsl r0
    3da8:	andeq	sl, r0, r0, asr #23
    3dac:	ldrdeq	sl, [r0], -r2
    3db0:	strdeq	r0, [r0], -sp
    3db4:	andeq	sl, r0, r2, asr #23
    3db8:	ldrdeq	sl, [r0], -ip
    3dbc:			; <UNDEFINED> instruction: 0x000005b3
    3dc0:	muleq	r0, r3, r5
    3dc4:	muleq	r0, ip, fp
    3dc8:	andeq	fp, r0, ip, ror r4
    3dcc:			; <UNDEFINED> instruction: 0x0000aab4
    3dd0:	andeq	sl, r0, r4, ror #18
    3dd4:	andeq	sl, r0, ip, ror #18
    3dd8:	andeq	sp, r1, r0, lsl #1
    3ddc:	andeq	sl, r0, r0, ror #18
    3de0:	andeq	sl, r0, lr, lsl #13
    3de4:	andeq	sl, r0, r4, ror #18
    3de8:	andeq	sl, r0, r6, lsr r9
    3dec:	andeq	sl, r0, r8, lsr r9
    3df0:	andeq	sl, r0, ip, asr #18
    3df4:	andeq	sl, r0, r2, lsr #18
    3df8:			; <UNDEFINED> instruction: 0x0000a8b6
    3dfc:	muleq	r0, r0, r8
    3e00:	andeq	sl, r0, r4, lsl #17
    3e04:	bleq	3ff48 <fu_device_get_progress@plt+0x3c944>
    3e08:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3e0c:	strbtmi	fp, [sl], -r2, lsl #24
    3e10:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3e14:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3e18:	ldrmi	sl, [sl], #776	; 0x308
    3e1c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3e20:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3e24:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3e28:			; <UNDEFINED> instruction: 0xf85a4b06
    3e2c:	stmdami	r6, {r0, r1, ip, sp}
    3e30:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3e34:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e38:	bl	341e3c <fu_device_get_progress@plt+0x33e838>
    3e3c:	andeq	ip, r1, r8, asr lr
    3e40:	andeq	r0, r0, r0, asr #6
    3e44:	andeq	r0, r0, ip, asr r3
    3e48:	andeq	r0, r0, r8, lsr r3
    3e4c:	ldr	r3, [pc, #20]	; 3e68 <fu_device_get_progress@plt+0x864>
    3e50:	ldr	r2, [pc, #20]	; 3e6c <fu_device_get_progress@plt+0x868>
    3e54:	add	r3, pc, r3
    3e58:	ldr	r2, [r3, r2]
    3e5c:	cmp	r2, #0
    3e60:	bxeq	lr
    3e64:	b	2f0c <__gmon_start__@plt>
    3e68:	andeq	ip, r1, r8, lsr lr
    3e6c:	andeq	r0, r0, r4, asr #6
    3e70:	blmi	1d5e90 <fu_device_get_progress@plt+0x1d288c>
    3e74:	bmi	1d505c <fu_device_get_progress@plt+0x1d1a58>
    3e78:	addmi	r4, r3, #2063597568	; 0x7b000000
    3e7c:	andle	r4, r3, sl, ror r4
    3e80:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3e84:	ldrmi	fp, [r8, -r3, lsl #2]
    3e88:	svclt	0x00004770
    3e8c:	muleq	r1, r0, r1
    3e90:	andeq	sp, r1, ip, lsl #3
    3e94:	andeq	ip, r1, r4, lsl lr
    3e98:	andeq	r0, r0, ip, lsr r3
    3e9c:	stmdbmi	r9, {r3, fp, lr}
    3ea0:	bmi	255088 <fu_device_get_progress@plt+0x251a84>
    3ea4:	bne	255090 <fu_device_get_progress@plt+0x251a8c>
    3ea8:	svceq	0x00cb447a
    3eac:			; <UNDEFINED> instruction: 0x01a1eb03
    3eb0:	andle	r1, r3, r9, asr #32
    3eb4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3eb8:	ldrmi	fp, [r8, -r3, lsl #2]
    3ebc:	svclt	0x00004770
    3ec0:	andeq	sp, r1, r4, ror #2
    3ec4:	andeq	sp, r1, r0, ror #2
    3ec8:	andeq	ip, r1, r8, ror #27
    3ecc:	andeq	r0, r0, r8, ror #6
    3ed0:	blmi	2b12f8 <fu_device_get_progress@plt+0x2adcf4>
    3ed4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3ed8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3edc:	blmi	272490 <fu_device_get_progress@plt+0x26ee8c>
    3ee0:	ldrdlt	r5, [r3, -r3]!
    3ee4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3ee8:			; <UNDEFINED> instruction: 0xf7ff6818
    3eec:			; <UNDEFINED> instruction: 0xf7ffe904
    3ef0:	blmi	1c3df4 <fu_device_get_progress@plt+0x1c07f0>
    3ef4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3ef8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3efc:	andeq	sp, r1, lr, lsr #2
    3f00:			; <UNDEFINED> instruction: 0x0001cdb8
    3f04:	andeq	r0, r0, ip, asr #6
    3f08:	andeq	sp, r1, sl, lsl r1
    3f0c:	andeq	sp, r1, lr, lsl #2
    3f10:	svclt	0x0000e7c4
    3f14:	stmdavs	fp, {r1, fp, sp, lr}
    3f18:	ldmdavs	r9, {r4, fp, sp, lr}
    3f1c:	ldmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f20:			; <UNDEFINED> instruction: 0x4604b510
    3f24:	orrcs	r4, r0, r5, lsl #20
    3f28:	ldrbtmi	r4, [sl], #-2053	; 0xfffff7fb
    3f2c:			; <UNDEFINED> instruction: 0xf7ff4478
    3f30:	stmdavs	r0!, {r8, fp, sp, lr, pc}
    3f34:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f38:	ldclt	0, cr2, [r0, #-0]
    3f3c:	andeq	r9, r0, lr, lsr #24
    3f40:	andeq	r9, r0, ip, lsr ip
    3f44:			; <UNDEFINED> instruction: 0x460cb510
    3f48:	andcs	r4, r5, #114688	; 0x1c000
    3f4c:	ldrbtmi	r2, [r9], #-0
    3f50:	svc	0x0000f7fe
    3f54:	stmdami	r5, {r0, r9, sl, lr}
    3f58:			; <UNDEFINED> instruction: 0xf7fe4478
    3f5c:	strtmi	lr, [r0], -r8, lsr #29
    3f60:			; <UNDEFINED> instruction: 0x4010e8bd
    3f64:	ldmlt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f68:	andeq	r9, r0, r6, lsr #24
    3f6c:	strdeq	sl, [r0], -r0
    3f70:	addlt	fp, r2, r0, lsl r5
    3f74:			; <UNDEFINED> instruction: 0xf7ff4604
    3f78:			; <UNDEFINED> instruction: 0xf7ffeae8
    3f7c:	andls	lr, r1, r8, lsr #22
    3f80:			; <UNDEFINED> instruction: 0xf7ff4620
    3f84:	stmdbls	r1, {r6, r8, r9, fp, sp, lr, pc}
    3f88:	stmdami	r3, {r1, r9, sl, lr}
    3f8c:	andlt	r4, r2, r8, ror r4
    3f90:			; <UNDEFINED> instruction: 0x4010e8bd
    3f94:	mcrlt	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3f98:	strdeq	r9, [r0], -r4
    3f9c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3fa0:	addlt	r4, r2, r8, lsl #12
    3fa4:	ldrmi	r4, [r2], ip, lsl #12
    3fa8:	b	feac1fac <fu_device_get_progress@plt+0xfeabe9a8>
    3fac:	ldmdble	lr!, {r0, fp, sp}
    3fb0:			; <UNDEFINED> instruction: 0xf7ff6820
    3fb4:	strmi	lr, [r0], r2, ror #19
    3fb8:	cdp2	0, 0, cr15, cr0, cr4, {0}
    3fbc:	ldrbmi	r4, [r3], -r1, asr #12
    3fc0:	strmi	r2, [r1], r0, lsl #4
    3fc4:			; <UNDEFINED> instruction: 0xff0cf004
    3fc8:	ldmdblt	r8!, {r0, r2, r9, sl, lr}^
    3fcc:	svceq	0x0000f1b8
    3fd0:	strbmi	sp, [r0], -r2
    3fd4:	b	1c1fd8 <fu_device_get_progress@plt+0x1be9d4>
    3fd8:	svceq	0x0000f1b9
    3fdc:	strbmi	sp, [r8], -r2
    3fe0:	b	41fe4 <fu_device_get_progress@plt+0x3e9e0>
    3fe4:	andlt	r4, r2, r8, lsr #12
    3fe8:			; <UNDEFINED> instruction: 0x87f0e8bd
    3fec:	stmdavs	r0!, {r4, r9, sp}^
    3ff0:			; <UNDEFINED> instruction: 0xf7ff2100
    3ff4:	movwcs	lr, #2602	; 0xa2a
    3ff8:	rscsvc	pc, lr, #82837504	; 0x4f00000
    3ffc:	usatcc	pc, #31, r0, lsl #2	; <UNPREDICTABLE>
    4000:			; <UNDEFINED> instruction: 0xf1414605
    4004:	adcsmi	r3, fp, #66846720	; 0x3fc0000
    4008:	adcsmi	fp, r2, #8, 30
    400c:			; <UNDEFINED> instruction: 0xf7ffd31d
    4010:			; <UNDEFINED> instruction: 0x4601ea10
    4014:			; <UNDEFINED> instruction: 0xf7fe4648
    4018:	adclt	lr, r9, #88, 28	; 0x580
    401c:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    4020:			; <UNDEFINED> instruction: 0x46414652
    4024:			; <UNDEFINED> instruction: 0xf0054648
    4028:			; <UNDEFINED> instruction: 0x4605f83b
    402c:			; <UNDEFINED> instruction: 0xf7fee7ce
    4030:	blmi	33fc80 <fu_device_get_progress@plt+0x33c67c>
    4034:	strcs	r2, [r0, #-512]	; 0xfffffe00
    4038:			; <UNDEFINED> instruction: 0x4601447b
    403c:			; <UNDEFINED> instruction: 0xf7ff4650
    4040:	strtmi	lr, [r8], -lr, lsr #21
    4044:	pop	{r1, ip, sp, pc}
    4048:			; <UNDEFINED> instruction: 0xf7fe87f0
    404c:	stmdavs	r4!, {r2, r8, r9, sl, fp, sp, lr, pc}^
    4050:	andcs	r4, r0, #5120	; 0x1400
    4054:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
    4058:	strmi	r9, [r1], -r0, lsl #8
    405c:			; <UNDEFINED> instruction: 0xf7fe4650
    4060:	sbfx	lr, ip, #29, #20
    4064:	andeq	r9, r0, r4, asr fp
    4068:	andeq	r9, r0, r6, ror fp
    406c:	ldrbmi	lr, [r0, sp, lsr #18]!
    4070:	addlt	r4, r2, r8, lsl #12
    4074:	ldrmi	r4, [r2], ip, lsl #12
    4078:	b	10c207c <fu_device_get_progress@plt+0x10bea78>
    407c:	ldmdble	lr!, {r0, fp, sp}
    4080:			; <UNDEFINED> instruction: 0xf7ff6820
    4084:			; <UNDEFINED> instruction: 0x4680e97a
    4088:	ldc2	0, cr15, [r8, #16]
    408c:	ldrbmi	r4, [r3], -r1, asr #12
    4090:	strmi	r2, [r1], r0, lsl #4
    4094:	cdp2	0, 10, cr15, cr4, cr4, {0}
    4098:	ldmdblt	r8!, {r0, r2, r9, sl, lr}^
    409c:	svceq	0x0000f1b8
    40a0:	strbmi	sp, [r0], -r2
    40a4:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40a8:	svceq	0x0000f1b9
    40ac:	strbmi	sp, [r8], -r2
    40b0:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40b4:	andlt	r4, r2, r8, lsr #12
    40b8:			; <UNDEFINED> instruction: 0x87f0e8bd
    40bc:	stmdavs	r0!, {r4, r9, sp}^
    40c0:			; <UNDEFINED> instruction: 0xf7ff2100
    40c4:	movwcs	lr, #2498	; 0x9c2
    40c8:	rscsvc	pc, lr, #82837504	; 0x4f00000
    40cc:	usatcc	pc, #31, r0, lsl #2	; <UNPREDICTABLE>
    40d0:			; <UNDEFINED> instruction: 0xf1414605
    40d4:	adcsmi	r3, fp, #66846720	; 0x3fc0000
    40d8:	adcsmi	fp, r2, #8, 30
    40dc:			; <UNDEFINED> instruction: 0xf7ffd31d
    40e0:	strmi	lr, [r1], -r8, lsr #19
    40e4:			; <UNDEFINED> instruction: 0xf7fe4648
    40e8:	adclt	lr, r9, #240, 26	; 0x3c00
    40ec:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40f0:			; <UNDEFINED> instruction: 0x46414652
    40f4:			; <UNDEFINED> instruction: 0xf0044648
    40f8:			; <UNDEFINED> instruction: 0x4605ffd3
    40fc:			; <UNDEFINED> instruction: 0xf7fee7ce
    4100:	blmi	33fbb0 <fu_device_get_progress@plt+0x33c5ac>
    4104:	strcs	r2, [r0, #-512]	; 0xfffffe00
    4108:			; <UNDEFINED> instruction: 0x4601447b
    410c:			; <UNDEFINED> instruction: 0xf7ff4650
    4110:	strtmi	lr, [r8], -r6, asr #20
    4114:	pop	{r1, ip, sp, pc}
    4118:			; <UNDEFINED> instruction: 0xf7fe87f0
    411c:	stmdavs	r4!, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    4120:	andcs	r4, r0, #5120	; 0x1400
    4124:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
    4128:	strmi	r9, [r1], -r0, lsl #8
    412c:			; <UNDEFINED> instruction: 0xf7fe4650
    4130:			; <UNDEFINED> instruction: 0xe7b3ee74
    4134:	andeq	r9, r0, r0, ror #21
    4138:	andeq	r9, r0, r2, lsl #22
    413c:	svcmi	0x00f0e92d
    4140:	bmi	18d599c <fu_device_get_progress@plt+0x18d2398>
    4144:	blmi	18f0368 <fu_device_get_progress@plt+0x18ecd64>
    4148:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    414c:	strcs	r4, [r0, -r9, lsl #13]
    4150:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4154:			; <UNDEFINED> instruction: 0xf04f9305
    4158:	strls	r0, [r3, -r0, lsl #6]
    415c:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4160:	vadd.i8	d18, d0, d1
    4164:			; <UNDEFINED> instruction: 0xf8d98081
    4168:			; <UNDEFINED> instruction: 0xf7ff0000
    416c:	strmi	lr, [r4], -r6, lsl #18
    4170:	stc2	0, cr15, [r4, #-16]!
    4174:			; <UNDEFINED> instruction: 0x4621463a
    4178:	strmi	r4, [r6], -fp, lsr #12
    417c:	cdp2	0, 3, cr15, cr0, cr4, {0}
    4180:			; <UNDEFINED> instruction: 0xf04fb9b0
    4184:	tstlt	r4, r0, lsl #16
    4188:			; <UNDEFINED> instruction: 0xf7ff4620
    418c:	tstlt	r6, ip, lsr #18
    4190:			; <UNDEFINED> instruction: 0xf7ff4630
    4194:	bmi	143e63c <fu_device_get_progress@plt+0x143b038>
    4198:	ldrbtmi	r4, [sl], #-2894	; 0xfffff4b2
    419c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    41a0:	subsmi	r9, sl, r5, lsl #22
    41a4:	addshi	pc, r1, r0, asr #32
    41a8:	andlt	r4, r7, r0, asr #12
    41ac:	svchi	0x00f0e8bd
    41b0:			; <UNDEFINED> instruction: 0xf8d92210
    41b4:	stmdbge	r3, {r2}
    41b8:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41bc:	strmi	r2, [r2], -r0, lsl #18
    41c0:			; <UNDEFINED> instruction: 0xf5b0bf08
    41c4:	andsle	r3, r4, #128, 30	; 0x200
    41c8:	blx	7ea5dc <fu_device_get_progress@plt+0x7e6fd8>
    41cc:	stmdavc	r9, {r1, r7, fp, ip, sp, lr, pc}
    41d0:			; <UNDEFINED> instruction: 0xf7ffb979
    41d4:	strmi	lr, [r1], -lr, lsr #18
    41d8:			; <UNDEFINED> instruction: 0xf7fe4630
    41dc:			; <UNDEFINED> instruction: 0x4641ed76
    41e0:	svc	0x0040f7fe
    41e4:	strtmi	r4, [r1], -sl, lsr #12
    41e8:			; <UNDEFINED> instruction: 0xf0044630
    41ec:	pkhtbmi	pc, r0, r9, asr #30	; <UNPREDICTABLE>
    41f0:			; <UNDEFINED> instruction: 0xf8d9e7c9
    41f4:			; <UNDEFINED> instruction: 0xf04fa004
    41f8:	ldmdbmi	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    41fc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4200:	andshi	pc, r0, sp, asr #17
    4204:			; <UNDEFINED> instruction: 0x46504479
    4208:	svc	0x0020f7fe
    420c:			; <UNDEFINED> instruction: 0xf7ff4607
    4210:	stmdacs	r2, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
    4214:			; <UNDEFINED> instruction: 0xf10dd133
    4218:	ldmdavs	r8!, {r4, r8, r9, fp}
    421c:	ldrbmi	r2, [r9], -sl, lsl #4
    4220:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4224:	strmi	r2, [r0], r0, lsl #18
    4228:			; <UNDEFINED> instruction: 0xf5b0bf08
    422c:	eorsle	r7, r6, #128, 30	; 0x200
    4230:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
    4234:	ldmdavs	r8!, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, pc}^
    4238:	andcs	r4, sl, #93323264	; 0x5900000
    423c:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4240:	svclt	0x00082900
    4244:	svcvc	0x0080f5b0
    4248:	blls	138b28 <fu_device_get_progress@plt+0x135524>
    424c:	bllt	fe6e22c0 <fu_device_get_progress@plt+0xfe6decbc>
    4250:	stmdacs	r8, {r8, r9, fp, sp, lr, pc}
    4254:			; <UNDEFINED> instruction: 0xf7ff4638
    4258:			; <UNDEFINED> instruction: 0xf64fe9c2
    425c:	blx	7e1260 <fu_device_get_progress@plt+0x7ddc5c>
    4260:	ldrmi	pc, [r8, #2184]	; 0x888
    4264:			; <UNDEFINED> instruction: 0xe78cd1b5
    4268:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    426c:			; <UNDEFINED> instruction: 0x463a4b1c
    4270:	ldrbtmi	r4, [fp], #-1720	; 0xfffff948
    4274:	strtmi	r4, [r8], -r1, lsl #12
    4278:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    427c:			; <UNDEFINED> instruction: 0xf7fee78b
    4280:	blmi	63fa30 <fu_device_get_progress@plt+0x63c42c>
    4284:	ldrbtmi	r4, [fp], #-1602	; 0xfffff9be
    4288:	strtmi	r4, [r8], -r1, lsl #12
    428c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4290:			; <UNDEFINED> instruction: 0xf43f2f00
    4294:	shsub16mi	sl, r8, r6
    4298:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    429c:			; <UNDEFINED> instruction: 0xf7fee773
    42a0:	blmi	47fa10 <fu_device_get_progress@plt+0x47c40c>
    42a4:	andge	pc, r0, sp, asr #17
    42a8:			; <UNDEFINED> instruction: 0x4601447b
    42ac:	andcs	r4, r0, #40, 12	; 0x2800000
    42b0:			; <UNDEFINED> instruction: 0xf7fe4690
    42b4:			; <UNDEFINED> instruction: 0xe7eeedb2
    42b8:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    42bc:			; <UNDEFINED> instruction: 0xf8cd4b0b
    42c0:	ldrbtmi	sl, [fp], #-0
    42c4:	strtmi	r4, [r8], -r1, lsl #12
    42c8:			; <UNDEFINED> instruction: 0xf7fee7f1
    42cc:	svclt	0x0000edac
    42d0:	andeq	ip, r1, r6, asr #22
    42d4:	andeq	r0, r0, r0, ror #6
    42d8:	strdeq	ip, [r1], -r6
    42dc:	andeq	r9, r0, r4, lsl #21
    42e0:	ldrdeq	r9, [r0], -r2
    42e4:	andeq	r9, r0, r6, lsl #20
    42e8:	andeq	r9, r0, ip, lsl #20
    42ec:	strdeq	r9, [r0], -r2
    42f0:			; <UNDEFINED> instruction: 0x4604b510
    42f4:			; <UNDEFINED> instruction: 0xf7fe6800
    42f8:	stmdavs	r0!, {r5, r6, r8, sl, fp, sp, lr, pc}^
    42fc:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    4300:			; <UNDEFINED> instruction: 0xf7fe68a0
    4304:			; <UNDEFINED> instruction: 0x4620ed5a
    4308:			; <UNDEFINED> instruction: 0x4010e8bd
    430c:	ldcllt	7, cr15, [r2, #-1016]	; 0xfffffc08
    4310:	blmi	f56c08 <fu_device_get_progress@plt+0xf53604>
    4314:	svcmi	0x00f0e92d
    4318:	addlt	r4, sp, sl, ror r4
    431c:	ldmpl	r3, {r1, r2, r8, ip, pc}^
    4320:	movwls	r6, #47131	; 0xb81b
    4324:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4328:	stmdacs	r0, {r2, ip, pc}
    432c:			; <UNDEFINED> instruction: 0xf7fed05c
    4330:	stmdaeq	r3, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    4334:	ldrmi	r9, [r8], -r7, lsl #6
    4338:			; <UNDEFINED> instruction: 0xf7ff461c
    433c:	strtmi	lr, [r3], -ip, lsl #18
    4340:	stccs	0, cr9, [r0], {5}
    4344:	bmi	c78474 <fu_device_get_progress@plt+0xc74e70>
    4348:	stcls	14, cr1, [r4], {69}	; 0x45
    434c:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4350:			; <UNDEFINED> instruction: 0xf10d447a
    4354:	bl	106c04 <fu_device_get_progress@plt+0x103600>
    4358:			; <UNDEFINED> instruction: 0xf10d0b43
    435c:	ldmdavs	r6, {r2, r5, r8, fp}
    4360:	cfldr32eq	mvfx9, [r7], #-12
    4364:	stmdbls	r9, {r0, r3, sp, lr, pc}
    4368:	stmiblt	r1!, {r0, r3, fp, ip, sp, lr}^
    436c:	strcc	r9, [r2], #-2307	; 0xfffff6fd
    4370:			; <UNDEFINED> instruction: 0xf801455c
    4374:	tstls	r3, r1, lsl #30
    4378:			; <UNDEFINED> instruction: 0xf8a8d030
    437c:			; <UNDEFINED> instruction: 0xf10d6000
    4380:	stmdahi	r3!, {r3, r5, fp}
    4384:			; <UNDEFINED> instruction: 0x46402210
    4388:	strcs	r4, [r0, #-1609]	; 0xfffff9b7
    438c:	andvc	pc, r0, sl, lsl #17
    4390:			; <UNDEFINED> instruction: 0xf8ad9509
    4394:			; <UNDEFINED> instruction: 0xf7ff3028
    4398:	stmdbcs	r0, {r3, r4, r6, fp, sp, lr, pc}
    439c:	svclt	0x00084602
    43a0:	svcvc	0x0080f5b0
    43a4:			; <UNDEFINED> instruction: 0xf7fed3df
    43a8:	blls	13f908 <fu_device_get_progress@plt+0x13c304>
    43ac:	ldrmi	r2, [r4], -r0, lsl #4
    43b0:	blmi	5e8fb8 <fu_device_get_progress@plt+0x5e59b4>
    43b4:			; <UNDEFINED> instruction: 0x4601447b
    43b8:			; <UNDEFINED> instruction: 0xf7fe9806
    43bc:	stmdals	r5, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    43c0:	ldcl	7, cr15, [sl], #1016	; 0x3f8
    43c4:	blmi	416c18 <fu_device_get_progress@plt+0x413614>
    43c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    43cc:	blls	2de43c <fu_device_get_progress@plt+0x2dae38>
    43d0:	tstle	r5, sl, asr r0
    43d4:	andlt	r4, sp, r0, lsr #12
    43d8:	svchi	0x00f0e8bd
    43dc:	stmdals	r5, {r0, r1, r2, r8, fp, ip, pc}
    43e0:	svc	0x00dcf7fe
    43e4:	strb	r4, [sl, r4, lsl #12]!
    43e8:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    43ec:	blmi	2aac04 <fu_device_get_progress@plt+0x2a7600>
    43f0:			; <UNDEFINED> instruction: 0x4614447b
    43f4:	strmi	r9, [r1], -r5, lsl #4
    43f8:			; <UNDEFINED> instruction: 0xf7ff9806
    43fc:			; <UNDEFINED> instruction: 0xe7dee8d0
    4400:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    4404:	andeq	ip, r1, r8, ror r9
    4408:	andeq	r0, r0, r0, ror #6
    440c:			; <UNDEFINED> instruction: 0x000099b0
    4410:	andeq	r9, r0, r4, lsr r9
    4414:	andeq	ip, r1, r8, asr #17
    4418:	andeq	r9, r0, r4, ror #17
    441c:	svcmi	0x00f0e92d
    4420:	stc	6, cr4, [sp, #-32]!	; 0xffffffe0
    4424:	strmi	r8, [ip], -r6, lsl #22
    4428:	vmov.32	d26[0], r4
    442c:	bmi	fe50ee74 <fu_device_get_progress@plt+0xfe50b870>
    4430:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    4434:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4438:			; <UNDEFINED> instruction: 0xf04f930b
    443c:			; <UNDEFINED> instruction: 0xf7ff0300
    4440:	stmdacs	r2, {r5, r6, fp, sp, lr, pc}
    4444:	stmdavs	r0!, {r0, r3, r4, r6, r8, fp, ip, lr, pc}
    4448:	svc	0x0096f7fe
    444c:	andls	r4, r7, r5, lsl #12
    4450:	blx	fed4046a <fu_device_get_progress@plt+0xfed3ce66>
    4454:	bcc	fe43fcc4 <fu_device_get_progress@plt+0xfe43c6c0>
    4458:	andcs	r4, r0, #42991616	; 0x2900000
    445c:			; <UNDEFINED> instruction: 0xf0049006
    4460:	stmiblt	r8, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    4464:	blls	1cd46c <fu_device_get_progress@plt+0x1c9e68>
    4468:			; <UNDEFINED> instruction: 0x4618b113
    446c:	svc	0x00baf7fe
    4470:	tstlt	r3, r6, lsl #22
    4474:			; <UNDEFINED> instruction: 0xf7fe4618
    4478:	bmi	fe0c0358 <fu_device_get_progress@plt+0xfe0bcd54>
    447c:	ldrbtmi	r4, [sl], #-2943	; 0xfffff481
    4480:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4484:	subsmi	r9, sl, fp, lsl #22
    4488:	rscshi	pc, r6, r0, asr #32
    448c:	andlt	r4, sp, r0, lsr #12
    4490:	blhi	1bf78c <fu_device_get_progress@plt+0x1bc188>
    4494:	svchi	0x00f0e8bd
    4498:	bne	fe43fd08 <fu_device_get_progress@plt+0xfe43c704>
    449c:			; <UNDEFINED> instruction: 0xf7ff6860
    44a0:	mcr	15, 0, pc, cr8, cr7, {1}	; <UNPREDICTABLE>
    44a4:			; <UNDEFINED> instruction: 0x46050a90
    44a8:	sbcsle	r2, fp, r0, lsl #16
    44ac:	cdp	8, 1, cr6, cr10, cr0, {5}
    44b0:			; <UNDEFINED> instruction: 0xf7ff1a90
    44b4:	cdp	15, 0, cr15, cr9, cr13, {1}
    44b8:			; <UNDEFINED> instruction: 0x46060a10
    44bc:			; <UNDEFINED> instruction: 0xb1b84604
    44c0:			; <UNDEFINED> instruction: 0xf7fe4628
    44c4:			; <UNDEFINED> instruction: 0x4604ed70
    44c8:			; <UNDEFINED> instruction: 0xf7fe4630
    44cc:	addmi	lr, r4, #108, 26	; 0x1b00
    44d0:			; <UNDEFINED> instruction: 0xf7fed01f
    44d4:	blmi	1b3f7dc <fu_device_get_progress@plt+0x1b3c1d8>
    44d8:	strcs	r2, [r0], #-512	; 0xfffffe00
    44dc:			; <UNDEFINED> instruction: 0x4601447b
    44e0:	beq	fe43fd50 <fu_device_get_progress@plt+0xfe43c74c>
    44e4:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44e8:	beq	43fd54 <fu_device_get_progress@plt+0x43c750>
    44ec:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    44f0:	beq	fe43fd58 <fu_device_get_progress@plt+0xfe43c754>
    44f4:	mcr	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    44f8:			; <UNDEFINED> instruction: 0xf7fee7b5
    44fc:	blmi	18ff7b4 <fu_device_get_progress@plt+0x18fc1b0>
    4500:	strcs	r2, [r0], #-512	; 0xfffffe00
    4504:			; <UNDEFINED> instruction: 0x4601447b
    4508:	beq	fe43fd78 <fu_device_get_progress@plt+0xfe43c774>
    450c:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4510:			; <UNDEFINED> instruction: 0xf7fee7b3
    4514:	strmi	lr, [r1], -sl, ror #26
    4518:			; <UNDEFINED> instruction: 0xf7fe9806
    451c:			; <UNDEFINED> instruction: 0xf7feebd6
    4520:	stmdavs	r3, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
    4524:	blcs	28540 <fu_device_get_progress@plt+0x24f3c>
    4528:	addshi	pc, sl, r0
    452c:	bmi	1657294 <fu_device_get_progress@plt+0x1653c90>
    4530:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4534:	bcc	fe43fd60 <fu_device_get_progress@plt+0xfe43c75c>
    4538:	movwls	r2, #17152	; 0x4300
    453c:	bcs	43fd64 <fu_device_get_progress@plt+0x43c760>
    4540:	blmi	156914c <fu_device_get_progress@plt+0x1565b48>
    4544:	mcr	4, 0, r4, cr10, cr11, {3}
    4548:	blls	152d90 <fu_device_get_progress@plt+0x14f78c>
    454c:	ldmdavs	fp, {r2, r9, fp, ip, pc}
    4550:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    4554:	mcrr2	0, 0, pc, r8, cr5	; <UNPREDICTABLE>
    4558:	strmi	r6, [r3], r3, asr #16
    455c:	rsble	r2, fp, r0, lsl #22
    4560:	beq	406a4 <fu_device_get_progress@plt+0x3d0a0>
    4564:	stmdami	sp, {r0, r2, r3, sp, lr, pc}^
    4568:	bcs	fe43fdd4 <fu_device_get_progress@plt+0xfe43c7d0>
    456c:	bne	43fddc <fu_device_get_progress@plt+0x43c7d8>
    4570:			; <UNDEFINED> instruction: 0xf7fe4478
    4574:			; <UNDEFINED> instruction: 0xf8dbed34
    4578:			; <UNDEFINED> instruction: 0xf10a3004
    457c:	ldrbmi	r0, [r3, #-2561]	; 0xfffff5ff
    4580:			; <UNDEFINED> instruction: 0xf8dbd95a
    4584:			; <UNDEFINED> instruction: 0xf8533000
    4588:			; <UNDEFINED> instruction: 0xf004002a
    458c:	stmdacs	r0, {r0, r2, r4, r7, r8, fp, ip, sp, lr, pc}
    4590:	stmdbge	r8, {r0, r4, r5, r6, r7, ip, lr, pc}
    4594:	svc	0x00eaf7fe
    4598:	strmi	sl, [r3], -sl, lsl #18
    459c:	beq	fe43fe04 <fu_device_get_progress@plt+0xfe43c800>
    45a0:			; <UNDEFINED> instruction: 0xf7fe9300
    45a4:	stmdbge	r9, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    45a8:	cfmsub32	mvax4, mvfx4, mvfx9, mvfx0
    45ac:			; <UNDEFINED> instruction: 0xf7fe0a10
    45b0:	bls	2c0530 <fu_device_get_progress@plt+0x2bcf2c>
    45b4:	adcmi	r9, sl, #576	; 0x240
    45b8:	bicsle	r4, r4, r1, lsl #13
    45bc:	mrrcne	11, 0, r9, r9, cr8	; <UNPREDICTABLE>
    45c0:	sbcsle	r4, r8, sl, lsl #5
    45c4:	stmib	sp, {r8, r9, sl, sp}^
    45c8:	ldrtmi	fp, [ip], -r2, lsl #20
    45cc:			; <UNDEFINED> instruction: 0x4692469b
    45d0:			; <UNDEFINED> instruction: 0xf10be006
    45d4:	strcc	r0, [r1], #-257	; 0xfffffeff
    45d8:	smlatbeq	sl, r1, fp, lr
    45dc:	eorle	r4, r0, #140, 4	; 0xc0000008
    45e0:	ldrbmi	r9, [r2], -r0, lsl #22
    45e4:	ldmdbne	lr, {r0, r6, r9, sl, lr}
    45e8:			; <UNDEFINED> instruction: 0xf7fe4630
    45ec:	stmdacs	r0, {r5, r7, r9, sl, fp, sp, lr, pc}
    45f0:	strtmi	sp, [r9], -pc, ror #3
    45f4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
    45f8:	smladcc	r1, r0, sl, r0
    45fc:	bl	15c25fc <fu_device_get_progress@plt+0x15beff8>
    4600:	bls	255f2c <fu_device_get_progress@plt+0x252928>
    4604:			; <UNDEFINED> instruction: 0xf7fe4630
    4608:	ldmib	sp, {r4, r8, sl, fp, sp, lr, pc}^
    460c:			; <UNDEFINED> instruction: 0xf8dd5a09
    4610:	strtmi	fp, [ip], #-32	; 0xffffffe0
    4614:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    4618:	bl	fe851624 <fu_device_get_progress@plt+0xfe84e020>
    461c:	addmi	r0, ip, #-2147483646	; 0x80000002
    4620:	ldmib	sp, {r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}^
    4624:	blls	72e34 <fu_device_get_progress@plt+0x6f830>
    4628:	beq	80a58 <fu_device_get_progress@plt+0x7d454>
    462c:	movwls	r4, #5179	; 0x143b
    4630:	ldrdcc	pc, [r4], -fp
    4634:	stmiale	r4!, {r0, r1, r4, r6, r8, sl, lr}
    4638:	bls	12b254 <fu_device_get_progress@plt+0x127c50>
    463c:	andcc	r6, r1, #5963776	; 0x5b0000
    4640:	addsmi	r9, r3, #4, 4	; 0x40000000
    4644:	blls	7a850 <fu_device_get_progress@plt+0x7724c>
    4648:	mrc	1, 0, fp, cr10, cr3, {2}
    464c:	ldmib	sp, {r4, r7, r9, fp, sp}^
    4650:			; <UNDEFINED> instruction: 0xf0040106
    4654:	strmi	pc, [r4], -r5, lsr #26
    4658:			; <UNDEFINED> instruction: 0xf7fe9805
    465c:			; <UNDEFINED> instruction: 0xe743ee94
    4660:	bl	ffe42660 <fu_device_get_progress@plt+0xffe3f05c>
    4664:	andcs	r4, r8, #14336	; 0x3800
    4668:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    466c:	cfmsub32	mvax0, mvfx4, mvfx10, mvfx1
    4670:			; <UNDEFINED> instruction: 0xf7fe0a90
    4674:			; <UNDEFINED> instruction: 0xe7efef94
    4678:	bl	ff542678 <fu_device_get_progress@plt+0xff53f074>
    467c:	andeq	r0, r0, r0, ror #6
    4680:	andeq	ip, r1, lr, asr r8
    4684:	andeq	ip, r1, r2, lsl r8
    4688:	andeq	r9, r0, r0, lsl #17
    468c:	andeq	r9, r0, r0, lsl #16
    4690:	andeq	r9, r0, r0, ror r8
    4694:	andeq	r9, r0, r6, lsl #17
    4698:	andeq	sl, r0, r8, ror r0
    469c:	strdeq	r9, [r0], -r8
    46a0:	andeq	r9, r0, sl, lsl r7
    46a4:	svcmi	0x00f0e92d
    46a8:	addlt	r4, r3, r8, lsl #12
    46ac:	ldrmi	r4, [r1], ip, lsl #12
    46b0:	svc	0x0026f7fe
    46b4:	andsle	r2, r1, r3, lsl #16
    46b8:	bl	ff3426b8 <fu_device_get_progress@plt+0xff33f0b4>
    46bc:	andcs	r4, r0, #68, 22	; 0x11000
    46c0:			; <UNDEFINED> instruction: 0x4614447b
    46c4:	strmi	r4, [r1], -r5, lsr #12
    46c8:			; <UNDEFINED> instruction: 0xf7fe4648
    46cc:	strtmi	lr, [r0], -r8, ror #30
    46d0:	bl	1cc26d0 <fu_device_get_progress@plt+0x1cbf0cc>
    46d4:	andlt	r4, r3, r8, lsr #12
    46d8:	svchi	0x00f0e8bd
    46dc:			; <UNDEFINED> instruction: 0xf7fe6860
    46e0:	strmi	lr, [r7], -ip, asr #28
    46e4:			; <UNDEFINED> instruction: 0xf7fe68a0
    46e8:	strmi	lr, [r0], r8, asr #28
    46ec:	blx	19c0704 <fu_device_get_progress@plt+0x19bd100>
    46f0:			; <UNDEFINED> instruction: 0x464b4639
    46f4:	strmi	r2, [r6], -r0, lsl #4
    46f8:	blx	1cc0712 <fu_device_get_progress@plt+0x1cbd10e>
    46fc:	ldmiblt	r0!, {r0, r2, r9, sl, lr}
    4700:			; <UNDEFINED> instruction: 0xf1b84604
    4704:	andle	r0, r2, r0, lsl #30
    4708:			; <UNDEFINED> instruction: 0xf7fe4640
    470c:	tstlt	r7, ip, ror #28
    4710:			; <UNDEFINED> instruction: 0xf7fe4638
    4714:	cdpcs	14, 0, cr14, cr0, cr8, {3}
    4718:			; <UNDEFINED> instruction: 0x4630d0d9
    471c:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    4720:			; <UNDEFINED> instruction: 0xf7fe4620
    4724:	strtmi	lr, [r8], -sl, asr #22
    4728:	pop	{r0, r1, ip, sp, pc}
    472c:	stmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4730:	stc2l	0, cr15, [r2, #-16]
    4734:	ldrtmi	r4, [r0], -r5, lsl #12
    4738:			; <UNDEFINED> instruction: 0xf0044629
    473c:			; <UNDEFINED> instruction: 0xb1bdfaaf
    4740:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    4744:	ldrtmi	r4, [r0], -r1, lsl #12
    4748:	b	fefc2748 <fu_device_get_progress@plt+0xfefbf144>
    474c:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    4750:	orrcs	r4, r0, r0, lsr #20
    4754:			; <UNDEFINED> instruction: 0x4603447a
    4758:	ldmdami	pc, {r2, r9, sl, lr}	; <UNPREDICTABLE>
    475c:			; <UNDEFINED> instruction: 0xf7fe4478
    4760:	strbmi	lr, [sl], -r8, ror #25
    4764:	ldrtmi	r4, [r0], -r1, asr #12
    4768:	ldc2	0, cr15, [sl], {4}
    476c:	strb	r4, [r8, r5, lsl #12]
    4770:			; <UNDEFINED> instruction: 0xf8df4628
    4774:			; <UNDEFINED> instruction: 0xf7feb068
    4778:			; <UNDEFINED> instruction: 0xf04feb80
    477c:	ldrbtmi	r0, [fp], #2561	; 0xa01
    4780:	stmdavs	fp!, {r0, r2, r9, sl, lr}^
    4784:			; <UNDEFINED> instruction: 0x4650b9fb
    4788:	beq	80bb8 <fu_device_get_progress@plt+0x7d5b4>
    478c:	blx	fef407a6 <fu_device_get_progress@plt+0xfef3d1a2>
    4790:	strtmi	r4, [r8], -r1, lsl #12
    4794:	stc	7, cr15, [r4], {254}	; 0xfe
    4798:	svceq	0x0004f1ba
    479c:			; <UNDEFINED> instruction: 0xf7fed1f1
    47a0:	stmdavs	r2!, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    47a4:	blmi	39e85c <fu_device_get_progress@plt+0x39b258>
    47a8:	andcs	r9, r0, #0, 4
    47ac:	ldrbtmi	r9, [fp], #-1025	; 0xfffffbff
    47b0:			; <UNDEFINED> instruction: 0x46014614
    47b4:			; <UNDEFINED> instruction: 0xf7fe4648
    47b8:			; <UNDEFINED> instruction: 0x4628eb30
    47bc:	strtmi	r2, [r5], -r1, lsl #2
    47c0:	b	fe2c27c0 <fu_device_get_progress@plt+0xfe2bf1bc>
    47c4:			; <UNDEFINED> instruction: 0x4659e79d
    47c8:			; <UNDEFINED> instruction: 0xf7fe4628
    47cc:	ldrb	lr, [sl, sl, ror #24]
    47d0:	andeq	r9, r0, r4, lsl r7
    47d4:	andeq	r9, r0, r0, lsl #14
    47d8:	andeq	r9, r0, ip, lsl #8
    47dc:	strdeq	sl, [r0], -r6
    47e0:	andeq	r9, r0, r2, lsl #13
    47e4:	svcmi	0x00f0e92d
    47e8:	ldrmi	fp, [r9], r3, lsl #1
    47ec:	movwls	r9, #6924	; 0x1b0c
    47f0:	svceq	0x0000f1b9
    47f4:	strmi	sp, [r6], -r5, asr #32
    47f8:	stmdbmi	r8!, {r3, r9, sl, lr}
    47fc:			; <UNDEFINED> instruction: 0xf04f4617
    4800:	ldrbtmi	r3, [r9], #-767	; 0xfffffd01
    4804:	stc	7, cr15, [r2], #-1016	; 0xfffffc08
    4808:	strmi	r6, [r0], r3, lsl #16
    480c:			; <UNDEFINED> instruction: 0xf8dfb39b
    4810:			; <UNDEFINED> instruction: 0x4605b090
    4814:	ldrbtmi	r2, [fp], #1024	; 0x400
    4818:			; <UNDEFINED> instruction: 0x4648e015
    481c:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    4820:	andeq	pc, r8, sl, asr #17
    4824:	strcc	r4, [r1], #-1592	; 0xfffff9c8
    4828:	mrc	7, 3, APSR_nzcv, cr0, cr14, {7}
    482c:	ldrbmi	r9, [r1], -r1, lsl #22
    4830:	andcc	pc, ip, sl, asr #17
    4834:	ldrtmi	r4, [r0], -r2, lsl #12
    4838:	andcs	pc, r4, sl, asr #17
    483c:	bl	feec283c <fu_device_get_progress@plt+0xfeebf238>
    4840:	svccc	0x0004f855
    4844:			; <UNDEFINED> instruction: 0x2010b1bb
    4848:	b	16c2848 <fu_device_get_progress@plt+0x16bf244>
    484c:	stmdavs	r8!, {r1, r7, r9, sl, lr}
    4850:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    4854:	ldrbmi	r2, [r9], -r5, lsl #4
    4858:	andcs	r4, r0, r3, lsl #12
    485c:	andcc	pc, r0, sl, asr #17
    4860:	sbcsle	r2, sl, r0, lsl #24
    4864:	b	1dc2864 <fu_device_get_progress@plt+0x1dbf260>
    4868:	ldrdne	pc, [r0], -r8
    486c:	b	16c286c <fu_device_get_progress@plt+0x16bf268>
    4870:	andeq	pc, r8, sl, asr #17
    4874:			; <UNDEFINED> instruction: 0x4640e7d6
    4878:	pop	{r0, r1, ip, sp, pc}
    487c:			; <UNDEFINED> instruction: 0xf7fe4ff0
    4880:	stmdbmi	r8, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, pc}
    4884:	stmdami	r9, {r3, r9, fp, lr}
    4888:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    488c:	ldrbtmi	r3, [r8], #-280	; 0xfffffee8
    4890:	pop	{r0, r1, ip, sp, pc}
    4894:			; <UNDEFINED> instruction: 0xf7fe4ff0
    4898:	svclt	0x0000bb9f
    489c:	andeq	r9, r0, lr, ror #12
    48a0:	andeq	r9, r0, lr, asr r6
    48a4:	andeq	r9, r0, r4, lsr sp
    48a8:	ldrdeq	r9, [r0], -r2
    48ac:	ldrdeq	r9, [r0], -sl
    48b0:	svcmi	0x00f0e92d
    48b4:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    48b8:	strmi	r8, [r5], -r2, lsl #22
    48bc:	strmi	r4, [r8], -r3, asr #20
    48c0:	strmi	r4, [lr], -r3, asr #22
    48c4:	addlt	r4, r3, sl, ror r4
    48c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    48cc:			; <UNDEFINED> instruction: 0xf04f9301
    48d0:			; <UNDEFINED> instruction: 0xf7fe0300
    48d4:	stmdacs	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    48d8:	stmiavs	fp!, {r0, r3, r5, r6, ip, lr, pc}
    48dc:	blcs	1e9a8 <fu_device_get_progress@plt+0x1b3a4>
    48e0:	strcs	fp, [r0, -ip, lsl #30]
    48e4:	stmdbcs	r0, {r3, r8, r9, sl, sp}
    48e8:	blmi	eb89e4 <fu_device_get_progress@plt+0xeb53e0>
    48ec:			; <UNDEFINED> instruction: 0xf8df46e8
    48f0:			; <UNDEFINED> instruction: 0xf8df90e8
    48f4:	ldrbtmi	sl, [fp], #-232	; 0xffffff18
    48f8:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    48fc:	bcc	440124 <fu_device_get_progress@plt+0x43cb20>
    4900:	movwcs	r4, #1608	; 0x648
    4904:			; <UNDEFINED> instruction: 0xf7fe9300
    4908:			; <UNDEFINED> instruction: 0xf004e9d2
    490c:			; <UNDEFINED> instruction: 0x4604f957
    4910:			; <UNDEFINED> instruction: 0xf7fe6830
    4914:			; <UNDEFINED> instruction: 0x4643ed32
    4918:			; <UNDEFINED> instruction: 0x4605463a
    491c:	strtmi	r4, [r9], -r0, lsr #12
    4920:	blx	17c0938 <fu_device_get_progress@plt+0x17bd334>
    4924:			; <UNDEFINED> instruction: 0xf7feb368
    4928:	strmi	lr, [r1], -r0, ror #22
    492c:			; <UNDEFINED> instruction: 0xf7fe4620
    4930:			; <UNDEFINED> instruction: 0xf7fee9cc
    4934:			; <UNDEFINED> instruction: 0x4683edf2
    4938:			; <UNDEFINED> instruction: 0x46594650
    493c:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4940:	tstlt	r8, r0, lsl #16
    4944:	b	ffa42944 <fu_device_get_progress@plt+0xffa3f340>
    4948:			; <UNDEFINED> instruction: 0x4628b115
    494c:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    4950:			; <UNDEFINED> instruction: 0x4620b114
    4954:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    4958:			; <UNDEFINED> instruction: 0xf7fe4658
    495c:			; <UNDEFINED> instruction: 0xf856ea2e
    4960:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    4964:	andcs	sp, r1, ip, asr #3
    4968:	blmi	6571e4 <fu_device_get_progress@plt+0x653be0>
    496c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4970:	blls	5e9e0 <fu_device_get_progress@plt+0x5b3dc>
    4974:	qsuble	r4, sl, r6
    4978:	ldc	0, cr11, [sp], #12
    497c:	pop	{r1, r8, r9, fp, pc}
    4980:	blls	28948 <fu_device_get_progress@plt+0x25344>
    4984:	beq	4401ec <fu_device_get_progress@plt+0x43cbe8>
    4988:			; <UNDEFINED> instruction: 0xf7fe6899
    498c:	stmdals	r0, {r4, r7, r8, fp, sp, lr, pc}
    4990:			; <UNDEFINED> instruction: 0xf7feb108
    4994:	tstlt	r5, r2, asr #21
    4998:			; <UNDEFINED> instruction: 0xf7fe4628
    499c:	tstlt	r4, r4, lsr #26
    49a0:			; <UNDEFINED> instruction: 0xf7fe4620
    49a4:	andcs	lr, r0, r0, lsr #26
    49a8:	b	1c29a8 <fu_device_get_progress@plt+0x1bf3a4>
    49ac:			; <UNDEFINED> instruction: 0x4604e7d7
    49b0:	b	14429b0 <fu_device_get_progress@plt+0x143f3ac>
    49b4:	strtmi	r4, [r2], -fp, lsl #22
    49b8:			; <UNDEFINED> instruction: 0x4601447b
    49bc:			; <UNDEFINED> instruction: 0xf7fe4638
    49c0:	strtmi	lr, [r0], -lr, ror #27
    49c4:			; <UNDEFINED> instruction: 0xf7fee7d0
    49c8:	svclt	0x0000ea2e
    49cc:	andeq	ip, r1, ip, asr #7
    49d0:	andeq	r0, r0, r0, ror #6
    49d4:	andeq	r9, r0, r2, asr #11
    49d8:			; <UNDEFINED> instruction: 0x000095b0
    49dc:	andeq	r9, r0, lr, asr #24
    49e0:	andeq	ip, r1, r4, lsr #6
    49e4:	andeq	r9, r0, r8, asr #9
    49e8:	svcmi	0x00f0e92d
    49ec:	ldrmi	r4, [r2], r0, lsl #13
    49f0:	bmi	1a56238 <fu_device_get_progress@plt+0x1a52c34>
    49f4:	blmi	1a70c18 <fu_device_get_progress@plt+0x1a6d614>
    49f8:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
    49fc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a00:			; <UNDEFINED> instruction: 0xf04f9305
    4a04:			; <UNDEFINED> instruction: 0xf7fe0300
    4a08:	strmi	lr, [r5], -r6, lsr #18
    4a0c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4a10:			; <UNDEFINED> instruction: 0xf7fed04f
    4a14:			; <UNDEFINED> instruction: 0xf8d8ed56
    4a18:			; <UNDEFINED> instruction: 0xf1b99000
    4a1c:	rsble	r0, r2, r0, lsl #30
    4a20:	andscs	r4, r0, #72, 12	; 0x4800000
    4a24:	tsteq	r2, sp, lsl #22
    4a28:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4a2c:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    4a30:	ldmvc	lr!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
    4a34:	usatcc	pc, #31, r0, lsl #2	; <UNPREDICTABLE>
    4a38:			; <UNDEFINED> instruction: 0xf1414683
    4a3c:	ldrmi	r3, [r9, #2047]!	; 0x7ff
    4a40:	ldrmi	fp, [r0, #3848]!	; 0xf08
    4a44:	stmdals	r4, {r0, r6, r8, r9, ip, lr, pc}
    4a48:	blcs	ea2a5c <fu_device_get_progress@plt+0xe9f458>
    4a4c:	andscs	sp, r0, #1073741839	; 0x4000000f
    4a50:	tstcs	r0, r1
    4a54:	ldcl	7, cr15, [r8], #1016	; 0x3f8
    4a58:	mvnscc	pc, #16, 2
    4a5c:			; <UNDEFINED> instruction: 0xf1419302
    4a60:	movwls	r3, #13311	; 0x33ff
    4a64:	movwcs	lr, #10717	; 0x29dd
    4a68:	ldrmi	r4, [r9, #1542]	; 0x606
    4a6c:	ldrmi	fp, [r0, #3848]	; 0xf08
    4a70:	addlt	sp, r2, #-1543503871	; 0xa4000001
    4a74:			; <UNDEFINED> instruction: 0xf18bfa1f
    4a78:			; <UNDEFINED> instruction: 0x46284653
    4a7c:	b	242a7c <fu_device_get_progress@plt+0x23f478>
    4a80:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4a84:			; <UNDEFINED> instruction: 0xf002d078
    4a88:			; <UNDEFINED> instruction: 0x4606f93b
    4a8c:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a90:	ldrtmi	r4, [r0], -r1, lsl #12
    4a94:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a98:			; <UNDEFINED> instruction: 0xf7fe6821
    4a9c:			; <UNDEFINED> instruction: 0x4638ed74
    4aa0:	stc	7, cr15, [r0], #1016	; 0x3f8
    4aa4:			; <UNDEFINED> instruction: 0x4630b1de
    4aa8:	ldc	7, cr15, [ip], {254}	; 0xfe
    4aac:			; <UNDEFINED> instruction: 0xf7fe4628
    4ab0:	bmi	effd20 <fu_device_get_progress@plt+0xefc71c>
    4ab4:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    4ab8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4abc:	subsmi	r9, sl, r5, lsl #22
    4ac0:	ldrtmi	sp, [r0], -r7, ror #2
    4ac4:	pop	{r0, r1, r2, ip, sp, pc}
    4ac8:			; <UNDEFINED> instruction: 0xf7fe8ff0
    4acc:	blmi	d7f1e4 <fu_device_get_progress@plt+0xd7bbe0>
    4ad0:	strcs	r2, [r0], -r0, lsl #4
    4ad4:			; <UNDEFINED> instruction: 0x4601447b
    4ad8:			; <UNDEFINED> instruction: 0xf7fe4650
    4adc:	strtmi	lr, [r8], -r0, ror #26
    4ae0:	stc	7, cr15, [r0], {254}	; 0xfe
    4ae4:	strtmi	lr, [r8], -r5, ror #15
    4ae8:	b	fe142ae8 <fu_device_get_progress@plt+0xfe13f4e4>
    4aec:	strmi	r6, [r0], r3, asr #16
    4af0:	eors	fp, r3, r3, asr r9
    4af4:			; <UNDEFINED> instruction: 0x4630b116
    4af8:	ldcl	7, cr15, [r4], #-1016	; 0xfffffc08
    4afc:	ldrdcc	pc, [r4], -r8
    4b00:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4b04:	eorle	r4, r9, #641728512	; 0x26400000
    4b08:	ldrdcc	pc, [r0], -r8
    4b0c:	eoreq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    4b10:			; <UNDEFINED> instruction: 0xf8f6f002
    4b14:			; <UNDEFINED> instruction: 0xf7fe4606
    4b18:			; <UNDEFINED> instruction: 0x4601e8b6
    4b1c:			; <UNDEFINED> instruction: 0xf7fe4630
    4b20:	stmdavs	r1!, {r2, r4, r6, r7, fp, sp, lr, pc}
    4b24:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    4b28:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b2c:	ldrtmi	r4, [r0], -r1, lsl #12
    4b30:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b34:			; <UNDEFINED> instruction: 0xf7fe2100
    4b38:	stmdacs	r0, {r5, r8, fp, sp, lr, pc}
    4b3c:			; <UNDEFINED> instruction: 0x4640d0da
    4b40:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    4b44:			; <UNDEFINED> instruction: 0xf7fee7cb
    4b48:	blmi	5ff168 <fu_device_get_progress@plt+0x5fbb64>
    4b4c:	strcs	r2, [r0], -r0, lsl #4
    4b50:			; <UNDEFINED> instruction: 0x4601447b
    4b54:			; <UNDEFINED> instruction: 0xf7fe4650
    4b58:	strb	lr, [r0, r2, lsr #26]
    4b5c:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b60:	andcs	r4, r8, #18432	; 0x4800
    4b64:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    4b68:	ldrbmi	r4, [r0], -r1, lsl #12
    4b6c:	ldc	7, cr15, [r6, #-1016]	; 0xfffffc08
    4b70:			; <UNDEFINED> instruction: 0xf7fe4640
    4b74:	ldr	lr, [r2, r8, lsl #24]!
    4b78:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b7c:	stmib	sp, {r2, r3, r8, r9, fp, lr}^
    4b80:	andcs	fp, r8, #0, 12
    4b84:			; <UNDEFINED> instruction: 0x463e447b
    4b88:	ldrbmi	r4, [r0], -r1, lsl #12
    4b8c:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b90:			; <UNDEFINED> instruction: 0xf7fee7a5
    4b94:	svclt	0x0000e948
    4b98:	muleq	r1, r6, r2
    4b9c:	andeq	r0, r0, r0, ror #6
    4ba0:	ldrdeq	ip, [r1], -sl
    4ba4:	andeq	r9, r0, r4, lsl #8
    4ba8:	andeq	r9, r0, r8, lsl #7
    4bac:	andeq	r9, r0, lr, lsr #7
    4bb0:	andeq	r9, r0, r0, ror r3
    4bb4:	mvnsmi	lr, sp, lsr #18
    4bb8:	strmi	r4, [r4], -lr, lsl #12
    4bbc:	bl	942bbc <fu_device_get_progress@plt+0x93f5b8>
    4bc0:	strtmi	r4, [r0], -r1, lsl #12
    4bc4:	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bc8:	bl	1a42bc8 <fu_device_get_progress@plt+0x1a3f5c4>
    4bcc:	ldrtmi	r4, [r0], -r7, lsl #12
    4bd0:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bd4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4bd8:			; <UNDEFINED> instruction: 0xf7fed045
    4bdc:			; <UNDEFINED> instruction: 0x4601e854
    4be0:			; <UNDEFINED> instruction: 0xf7fe4620
    4be4:	tstcs	r0, r2, ror r8
    4be8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bec:			; <UNDEFINED> instruction: 0x46394633
    4bf0:	andsvc	pc, r0, #536870916	; 0x20000004
    4bf4:			; <UNDEFINED> instruction: 0xf7fe4628
    4bf8:	pkhbtmi	lr, r0, r6, lsl #24
    4bfc:			; <UNDEFINED> instruction: 0xf7feb360
    4c00:	strmi	lr, [r1], -r2, asr #16
    4c04:			; <UNDEFINED> instruction: 0xf7fe4620
    4c08:	tstcs	r1, r0, ror #16
    4c0c:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c10:	b	ffec2c10 <fu_device_get_progress@plt+0xffebf60c>
    4c14:	strtmi	r4, [r0], -r1, lsl #12
    4c18:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c1c:			; <UNDEFINED> instruction: 0xf7fe4641
    4c20:			; <UNDEFINED> instruction: 0xf7feebd6
    4c24:			; <UNDEFINED> instruction: 0x4601e830
    4c28:			; <UNDEFINED> instruction: 0xf7fe4620
    4c2c:	ldrtmi	lr, [r1], -lr, asr #16
    4c30:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    4c34:	teqlt	r0, r7, lsl #12
    4c38:			; <UNDEFINED> instruction: 0x46204631
    4c3c:			; <UNDEFINED> instruction: 0xf8ecf003
    4c40:	svclt	0x00181e07
    4c44:	strtmi	r2, [r8], -r1, lsl #14
    4c48:	bl	ff342c48 <fu_device_get_progress@plt+0xff33f644>
    4c4c:			; <UNDEFINED> instruction: 0xf7fe4640
    4c50:	ldrtmi	lr, [r8], -sl, asr #23
    4c54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4c58:	strbmi	r4, [r7], -r8, lsr #12
    4c5c:	bl	ff0c2c5c <fu_device_get_progress@plt+0xff0bf658>
    4c60:	pop	{r3, r4, r5, r9, sl, lr}
    4c64:			; <UNDEFINED> instruction: 0x460781f0
    4c68:	pop	{r3, r4, r5, r9, sl, lr}
    4c6c:	svclt	0x000081f0
    4c70:	ldrbmi	lr, [r0, sp, lsr #18]!
    4c74:	addlt	r4, r4, r0, lsl #13
    4c78:	strmi	r4, [lr], -r8, lsl #12
    4c7c:			; <UNDEFINED> instruction: 0xf7fe4615
    4c80:	movtlt	lr, #35904	; 0x8c40
    4c84:			; <UNDEFINED> instruction: 0x46296830
    4c88:	b	fe1c2c88 <fu_device_get_progress@plt+0xfe1bf684>
    4c8c:	strmi	r4, [r4], -r6, lsl #12
    4c90:			; <UNDEFINED> instruction: 0xf108b1f0
    4c94:	cps	#20
    4c98:	strtmi	r0, [sl], -ip
    4c9c:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4ca0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4ca4:			; <UNDEFINED> instruction: 0x4629d07e
    4ca8:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cac:	strmi	r4, [r4], -r1, lsl #13
    4cb0:	strtmi	fp, [r9], -r0, asr #2
    4cb4:			; <UNDEFINED> instruction: 0xf0024638
    4cb8:	ldmiblt	r8, {r0, r5, r8, r9, fp, ip, sp, lr, pc}^
    4cbc:	strbmi	r2, [r8], -r0, lsl #8
    4cc0:	bl	fe442cc0 <fu_device_get_progress@plt+0xfe43f6bc>
    4cc4:			; <UNDEFINED> instruction: 0xf7fe4630
    4cc8:			; <UNDEFINED> instruction: 0x4638ea5c
    4ccc:	bl	fe2c2ccc <fu_device_get_progress@plt+0xfe2bf6c8>
    4cd0:	andlt	r4, r4, r0, lsr #12
    4cd4:			; <UNDEFINED> instruction: 0x87f0e8bd
    4cd8:			; <UNDEFINED> instruction: 0xf7fe4604
    4cdc:	blmi	ffefd4 <fu_device_get_progress@plt+0xffb9d0>
    4ce0:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
    4ce4:	strtmi	r4, [r8], -r1, lsl #12
    4ce8:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    4cec:	andlt	r4, r4, r0, lsr #12
    4cf0:			; <UNDEFINED> instruction: 0x87f0e8bd
    4cf4:	svc	0x00c6f7fd
    4cf8:	ldrtmi	r4, [r8], -r1, lsl #12
    4cfc:	svc	0x00e4f7fd
    4d00:			; <UNDEFINED> instruction: 0xf7fe4604
    4d04:			; <UNDEFINED> instruction: 0x4601eafc
    4d08:			; <UNDEFINED> instruction: 0xf7fd4620
    4d0c:			; <UNDEFINED> instruction: 0xf44fefde
    4d10:	movwcs	r5, #512	; 0x200
    4d14:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d18:	suble	r2, fp, r0, lsl #16
    4d1c:	ldrdne	pc, [r8], -r8
    4d20:	bmi	bcdd28 <fu_device_get_progress@plt+0xbca724>
    4d24:	adcmi	r4, r1, #70254592	; 0x4300000
    4d28:	ldrbtmi	r4, [sl], #-2350	; 0xfffff6d2
    4d2c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4d30:	strls	r9, [r0], #-1025	; 0xfffffbff
    4d34:	strtmi	fp, [r2], ip, lsl #30
    4d38:	beq	240e7c <fu_device_get_progress@plt+0x23d878>
    4d3c:			; <UNDEFINED> instruction: 0xf7fe9203
    4d40:	stmdbmi	r9!, {r1, r2, r3, r5, fp, sp, lr, pc}
    4d44:	strbmi	r9, [r3], -r3, lsl #20
    4d48:			; <UNDEFINED> instruction: 0x46384479
    4d4c:	strmi	lr, [r0], #-2509	; 0xfffff633
    4d50:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d54:	svc	0x0096f7fd
    4d58:	ldrtmi	r4, [r8], -r1, lsl #12
    4d5c:	svc	0x00b4f7fd
    4d60:	ldrbmi	r4, [r2], -fp, lsr #12
    4d64:			; <UNDEFINED> instruction: 0xf7fe4631
    4d68:	stmdacs	r0, {r2, r3, r6, fp, sp, lr, pc}
    4d6c:			; <UNDEFINED> instruction: 0xf7fdd0a6
    4d70:	strmi	lr, [r1], -sl, lsl #31
    4d74:			; <UNDEFINED> instruction: 0xf7fd4638
    4d78:	strtmi	lr, [r9], -r8, lsr #31
    4d7c:	svc	0x0076f7fd
    4d80:	addsle	r2, fp, r0, lsl #16
    4d84:	ldrtmi	r4, [r8], -r9, lsr #12
    4d88:			; <UNDEFINED> instruction: 0xff14f7ff
    4d8c:	addsle	r2, r5, r0, lsl #16
    4d90:	strcs	r4, [r1], #-1584	; 0xfffff9d0
    4d94:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d98:	ldmdami	r4, {r0, r9, sl, lr}
    4d9c:			; <UNDEFINED> instruction: 0xf7fd4478
    4da0:	str	lr, [ip, r6, lsl #31]
    4da4:			; <UNDEFINED> instruction: 0x463c4630
    4da8:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dac:	andlt	r4, r4, r0, lsr #12
    4db0:			; <UNDEFINED> instruction: 0x87f0e8bd
    4db4:	svc	0x0066f7fd
    4db8:	ldrtmi	r4, [r8], -r1, lsl #12
    4dbc:	svc	0x0084f7fd
    4dc0:			; <UNDEFINED> instruction: 0xf7fe4629
    4dc4:	stmdacs	r0, {r4, r9, fp, sp, lr, pc}
    4dc8:	svcge	0x0078f43f
    4dcc:	ldrtmi	r4, [r8], -r9, lsr #12
    4dd0:	mrc2	7, 7, pc, cr0, cr15, {7}
    4dd4:			; <UNDEFINED> instruction: 0xd1a12800
    4dd8:	svclt	0x0000e770
    4ddc:	muleq	r0, lr, r1
    4de0:			; <UNDEFINED> instruction: 0xfffff243
    4de4:	strdeq	r9, [r0], -lr
    4de8:	strdeq	r9, [r0], -r4
    4dec:			; <UNDEFINED> instruction: 0x000091b4
    4df0:	svcmi	0x00f0e92d
    4df4:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    4df8:	strmi	r8, [r1], r2, lsl #22
    4dfc:			; <UNDEFINED> instruction: 0x46084ad4
    4e00:			; <UNDEFINED> instruction: 0x460d4bd4
    4e04:	addlt	r4, r7, sl, ror r4
    4e08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e0c:			; <UNDEFINED> instruction: 0xf04f9305
    4e10:			; <UNDEFINED> instruction: 0xf7fe0300
    4e14:	stmdacs	r1, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    4e18:			; <UNDEFINED> instruction: 0xf003d95c
    4e1c:	strmi	pc, [r7], -pc, asr #29
    4e20:			; <UNDEFINED> instruction: 0xf7fe6828
    4e24:	strtmi	lr, [r3], -sl, lsr #21
    4e28:	strmi	r2, [r6], -r0, lsl #4
    4e2c:			; <UNDEFINED> instruction: 0x46314638
    4e30:			; <UNDEFINED> instruction: 0xffd6f003
    4e34:			; <UNDEFINED> instruction: 0xf04fb9a8
    4e38:	tstlt	r6, r0, lsl #16
    4e3c:			; <UNDEFINED> instruction: 0xf7fe4630
    4e40:	svccs	0x0000ead2
    4e44:	msrhi	SPSR_x, r0
    4e48:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4e4c:	ldrtmi	r4, [r8], -sp, asr #12
    4e50:	b	ff242e50 <fu_device_get_progress@plt+0xff23f84c>
    4e54:	svceq	0x0000f1b8
    4e58:	strbmi	sp, [r0], -r7, asr #32
    4e5c:	b	ff0c2e5c <fu_device_get_progress@plt+0xff0bf858>
    4e60:			; <UNDEFINED> instruction: 0xf109e043
    4e64:			; <UNDEFINED> instruction: 0xf1090114
    4e68:	strtmi	r0, [r2], -ip
    4e6c:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    4e70:	stmdacs	r0, {r7, r9, sl, lr}
    4e74:			; <UNDEFINED> instruction: 0xf8b9d0df
    4e78:	stmdbcs	r0, {r4, ip}
    4e7c:	rschi	pc, r8, r0, asr #32
    4e80:	strbmi	r4, [r0], -r1, lsr #12
    4e84:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e88:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    4e8c:			; <UNDEFINED> instruction: 0x4621d0d5
    4e90:			; <UNDEFINED> instruction: 0xf0024640
    4e94:	stmdacs	r0, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}
    4e98:			; <UNDEFINED> instruction: 0xf04fd139
    4e9c:	strcs	r0, [r0, #-2304]	; 0xfffff700
    4ea0:	bpl	4406c8 <fu_device_get_progress@plt+0x43d0c4>
    4ea4:	cfmadd32cs	mvax5, mvfx4, mvfx0, mvfx10
    4ea8:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    4eac:			; <UNDEFINED> instruction: 0xf7fe4630
    4eb0:			; <UNDEFINED> instruction: 0x4658ea9a
    4eb4:	b	fe5c2eb4 <fu_device_get_progress@plt+0xfe5bf8b0>
    4eb8:	svceq	0x0000f1ba
    4ebc:	ldrbmi	sp, [r0], -r2
    4ec0:	b	fe442ec0 <fu_device_get_progress@plt+0xfe43f8bc>
    4ec4:	beq	44072c <fu_device_get_progress@plt+0x43d128>
    4ec8:			; <UNDEFINED> instruction: 0xf7feb108
    4ecc:	svccs	0x0000ea8c
    4ed0:			; <UNDEFINED> instruction: 0xe7c2d1bd
    4ed4:	svc	0x00bef7fd
    4ed8:	andcs	r4, r0, #162816	; 0x27c00
    4edc:			; <UNDEFINED> instruction: 0x4691447b
    4ee0:	strmi	r4, [r1], -sp, asr #12
    4ee4:			; <UNDEFINED> instruction: 0xf7fe4620
    4ee8:			; <UNDEFINED> instruction: 0x4648eb5a
    4eec:	svc	0x0064f7fd
    4ef0:	blmi	fe617960 <fu_device_get_progress@plt+0xfe61435c>
    4ef4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4ef8:	blls	15ef68 <fu_device_get_progress@plt+0x15b964>
    4efc:			; <UNDEFINED> instruction: 0xf040405a
    4f00:	strtmi	r8, [r8], -r1, lsr #2
    4f04:	ldc	0, cr11, [sp], #28
    4f08:	pop	{r1, r8, r9, fp, pc}
    4f0c:	bmi	fe528ed4 <fu_device_get_progress@plt+0xfe5258d0>
    4f10:	ldmibmi	r4, {r0, r1, r3, r6, r9, sl, lr}
    4f14:	beq	41058 <fu_device_get_progress@plt+0x3da54>
    4f18:			; <UNDEFINED> instruction: 0x4640447a
    4f1c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    4f20:	andls	sl, r2, #0, 20
    4f24:	svc	0x003af7fd
    4f28:	strbmi	r4, [fp], -pc, lsl #19
    4f2c:	strbmi	r9, [r0], -r2, lsl #20
    4f30:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    4f34:			; <UNDEFINED> instruction: 0xf7fdaa00
    4f38:			; <UNDEFINED> instruction: 0xf7fdef32
    4f3c:	strmi	lr, [r1], -r4, lsr #29
    4f40:			; <UNDEFINED> instruction: 0xf7fd4640
    4f44:	strmi	lr, [r1], r2, asr #29
    4f48:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f4c:	strbmi	r4, [r8], -r1, lsl #12
    4f50:	mrc	7, 5, APSR_nzcv, cr10, cr13, {7}
    4f54:	andpl	pc, r0, #1325400064	; 0x4f000000
    4f58:			; <UNDEFINED> instruction: 0xf7fd2300
    4f5c:	ldmiblt	r8!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4f60:	orrcs	r4, r0, r2, lsl #21
    4f64:	ldrbtmi	r4, [sl], #-2178	; 0xfffff77e
    4f68:			; <UNDEFINED> instruction: 0xf7fe4478
    4f6c:			; <UNDEFINED> instruction: 0xf7fde8e2
    4f70:	strmi	lr, [r1], -sl, lsl #29
    4f74:			; <UNDEFINED> instruction: 0xf7fd4640
    4f78:	strtmi	lr, [r1], -r8, lsr #29
    4f7c:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f80:	addle	r2, sl, r0, lsl #16
    4f84:	strbmi	r4, [r0], -r1, lsr #12
    4f88:	mrc2	7, 0, pc, cr4, cr15, {7}
    4f8c:	addle	r2, r4, r0, lsl #16
    4f90:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f94:	ldrtmi	r4, [r8], -r1, lsl #12
    4f98:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    4f9c:	b	fef42f9c <fu_device_get_progress@plt+0xfef3f998>
    4fa0:	orrcs	r4, r0, r4, ror sl
    4fa4:			; <UNDEFINED> instruction: 0x4603447a
    4fa8:	ldmdami	r3!, {r0, r7, r9, sl, lr}^
    4fac:			; <UNDEFINED> instruction: 0xf7fe4478
    4fb0:	stmdavs	r9!, {r6, r7, fp, sp, lr, pc}^
    4fb4:	strbmi	r2, [r0], -r0, lsl #4
    4fb8:			; <UNDEFINED> instruction: 0xffc2f001
    4fbc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    4fc0:	addhi	pc, ip, r0
    4fc4:			; <UNDEFINED> instruction: 0xf7fe4628
    4fc8:	stmdacs	r2, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    4fcc:			; <UNDEFINED> instruction: 0xf7fed943
    4fd0:	strmi	lr, [r1], -ip, lsl #16
    4fd4:			; <UNDEFINED> instruction: 0xf7fd4638
    4fd8:	stmiavs	r9!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    4fdc:			; <UNDEFINED> instruction: 0xf7fd2200
    4fe0:	andls	lr, r2, r8, lsr #31
    4fe4:	cdp2	0, 6, cr15, cr2, cr4, {0}
    4fe8:	strmi	r9, [r1], -r2, lsl #22
    4fec:			; <UNDEFINED> instruction: 0xf7fd4618
    4ff0:	cdp	14, 0, cr14, cr8, cr12, {3}
    4ff4:	stmdacs	r0, {r4, r9, fp}
    4ff8:	andcs	sp, sl, #1073741841	; 0x40000011
    4ffc:	stmdbge	r4, {r3, r5, r7, fp, sp, lr}
    5000:	b	8c3000 <fu_device_get_progress@plt+0x8bf9fc>
    5004:	strmi	r2, [r2], -r0, lsl #18
    5008:			; <UNDEFINED> instruction: 0xf5b0bf08
    500c:	strmi	r7, [fp], -r0, lsl #31
    5010:	addhi	pc, fp, r0, lsl #1
    5014:	stmdavc	r9, {r2, r8, fp, ip, pc}
    5018:			; <UNDEFINED> instruction: 0xf0402900
    501c:	stmib	sp, {r1, r2, r7, pc}^
    5020:			; <UNDEFINED> instruction: 0xf7fd2302
    5024:	strmi	lr, [r1], -r2, ror #31
    5028:			; <UNDEFINED> instruction: 0xf7fd4638
    502c:	ldmib	sp, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}^
    5030:	strls	r2, [r0], #-770	; 0xfffffcfe
    5034:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5038:			; <UNDEFINED> instruction: 0xf0044605
    503c:			; <UNDEFINED> instruction: 0x4601fe37
    5040:			; <UNDEFINED> instruction: 0xf7fd4628
    5044:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
    5048:	mcr	0, 0, sp, cr8, cr10, {3}
    504c:	ands	r0, sl, r0, lsl sl
    5050:			; <UNDEFINED> instruction: 0xf97af001
    5054:	stmdami	r9, {r2, r4, r8, r9, sl, sp, lr, pc}^
    5058:			; <UNDEFINED> instruction: 0xf7fd4478
    505c:			; <UNDEFINED> instruction: 0xf7fdee28
    5060:	strmi	lr, [r1], -r4, asr #31
    5064:			; <UNDEFINED> instruction: 0xf7fd4638
    5068:			; <UNDEFINED> instruction: 0x4621ee30
    506c:	b	fe74306c <fu_device_get_progress@plt+0xfe73fa68>
    5070:			; <UNDEFINED> instruction: 0xf0044605
    5074:			; <UNDEFINED> instruction: 0x4601fe1b
    5078:			; <UNDEFINED> instruction: 0xf7fd4628
    507c:	cdp	14, 0, cr14, cr8, cr6, {1}
    5080:			; <UNDEFINED> instruction: 0x46050a10
    5084:	mrc	3, 0, fp, cr8, cr8, {0}
    5088:			; <UNDEFINED> instruction: 0x46231a10
    508c:	ldrbmi	r2, [r0], -r1, lsl #4
    5090:	blx	ff6c10b0 <fu_device_get_progress@plt+0xff6bdaac>
    5094:	bicslt	r4, r0, r5, lsl #12
    5098:	ldcl	7, cr15, [r4, #1012]!	; 0x3f4
    509c:	strbmi	r4, [r0], -r1, lsl #12
    50a0:	mrc	7, 0, APSR_nzcv, cr2, cr13, {7}
    50a4:			; <UNDEFINED> instruction: 0xf7fd4621
    50a8:	strmi	lr, [r5], -r2, ror #27
    50ac:			; <UNDEFINED> instruction: 0x4621b178
    50b0:			; <UNDEFINED> instruction: 0xf7ff4640
    50b4:			; <UNDEFINED> instruction: 0x4605fd7f
    50b8:	mnfem	f3, #0.0
    50bc:	strcs	r0, [r1, #-2576]	; 0xfffff5f0
    50c0:			; <UNDEFINED> instruction: 0xff66f004
    50c4:	stmdami	lr!, {r0, r9, sl, lr}
    50c8:			; <UNDEFINED> instruction: 0xf7fd4478
    50cc:	mcrcs	13, 0, lr, cr0, cr0, {7}
    50d0:	mcrge	4, 7, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    50d4:			; <UNDEFINED> instruction: 0xf7fe4658
    50d8:	ldrbt	lr, [r0], r6, lsl #19
    50dc:	stmdavs	r8!, {r1, r3, r9, sp}^
    50e0:			; <UNDEFINED> instruction: 0xf7fea904
    50e4:	stmdbcs	r0, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    50e8:	svclt	0x00084602
    50ec:	svcvc	0x0080f5b0
    50f0:	stmdbls	r4, {r0, r1, r2, r3, r9, ip, lr, pc}
    50f4:	stmdblt	r1!, {r0, r3, fp, ip, sp, lr}^
    50f8:			; <UNDEFINED> instruction: 0x4640b2d1
    50fc:			; <UNDEFINED> instruction: 0xf0014622
    5100:	strmi	pc, [r2], pc, lsr #29
    5104:			; <UNDEFINED> instruction: 0xf47f2800
    5108:			; <UNDEFINED> instruction: 0xe6c8af5d
    510c:			; <UNDEFINED> instruction: 0x463d46b9
    5110:			; <UNDEFINED> instruction: 0xf7fde6a0
    5114:	stmdavs	sp!, {r5, r7, r9, sl, fp, sp, lr, pc}^
    5118:	andcs	r4, r0, #26624	; 0x6800
    511c:	strls	r4, [r0, #-1147]	; 0xfffffb85
    5120:	strtmi	r4, [r0], -r1, lsl #12
    5124:	mrc	7, 3, APSR_nzcv, cr8, cr13, {7}
    5128:			; <UNDEFINED> instruction: 0xf7fde6b9
    512c:	stmiavs	sp!, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    5130:	andcs	r4, r0, #21504	; 0x5400
    5134:	strls	r4, [r0, #-1147]	; 0xfffffb85
    5138:	strtmi	r4, [r0], -r1, lsl #12
    513c:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    5140:	strb	r2, [r4, r0, lsl #10]
    5144:	mcr	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    5148:			; <UNDEFINED> instruction: 0x46354658
    514c:	svclt	0x0000e6bd
    5150:	andeq	fp, r1, ip, lsl #29
    5154:	andeq	r0, r0, r0, ror #6
    5158:	andeq	r9, r0, r0, lsr #1
    515c:	muleq	r1, ip, sp
    5160:			; <UNDEFINED> instruction: 0xfffff055
    5164:	andeq	r9, r0, r0, lsl r0
    5168:	andeq	r9, r0, ip
    516c:	andeq	r9, r0, sl, ror r0
    5170:	andeq	r8, r0, r0, lsl #24
    5174:			; <UNDEFINED> instruction: 0x00008eb0
    5178:			; <UNDEFINED> instruction: 0x00008bbc
    517c:	andeq	r8, r0, r0, ror #31
    5180:	andeq	r8, r0, r8, lsl #29
    5184:	ldrdeq	r8, [r0], -r0
    5188:	ldrdeq	r8, [r0], -ip
    518c:	svcmi	0x00f0e92d
    5190:	bmi	fed169f0 <fu_device_get_progress@plt+0xfed133ec>
    5194:	blmi	fed313b8 <fu_device_get_progress@plt+0xfed2ddb4>
    5198:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    519c:	strmi	r4, [pc], -r8, lsl #12
    51a0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    51a4:			; <UNDEFINED> instruction: 0xf04f9305
    51a8:			; <UNDEFINED> instruction: 0xf7fe0300
    51ac:	stmdacs	r1, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    51b0:			; <UNDEFINED> instruction: 0xf105d97a
    51b4:			; <UNDEFINED> instruction: 0xf1050114
    51b8:	ldrtmi	r0, [r2], -ip
    51bc:	ldc2	7, cr15, [r4], {255}	; 0xff
    51c0:	stmdacs	r0, {r2, r9, sl, lr}
    51c4:	bhi	a793b0 <fu_device_get_progress@plt+0xa75dac>
    51c8:			; <UNDEFINED> instruction: 0xf0402900
    51cc:			; <UNDEFINED> instruction: 0x46318099
    51d0:			; <UNDEFINED> instruction: 0xf7fd4620
    51d4:	strmi	lr, [r0], r8, lsr #29
    51d8:			; <UNDEFINED> instruction: 0xf0002800
    51dc:	ldrtmi	r8, [r1], -lr, lsl #1
    51e0:			; <UNDEFINED> instruction: 0xf0024620
    51e4:	stmdacs	r0, {r0, r1, r3, r7, fp, ip, sp, lr, pc}
    51e8:	addhi	pc, r4, r0
    51ec:			; <UNDEFINED> instruction: 0x462b4a9f
    51f0:			; <UNDEFINED> instruction: 0xf04f499f
    51f4:	ldrbtmi	r0, [sl], #-2304	; 0xfffff700
    51f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    51fc:	stmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5200:			; <UNDEFINED> instruction: 0xf7fd9203
    5204:	ldmibmi	fp, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    5208:	bls	d6abc <fu_device_get_progress@plt+0xd34b8>
    520c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5210:	stmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5214:	stcl	7, cr15, [r2, #1012]	; 0x3f4
    5218:	ldc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    521c:	strtmi	r4, [r0], -r1, lsl #12
    5220:	ldcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    5224:			; <UNDEFINED> instruction: 0xf7fe4605
    5228:	strmi	lr, [r1], -sl, ror #16
    522c:			; <UNDEFINED> instruction: 0xf7fd4628
    5230:			; <UNDEFINED> instruction: 0xf44fed4c
    5234:	movwcs	r5, #512	; 0x200
    5238:	stcl	7, cr15, [r4, #1012]	; 0x3f4
    523c:	rsble	r2, sl, r0, lsl #16
    5240:	andcs	r6, r0, #7929856	; 0x790000
    5244:			; <UNDEFINED> instruction: 0xf0014620
    5248:			; <UNDEFINED> instruction: 0x4682fe7b
    524c:			; <UNDEFINED> instruction: 0xf0002800
    5250:	ldrtmi	r8, [r2], -r2, ror #1
    5254:	ldrbmi	r2, [r0], -r0, lsl #2
    5258:			; <UNDEFINED> instruction: 0xf8e0f006
    525c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    5260:	rscshi	pc, r4, r0
    5264:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    5268:	strtmi	r4, [r0], -r1, lsl #12
    526c:	stc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    5270:			; <UNDEFINED> instruction: 0xf7fd4631
    5274:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    5278:			; <UNDEFINED> instruction: 0xf04fd167
    527c:	strbmi	r0, [sp], -r0, lsl #18
    5280:	strbmi	r4, [r0], -lr, asr #12
    5284:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5288:			; <UNDEFINED> instruction: 0xf7fe4650
    528c:	ldrbmi	lr, [r8], -ip, lsr #17
    5290:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5294:	svceq	0x0000f1b9
    5298:	strbmi	sp, [r8], -r2
    529c:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52a0:			; <UNDEFINED> instruction: 0xf7fe4620
    52a4:	and	lr, sl, r0, lsr #17
    52a8:	ldcl	7, cr15, [r4, #1012]	; 0x3f4
    52ac:	andcs	r4, r0, #116736	; 0x1c800
    52b0:			; <UNDEFINED> instruction: 0x4601447b
    52b4:			; <UNDEFINED> instruction: 0xf7fe4630
    52b8:	strcs	lr, [r0, #-2418]	; 0xfffff68e
    52bc:	strtmi	r4, [r8], -lr, lsr #12
    52c0:	ldcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    52c4:	blmi	1a17c80 <fu_device_get_progress@plt+0x1a1467c>
    52c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    52cc:	blls	15f33c <fu_device_get_progress@plt+0x15bd38>
    52d0:			; <UNDEFINED> instruction: 0xf040405a
    52d4:	ldrtmi	r8, [r0], -r4, asr #1
    52d8:	pop	{r0, r1, r2, ip, sp, pc}
    52dc:			; <UNDEFINED> instruction: 0xf7fd8ff0
    52e0:	ldmdavs	sp!, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    52e4:	andcs	r4, r0, #104448	; 0x19800
    52e8:	strls	r4, [r0, #-1147]	; 0xfffffb85
    52ec:	ldrtmi	r4, [r0], -r1, lsl #12
    52f0:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    52f4:			; <UNDEFINED> instruction: 0xf7fe4640
    52f8:	strcs	lr, [r0, #-2166]	; 0xfffff78a
    52fc:	strb	r4, [pc, lr, lsr #12]
    5300:			; <UNDEFINED> instruction: 0xf822f001
    5304:			; <UNDEFINED> instruction: 0x46204631
    5308:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    530c:	stmdacs	r0, {r7, r9, sl, lr}
    5310:	svcge	0x0065f47f
    5314:	bmi	16ff2e0 <fu_device_get_progress@plt+0x16fbcdc>
    5318:	ldmdami	fp, {r7, r8, sp}^
    531c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5320:	svc	0x0006f7fd
    5324:	stc	7, cr15, [lr], #1012	; 0x3f4
    5328:	strtmi	r4, [r0], -r1, lsl #12
    532c:	stcl	7, cr15, [ip], {253}	; 0xfd
    5330:			; <UNDEFINED> instruction: 0xf7fd4631
    5334:	stmdacs	r0, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    5338:			; <UNDEFINED> instruction: 0x4631d0dc
    533c:			; <UNDEFINED> instruction: 0xf7ff4620
    5340:	stmdacs	r0, {r0, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    5344:	svcge	0x007cf47f
    5348:			; <UNDEFINED> instruction: 0x4631e7d4
    534c:			; <UNDEFINED> instruction: 0xf7ff4620
    5350:	stmdacs	r0, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
    5354:			; <UNDEFINED> instruction: 0xf003d091
    5358:	tstcs	r2, r1, lsr ip	; <UNPREDICTABLE>
    535c:			; <UNDEFINED> instruction: 0xf0034681
    5360:			; <UNDEFINED> instruction: 0xf7fefc9d
    5364:	strmi	lr, [r1], -r6, ror #16
    5368:			; <UNDEFINED> instruction: 0xf7fd4648
    536c:	strmi	lr, [r5], -lr, lsr #25
    5370:			; <UNDEFINED> instruction: 0xf0014620
    5374:	strmi	pc, [r1], -r9, lsl #29
    5378:			; <UNDEFINED> instruction: 0xf7fd4628
    537c:			; <UNDEFINED> instruction: 0xf7feef96
    5380:			; <UNDEFINED> instruction: 0x4601e858
    5384:			; <UNDEFINED> instruction: 0xf7fd4648
    5388:	strmi	lr, [r5], -r0, lsr #25
    538c:			; <UNDEFINED> instruction: 0xf0014620
    5390:	strmi	pc, [r1], -r5, lsr #29
    5394:			; <UNDEFINED> instruction: 0xf7fd4628
    5398:			; <UNDEFINED> instruction: 0xf7fdecf6
    539c:	strmi	lr, [r1], -r6, lsr #28
    53a0:			; <UNDEFINED> instruction: 0xf7fd4648
    53a4:			; <UNDEFINED> instruction: 0x4605ec92
    53a8:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    53ac:	ldrbmi	r4, [r8], -r1, lsl #12
    53b0:	stc	7, cr15, [sl], {253}	; 0xfd
    53b4:	strtmi	r4, [r8], -r1, lsl #12
    53b8:	ldcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    53bc:			; <UNDEFINED> instruction: 0xf7fd6838
    53c0:			; <UNDEFINED> instruction: 0x4632efdc
    53c4:	strmi	r4, [r7], -r1, lsl #12
    53c8:			; <UNDEFINED> instruction: 0xf0034648
    53cc:	strmi	pc, [r6], -r9, ror #28
    53d0:	biclt	r4, r8, r5, lsl #12
    53d4:	mcr	7, 0, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    53d8:	strmi	r2, [r1], -r1, lsl #12
    53dc:			; <UNDEFINED> instruction: 0xf7fd4648
    53e0:			; <UNDEFINED> instruction: 0xf7feec74
    53e4:	bmi	a7f654 <fu_device_get_progress@plt+0xa7c050>
    53e8:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    53ec:	strmi	r4, [r5], -r3, lsl #12
    53f0:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    53f4:	mrc	7, 4, APSR_nzcv, cr12, cr13, {7}
    53f8:			; <UNDEFINED> instruction: 0xf0044658
    53fc:	strmi	pc, [r1], -r9, asr #27
    5400:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    5404:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    5408:			; <UNDEFINED> instruction: 0xf43f2f00
    540c:	shasxmi	sl, r8, sl
    5410:	svc	0x00e8f7fd
    5414:	andcs	lr, sl, #13893632	; 0xd40000
    5418:	stmdbge	r4, {r3, r4, r5, r6, fp, sp, lr}
    541c:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5420:	strmi	r2, [r2], -r0, lsl #18
    5424:			; <UNDEFINED> instruction: 0xf5b0bf08
    5428:			; <UNDEFINED> instruction: 0xf4bf7f80
    542c:	stmdbls	r4, {r3, r4, r6, r8, r9, sl, fp, sp, pc}
    5430:	stmdbcs	r0, {r0, r3, fp, ip, sp, lr}
    5434:	svcge	0x0053f47f
    5438:			; <UNDEFINED> instruction: 0x4620b2d1
    543c:			; <UNDEFINED> instruction: 0xf0014632
    5440:	strmi	pc, [r2], pc, lsl #26
    5444:			; <UNDEFINED> instruction: 0xf47f2800
    5448:	ldrb	sl, [r3, -r4, lsl #30]
    544c:	ldrbmi	r4, [sp], -r0, asr #12
    5450:	svc	0x00c8f7fd
    5454:			; <UNDEFINED> instruction: 0xf7fd4650
    5458:	ldrbmi	lr, [lr], -r6, asr #31
    545c:			; <UNDEFINED> instruction: 0xf7fde720
    5460:	svclt	0x0000ece2
    5464:	strdeq	fp, [r1], -r6
    5468:	andeq	r0, r0, r0, ror #6
    546c:			; <UNDEFINED> instruction: 0xffffed77
    5470:	andeq	r8, r0, r2, lsr sp
    5474:	andeq	r8, r0, lr, lsr #26
    5478:			; <UNDEFINED> instruction: 0x00008db0
    547c:	andeq	fp, r1, r8, asr #19
    5480:	andeq	r8, r0, r4, lsl #26
    5484:	andeq	r8, r0, r4, asr #25
    5488:	andeq	r8, r0, sl, asr #16
    548c:	andeq	r8, r0, sl, ror #20
    5490:	andeq	r8, r0, r6, ror r7
    5494:	andeq	r8, r0, r2, lsr #25
    5498:	ldrbmi	lr, [r0, sp, lsr #18]!
    549c:	addlt	r4, r4, r7, lsl #12
    54a0:	strmi	r4, [sp], -r8, lsl #12
    54a4:			; <UNDEFINED> instruction: 0xf7fe4616
    54a8:	stmdacs	r1, {r2, r3, r5, fp, sp, lr, pc}
    54ac:	strtmi	sp, [r8], -r2, asr #32
    54b0:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54b4:			; <UNDEFINED> instruction: 0xd12a2802
    54b8:			; <UNDEFINED> instruction: 0xf0036868
    54bc:			; <UNDEFINED> instruction: 0x4604fe7d
    54c0:			; <UNDEFINED> instruction: 0xf0002800
    54c4:			; <UNDEFINED> instruction: 0xf10780b8
    54c8:			; <UNDEFINED> instruction: 0xf1070114
    54cc:	ldrtmi	r0, [r2], -ip
    54d0:	blx	fe2c34d4 <fu_device_get_progress@plt+0xfe2bfed0>
    54d4:	tstlt	r8, #135266304	; 0x8100000
    54d8:			; <UNDEFINED> instruction: 0xf7fd4631
    54dc:	strmi	lr, [r2], r4, lsr #26
    54e0:			; <UNDEFINED> instruction: 0xf0002800
    54e4:	ldrtmi	r8, [r1], -sl, lsl #1
    54e8:			; <UNDEFINED> instruction: 0xf0014648
    54ec:	strmi	pc, [r0], r7, lsl #30
    54f0:			; <UNDEFINED> instruction: 0x4650bb50
    54f4:			; <UNDEFINED> instruction: 0xf7fd4644
    54f8:			; <UNDEFINED> instruction: 0x4648ef76
    54fc:	svc	0x0072f7fd
    5500:			; <UNDEFINED> instruction: 0xf7fd4620
    5504:			; <UNDEFINED> instruction: 0x4640ec5a
    5508:	pop	{r2, ip, sp, pc}
    550c:			; <UNDEFINED> instruction: 0xf7fd87f0
    5510:	blmi	1f807a0 <fu_device_get_progress@plt+0x1f7d19c>
    5514:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    5518:	ldrtmi	r4, [r0], -r1, lsl #12
    551c:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5520:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5524:	strtmi	r4, [r0], -r4, asr #12
    5528:	mcrr	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    552c:	andlt	r4, r4, r0, asr #12
    5530:			; <UNDEFINED> instruction: 0x87f0e8bd
    5534:			; <UNDEFINED> instruction: 0x46044975
    5538:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    553c:	stcl	7, cr15, [r2], {253}	; 0xfd
    5540:	subsle	r2, sp, r0, lsl #16
    5544:	ldr	r2, [lr, r2, lsl #8]!
    5548:	bl	fe743544 <fu_device_get_progress@plt+0xfe73ff40>
    554c:	strbmi	r4, [r8], -r1, lsl #12
    5550:	bl	feec354c <fu_device_get_progress@plt+0xfeebff48>
    5554:			; <UNDEFINED> instruction: 0xf7fd4680
    5558:			; <UNDEFINED> instruction: 0x4601eed2
    555c:			; <UNDEFINED> instruction: 0xf7fd4640
    5560:			; <UNDEFINED> instruction: 0xf44febb4
    5564:	movwcs	r5, #512	; 0x200
    5568:	stc	7, cr15, [ip], #-1012	; 0xfffffc0c
    556c:			; <UNDEFINED> instruction: 0xf7fdb990
    5570:	strmi	lr, [r1], -sl, lsl #23
    5574:			; <UNDEFINED> instruction: 0xf7fd4648
    5578:	ldrtmi	lr, [r1], -r8, lsr #23
    557c:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    5580:	stmdacs	r0, {r7, r9, sl, lr}
    5584:			; <UNDEFINED> instruction: 0x4631d0b5
    5588:			; <UNDEFINED> instruction: 0xf7ff4648
    558c:	pkhbtmi	pc, r0, r3, lsl #22	; <UNPREDICTABLE>
    5590:	adcle	r2, lr, r0, lsl #16
    5594:			; <UNDEFINED> instruction: 0xf04f4a5e
    5598:	ldmdbmi	lr, {fp}^
    559c:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
    55a0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    55a4:	stmdahi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    55a8:			; <UNDEFINED> instruction: 0xf7fd9203
    55ac:	ldmdbmi	sl, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    55b0:	bls	d6ea4 <fu_device_get_progress@plt+0xd38a0>
    55b4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    55b8:	stmdahi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    55bc:	bl	ffbc35b8 <fu_device_get_progress@plt+0xffbbffb4>
    55c0:			; <UNDEFINED> instruction: 0x46414632
    55c4:			; <UNDEFINED> instruction: 0xf0024648
    55c8:			; <UNDEFINED> instruction: 0x4607f8b5
    55cc:			; <UNDEFINED> instruction: 0xf0002800
    55d0:			; <UNDEFINED> instruction: 0xf7fd8094
    55d4:			; <UNDEFINED> instruction: 0x4601eb58
    55d8:			; <UNDEFINED> instruction: 0xf7fd4648
    55dc:			; <UNDEFINED> instruction: 0x4631eb76
    55e0:	bl	11435dc <fu_device_get_progress@plt+0x113ffd8>
    55e4:	cmple	r0, r0, lsl #16
    55e8:	strtmi	r2, [r0], r0, lsl #8
    55ec:			; <UNDEFINED> instruction: 0xf7fd4650
    55f0:			; <UNDEFINED> instruction: 0x4638eefa
    55f4:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    55f8:			; <UNDEFINED> instruction: 0x4604e77f
    55fc:	ldrb	r4, [ip, -r0, lsl #13]!
    5600:	stmdavs	r8!, {r1, r2, r6, r8, fp, lr}
    5604:			; <UNDEFINED> instruction: 0xf7fd4479
    5608:	stmdacs	r0, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    560c:	svcge	0x005bf47f
    5610:	stmdavs	r8!, {r0, r1, r6, r8, fp, lr}
    5614:			; <UNDEFINED> instruction: 0xf7fd4479
    5618:	pkhtbmi	lr, r0, r6, asr #24
    561c:			; <UNDEFINED> instruction: 0xf47f2800
    5620:			; <UNDEFINED> instruction: 0xf7fdaf52
    5624:	blmi	100068c <fu_device_get_progress@plt+0xffd088>
    5628:	ldrbtmi	r4, [fp], #-1602	; 0xfffff9be
    562c:	ldrtmi	r4, [r0], -r1, lsl #12
    5630:	svc	0x00b4f7fd
    5634:			; <UNDEFINED> instruction: 0xf7fde774
    5638:			; <UNDEFINED> instruction: 0xf8dfec20
    563c:	strcs	r8, [r1], #-236	; 0xffffff14
    5640:			; <UNDEFINED> instruction: 0x460744f8
    5644:	ldmiblt	fp, {r0, r1, r3, r4, r5, r6, fp, sp, lr}^
    5648:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    564c:	mrrc2	0, 0, pc, ip, cr3	; <UNPREDICTABLE>
    5650:	ldrtmi	r4, [r8], -r1, lsl #12
    5654:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    5658:	mvnsle	r2, r4, lsl #24
    565c:	bl	ffec3658 <fu_device_get_progress@plt+0xffec0054>
    5660:	ldmdavs	ip!, {r1, r3, r5, fp, sp, lr}
    5664:	andls	r4, r0, #50176	; 0xc400
    5668:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    566c:	strmi	r9, [r1], -r1, lsl #8
    5670:			; <UNDEFINED> instruction: 0xf7fd4630
    5674:			; <UNDEFINED> instruction: 0x4638ebd2
    5678:			; <UNDEFINED> instruction: 0xf7fd2101
    567c:	strb	lr, [pc, -lr, lsr #22]
    5680:	ldrtmi	r4, [r8], -r1, asr #12
    5684:	stc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    5688:			; <UNDEFINED> instruction: 0x4631e7de
    568c:			; <UNDEFINED> instruction: 0xf7ff4648
    5690:	stmdacs	r0, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
    5694:	stmdavs	r8!, {r3, r5, r7, ip, lr, pc}
    5698:	mcr	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    569c:	strmi	r4, [r5], -r1, lsr #12
    56a0:			; <UNDEFINED> instruction: 0xf0034638
    56a4:			; <UNDEFINED> instruction: 0x4632fafb
    56a8:	ldrtmi	r4, [r8], -r9, lsr #12
    56ac:	ldc2l	0, cr15, [r8], #12
    56b0:	strmi	r4, [r4], -r0, lsl #13
    56b4:			; <UNDEFINED> instruction: 0xf7fdb1d0
    56b8:			; <UNDEFINED> instruction: 0xf04fec98
    56bc:	strmi	r0, [r1], -r1, lsl #16
    56c0:			; <UNDEFINED> instruction: 0xf7fd4638
    56c4:			; <UNDEFINED> instruction: 0xf7fdeb02
    56c8:	bmi	681370 <fu_device_get_progress@plt+0x67dd6c>
    56cc:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    56d0:	strmi	r4, [r4], -r3, lsl #12
    56d4:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    56d8:	stc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    56dc:			; <UNDEFINED> instruction: 0xf0034638
    56e0:			; <UNDEFINED> instruction: 0x4601fa75
    56e4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    56e8:	b	ff8436e4 <fu_device_get_progress@plt+0xff8400e0>
    56ec:			; <UNDEFINED> instruction: 0xf43f2d00
    56f0:	qsub16mi	sl, r8, sp
    56f4:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    56f8:			; <UNDEFINED> instruction: 0x4650e778
    56fc:			; <UNDEFINED> instruction: 0xf7fd463c
    5700:			; <UNDEFINED> instruction: 0x46b8ee72
    5704:	svclt	0x0000e6f9
    5708:	strdeq	r8, [r0], -r2
    570c:	muleq	r0, r6, fp
    5710:			; <UNDEFINED> instruction: 0xffffe9cf
    5714:	andeq	r8, r0, sl, lsl #19
    5718:	andeq	r8, r0, r6, lsl #19
    571c:	ldrdeq	r8, [r0], -r4
    5720:	andeq	r8, r0, ip, asr #21
    5724:			; <UNDEFINED> instruction: 0x00008abe
    5728:	andeq	r9, r0, r4, lsr fp
    572c:	andeq	r8, r0, r6, asr #15
    5730:	andeq	r8, r0, r6, lsl #15
    5734:	muleq	r0, r2, r4
    5738:			; <UNDEFINED> instruction: 0x000089be
    573c:	blmi	1458084 <fu_device_get_progress@plt+0x1454a80>
    5740:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5744:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    5748:	ldmdavs	fp, {r2, r9, sl, lr}
    574c:			; <UNDEFINED> instruction: 0xf04f9305
    5750:			; <UNDEFINED> instruction: 0xf7fd0300
    5754:			; <UNDEFINED> instruction: 0x4601ed5a
    5758:			; <UNDEFINED> instruction: 0xf7fd4620
    575c:			; <UNDEFINED> instruction: 0xf7fdeab6
    5760:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    5764:			; <UNDEFINED> instruction: 0xf7fdd055
    5768:			; <UNDEFINED> instruction: 0x4601ed50
    576c:			; <UNDEFINED> instruction: 0xf7fd4620
    5770:			; <UNDEFINED> instruction: 0xf7fdeaac
    5774:	strmi	lr, [r3], -r2, ror #27
    5778:	stmdbge	r4, {r3, r4, r7, r8, fp, ip, sp, pc}
    577c:	tstls	r2, r0, lsr #12
    5780:			; <UNDEFINED> instruction: 0xf7fd9304
    5784:	stmdbls	r2, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    5788:	stmdacs	r0, {r0, r2, r9, sl, lr}
    578c:			; <UNDEFINED> instruction: 0x4620d05a
    5790:	ldc2	0, cr15, [r4, #4]!
    5794:	suble	r2, lr, r0, lsl #16
    5798:	tstlt	r8, r4, lsl #16
    579c:	bl	fef43798 <fu_device_get_progress@plt+0xfef40194>
    57a0:	strcs	lr, [r0, #-0]
    57a4:	ldc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    57a8:	strtmi	r4, [r0], -r1, lsl #12
    57ac:	b	fe3437a8 <fu_device_get_progress@plt+0xfe3401a4>
    57b0:	ldc	7, cr15, [r2], #-1012	; 0xfffffc0c
    57b4:			; <UNDEFINED> instruction: 0xf7fd4606
    57b8:	strmi	lr, [r1], -r8, lsr #26
    57bc:			; <UNDEFINED> instruction: 0xf7fd4620
    57c0:			; <UNDEFINED> instruction: 0xf7fdea84
    57c4:	strmi	lr, [r2], -r4, lsl #27
    57c8:	andls	r4, r3, #32, 12	; 0x2000000
    57cc:			; <UNDEFINED> instruction: 0xf9eef001
    57d0:			; <UNDEFINED> instruction: 0xf93af000
    57d4:	strtmi	r4, [r0], -r3, lsl #12
    57d8:			; <UNDEFINED> instruction: 0xf0019302
    57dc:			; <UNDEFINED> instruction: 0xf000fa0f
    57e0:	ldmib	sp, {r0, r7, r8, fp, ip, sp, lr, pc}^
    57e4:	ldrtmi	r3, [r1], -r2, lsl #4
    57e8:	stmdami	r7!, {ip, pc}
    57ec:			; <UNDEFINED> instruction: 0xf7fd4478
    57f0:			; <UNDEFINED> instruction: 0x4604ea9a
    57f4:			; <UNDEFINED> instruction: 0x4628b115
    57f8:	ldcl	7, cr15, [r4, #1012]!	; 0x3f4
    57fc:	blmi	858090 <fu_device_get_progress@plt+0x854a8c>
    5800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5804:	blls	15f874 <fu_device_get_progress@plt+0x15c270>
    5808:	teqle	r6, sl, asr r0
    580c:	andlt	r4, r6, r0, lsr #12
    5810:			; <UNDEFINED> instruction: 0x4620bd70
    5814:	ldc2	0, cr15, [r8], #-4
    5818:	strtmi	r4, [r0], -r1, lsl #12
    581c:			; <UNDEFINED> instruction: 0xf0019102
    5820:	blmi	70499c <fu_device_get_progress@plt+0x701398>
    5824:	ldrbtmi	r9, [fp], #-2306	; 0xfffff6fe
    5828:	ldmdami	sl, {r1, r9, sl, lr}
    582c:			; <UNDEFINED> instruction: 0xf7fd4478
    5830:			; <UNDEFINED> instruction: 0x4604ea7a
    5834:	strmi	lr, [r4], -r2, ror #15
    5838:	stmdacs	r0, {r2, fp, ip, pc}
    583c:			; <UNDEFINED> instruction: 0xf7fdd0da
    5840:	ldrb	lr, [r7, ip, ror #22]
    5844:	stcl	7, cr15, [r0], #1012	; 0x3f4
    5848:	strtmi	r4, [r0], -r1, lsl #12
    584c:	b	f43848 <fu_device_get_progress@plt+0xf40244>
    5850:	bl	ff8c384c <fu_device_get_progress@plt+0xff8c0248>
    5854:			; <UNDEFINED> instruction: 0xf7fd4606
    5858:			; <UNDEFINED> instruction: 0x4601ecd8
    585c:			; <UNDEFINED> instruction: 0xf7fd4620
    5860:			; <UNDEFINED> instruction: 0xf7fdea34
    5864:	blls	140d3c <fu_device_get_progress@plt+0x13d738>
    5868:	ldmvs	fp, {r0, r4, r5, r9, sl, lr}
    586c:	stmdami	sl, {r1, r9, sl, lr}
    5870:			; <UNDEFINED> instruction: 0xf7fd4478
    5874:			; <UNDEFINED> instruction: 0x4604ea58
    5878:			; <UNDEFINED> instruction: 0xf7fde7de
    587c:	svclt	0x0000ead4
    5880:	andeq	fp, r1, r0, asr r5
    5884:	andeq	r0, r0, r0, ror #6
    5888:	andeq	r8, r0, r4, ror #18
    588c:	muleq	r1, r0, r4
    5890:	andeq	r8, r0, r2, lsl r9
    5894:	andeq	r8, r0, r4, lsl r9
    5898:	ldrdeq	r8, [r0], -r0
    589c:			; <UNDEFINED> instruction: 0x4604b570
    58a0:	strmi	r4, [lr], -sp, lsl #16
    58a4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    58a8:	b	438a4 <fu_device_get_progress@plt+0x402a0>
    58ac:			; <UNDEFINED> instruction: 0xf7fd4620
    58b0:	stmdacs	lr, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    58b4:	stcmi	8, cr13, [r9, #-32]	; 0xffffffe0
    58b8:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    58bc:	strtmi	r3, [r8], -r1, lsl #8
    58c0:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58c4:	mvnsle	r2, pc, lsl #24
    58c8:	ldrtmi	r4, [r1], -r5, lsl #16
    58cc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    58d0:			; <UNDEFINED> instruction: 0xf7fd4478
    58d4:	svclt	0x0000b9e9
    58d8:			; <UNDEFINED> instruction: 0x000088be
    58dc:	andeq	r9, r0, r6, ror r5
    58e0:	andeq	r8, r0, r8, ror ip
    58e4:			; <UNDEFINED> instruction: 0x4608b510
    58e8:			; <UNDEFINED> instruction: 0xff28f7ff
    58ec:	andcs	r4, r5, #114688	; 0x1c000
    58f0:			; <UNDEFINED> instruction: 0x46044479
    58f4:			; <UNDEFINED> instruction: 0xf7fd2000
    58f8:	strtmi	lr, [r1], -lr, lsr #20
    58fc:			; <UNDEFINED> instruction: 0xffcef7ff
    5900:	pop	{r5, r9, sl, lr}
    5904:			; <UNDEFINED> instruction: 0xf7fd4010
    5908:	svclt	0x0000ba55
    590c:	andeq	r8, r0, r8, ror r8
    5910:	mvnsmi	lr, sp, lsr #18
    5914:	addlt	r4, r2, r7, lsl #12
    5918:			; <UNDEFINED> instruction: 0xf7fd4610
    591c:			; <UNDEFINED> instruction: 0x4605e99c
    5920:	subsle	r2, r1, r0, lsl #16
    5924:	stcl	7, cr15, [ip, #1012]	; 0x3f4
    5928:			; <UNDEFINED> instruction: 0xf7fd4628
    592c:	stmdavs	r3, {r2, r5, r6, r8, r9, fp, sp, lr, pc}^
    5930:	cmplt	fp, r6, lsl #12
    5934:	ldmdavs	r3!, {sl, sp}
    5938:			; <UNDEFINED> instruction: 0x4628463a
    593c:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    5940:			; <UNDEFINED> instruction: 0xf7ff3401
    5944:	ldmdavs	r3!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    5948:	ldmle	r4!, {r0, r1, r5, r7, r9, lr}^
    594c:	strmi	r2, [r8], -r0, lsl #2
    5950:			; <UNDEFINED> instruction: 0xf7fd460c
    5954:	bmi	7c0174 <fu_device_get_progress@plt+0x7bcb70>
    5958:			; <UNDEFINED> instruction: 0x463b491e
    595c:	strls	r4, [r1], #-1146	; 0xfffffb86
    5960:	strls	r4, [r0], #-1145	; 0xfffffb87
    5964:	strtmi	r4, [r8], -r0, lsl #13
    5968:	b	643964 <fu_device_get_progress@plt+0x640360>
    596c:	ldmdbmi	fp, {r1, r3, r4, r9, fp, lr}
    5970:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
    5974:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5978:	strmi	lr, [r0], #-2509	; 0xfffff633
    597c:	b	3c3978 <fu_device_get_progress@plt+0x3c0374>
    5980:	ldmdbmi	r8, {r0, r1, r2, r4, r9, fp, lr}
    5984:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
    5988:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    598c:	strmi	lr, [r0], #-2509	; 0xfffff633
    5990:	b	14398c <fu_device_get_progress@plt+0x140388>
    5994:	ldmdbmi	r5, {r2, r4, r9, fp, lr}
    5998:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    599c:	strmi	lr, [r0], #-2509	; 0xfffff633
    59a0:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    59a4:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    59a8:			; <UNDEFINED> instruction: 0xf7fd4640
    59ac:			; <UNDEFINED> instruction: 0x4630ec72
    59b0:	stcl	7, cr15, [r8], #1012	; 0x3f4
    59b4:	svceq	0x0000f1b8
    59b8:	strbmi	sp, [r0], -r2
    59bc:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59c0:			; <UNDEFINED> instruction: 0xf7fd4628
    59c4:	andcs	lr, r1, r0, lsl sp
    59c8:	pop	{r1, ip, sp, pc}
    59cc:	svclt	0x000081f0
    59d0:			; <UNDEFINED> instruction: 0xffffff85
    59d4:	andeq	r8, r0, r0, lsl r8
    59d8:	andeq	r0, r0, fp, ror r0
    59dc:	andeq	r8, r0, sl, lsl #16
    59e0:	muleq	r0, r3, r0
    59e4:	andeq	r8, r0, r6, lsl #16
    59e8:			; <UNDEFINED> instruction: 0xffffe5a7
    59ec:	andeq	r8, r0, r0, lsl #16
    59f0:			; <UNDEFINED> instruction: 0x4608b510
    59f4:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    59f8:	andcs	r4, r5, #114688	; 0x1c000
    59fc:			; <UNDEFINED> instruction: 0x46044479
    5a00:			; <UNDEFINED> instruction: 0xf7fd2000
    5a04:	strtmi	lr, [r1], -r8, lsr #19
    5a08:			; <UNDEFINED> instruction: 0xff48f7ff
    5a0c:	pop	{r5, r9, sl, lr}
    5a10:			; <UNDEFINED> instruction: 0xf7fd4010
    5a14:	svclt	0x0000b9cf
    5a18:			; <UNDEFINED> instruction: 0x000087b0
    5a1c:			; <UNDEFINED> instruction: 0x4608b510
    5a20:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5a24:	andcs	r4, r5, #114688	; 0x1c000
    5a28:			; <UNDEFINED> instruction: 0x46044479
    5a2c:			; <UNDEFINED> instruction: 0xf7fd2000
    5a30:			; <UNDEFINED> instruction: 0x4621e992
    5a34:			; <UNDEFINED> instruction: 0xff32f7ff
    5a38:	pop	{r5, r9, sl, lr}
    5a3c:			; <UNDEFINED> instruction: 0xf7fd4010
    5a40:	svclt	0x0000b9b9
    5a44:	andeq	r8, r0, ip, lsl #15
    5a48:	stmdacs	r1, {r3, r5, r7, r8, ip, sp, pc}
    5a4c:	stmdacs	r2, {r0, r3, r4, ip, lr, pc}
    5a50:	stmdacs	r3, {r2, r4, ip, lr, pc}
    5a54:	stmdacs	r4, {r3, r4, ip, lr, pc}
    5a58:	stmdacs	r5, {r0, r3, r4, ip, lr, pc}
    5a5c:	stmdacs	r6, {r1, r3, r4, ip, lr, pc}
    5a60:	stmdacs	r7, {r0, r1, r3, r4, ip, lr, pc}
    5a64:	stmdacs	r8, {r0, r1, r2, r3, r4, ip, lr, pc}
    5a68:	stmdacs	r9, {r5, ip, lr, pc}
    5a6c:	stmdacs	sl, {r0, r5, ip, lr, pc}
    5a70:	andcs	sp, r0, r6, lsl r0
    5a74:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    5a78:			; <UNDEFINED> instruction: 0x47704478
    5a7c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    5a80:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    5a84:			; <UNDEFINED> instruction: 0x47704478
    5a88:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    5a8c:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    5a90:			; <UNDEFINED> instruction: 0x47704478
    5a94:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    5a98:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    5a9c:			; <UNDEFINED> instruction: 0x47704478
    5aa0:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    5aa4:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    5aa8:			; <UNDEFINED> instruction: 0x47704478
    5aac:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    5ab0:	stmdami	fp, {r4, r5, r6, r8, r9, sl, lr}
    5ab4:			; <UNDEFINED> instruction: 0x47704478
    5ab8:	andeq	r8, r0, r4, lsl #23
    5abc:	muleq	r0, r2, fp
    5ac0:	andeq	r8, r0, r0, lsl #23
    5ac4:	andeq	r8, r0, lr, lsl #23
    5ac8:	muleq	r0, r8, fp
    5acc:	muleq	r0, lr, fp
    5ad0:	andeq	r8, r0, r8, lsr #23
    5ad4:	ldrdeq	r8, [r0], -r2
    5ad8:			; <UNDEFINED> instruction: 0x00008bb0
    5adc:	andeq	r8, r0, r6, lsr fp
    5ae0:			; <UNDEFINED> instruction: 0x00008bb0
    5ae4:	stmdacs	r1, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
    5ae8:	stmdacs	r2, {r0, r1, r5, ip, lr, pc}
    5aec:	stmdacs	r3, {r1, r2, r3, r4, ip, lr, pc}
    5af0:	stmdacs	r4, {r1, r5, ip, lr, pc}
    5af4:	stmdacs	r5, {r0, r1, r5, ip, lr, pc}
    5af8:	stmdacs	r6, {r2, r5, ip, lr, pc}
    5afc:	stmdacs	r7, {r0, r2, r5, ip, lr, pc}
    5b00:	stmdacs	r8, {r0, r3, r5, ip, lr, pc}
    5b04:	stmdacs	r9, {r1, r3, r5, ip, lr, pc}
    5b08:	stmdacs	sl, {r0, r1, r3, r5, ip, lr, pc}
    5b0c:	stmdacs	fp, {r2, r3, r5, ip, lr, pc}
    5b10:	stmdacs	ip, {r1, r2, r3, r4, ip, lr, pc}
    5b14:	stmdacs	sp, {r0, r1, r3, r5, ip, lr, pc}
    5b18:	stmdacs	lr, {r0, r1, r2, r3, r5, ip, lr, pc}
    5b1c:	stmdacs	pc, {r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
    5b20:	andcs	sp, r0, r8, lsr #32
    5b24:	ldmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    5b28:			; <UNDEFINED> instruction: 0x47704478
    5b2c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    5b30:	ldmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
    5b34:			; <UNDEFINED> instruction: 0x47704478
    5b38:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    5b3c:	ldmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
    5b40:			; <UNDEFINED> instruction: 0x47704478
    5b44:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    5b48:	ldmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
    5b4c:			; <UNDEFINED> instruction: 0x47704478
    5b50:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    5b54:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    5b58:			; <UNDEFINED> instruction: 0x47704478
    5b5c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    5b60:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    5b64:			; <UNDEFINED> instruction: 0x47704478
    5b68:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    5b6c:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    5b70:			; <UNDEFINED> instruction: 0x47704478
    5b74:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    5b78:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
    5b7c:			; <UNDEFINED> instruction: 0x47704478
    5b80:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    5b84:	svclt	0x00004770
    5b88:	andeq	r8, r0, r0, ror #22
    5b8c:	andeq	r8, r0, sl, ror #22
    5b90:	andeq	r8, r0, r8, asr fp
    5b94:	andeq	r8, r0, r6, ror #22
    5b98:	andeq	r8, r0, ip, ror #22
    5b9c:	andeq	r8, r0, r2, ror fp
    5ba0:	andeq	r8, r0, ip, ror fp
    5ba4:	andeq	r8, r0, lr, lsr #23
    5ba8:	andeq	r8, r0, r8, ror fp
    5bac:	andeq	r8, r0, lr, ror fp
    5bb0:	andeq	r8, r0, r4, lsl #23
    5bb4:	andeq	r8, r0, sl, lsl #23
    5bb8:	muleq	r0, ip, fp
    5bbc:	andeq	r8, r0, sl, lsr #23
    5bc0:	andeq	r8, r0, r4, lsl #22
    5bc4:	muleq	r0, r2, fp
    5bc8:	svcvc	0x0080f5b0
    5bcc:			; <UNDEFINED> instruction: 0xf5b0d00b
    5bd0:	andsle	r7, r1, r8, lsl #31
    5bd4:	svcvc	0x008df5b0
    5bd8:			; <UNDEFINED> instruction: 0xf64fd008
    5bdc:	addsmi	r7, r8, #67108864	; 0x4000000
    5be0:	andcs	sp, r0, r7
    5be4:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
    5be8:			; <UNDEFINED> instruction: 0x47704478
    5bec:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    5bf0:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
    5bf4:			; <UNDEFINED> instruction: 0x47704478
    5bf8:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    5bfc:	svclt	0x00004770
    5c00:	andeq	r8, r0, ip, asr #22
    5c04:	andeq	r8, r0, sl, asr #22
    5c08:	andeq	r8, r0, ip, asr #22
    5c0c:	andeq	r8, r0, r6, lsr fp
    5c10:	blmi	9584a8 <fu_device_get_progress@plt+0x954ea4>
    5c14:	push	{r1, r3, r4, r5, r6, sl, lr}
    5c18:	strdlt	r4, [r2], r0
    5c1c:	strmi	r6, [r4], -r6, asr #16
    5c20:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c24:			; <UNDEFINED> instruction: 0xf04f9301
    5c28:	cmplt	lr, r0, lsl #6
    5c2c:	strtmi	r2, [lr], -r0, lsl #10
    5c30:			; <UNDEFINED> instruction: 0xf8536823
    5c34:	strcc	r0, [r1, #-37]	; 0xffffffdb
    5c38:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c3c:	adcmi	r6, fp, #6488064	; 0x630000
    5c40:	ldmle	r5!, {r1, r2, sl, lr}^
    5c44:			; <UNDEFINED> instruction: 0xf7fd4630
    5c48:	stmdavs	r3!, {r2, r3, r4, r6, fp, sp, lr, pc}^
    5c4c:			; <UNDEFINED> instruction: 0xb1bb4682
    5c50:	strbtmi	r2, [r9], r0, lsl #10
    5c54:	strtmi	r4, [r8], pc, lsr #12
    5c58:	strbmi	r6, [r9], -r3, lsr #16
    5c5c:	andhi	pc, r0, sp, asr #17
    5c60:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    5c64:	stc	7, cr15, [r2], {253}	; 0xfd
    5c68:	strmi	r9, [r1], -r0, lsl #20
    5c6c:	bl	2b20fc <fu_device_get_progress@plt+0x2aeaf8>
    5c70:	ldrmi	r0, [r7], #-7
    5c74:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c78:	strcc	r6, [r1, #-2147]	; 0xfffff79d
    5c7c:	stmiale	fp!, {r0, r1, r3, r5, r7, r9, lr}^
    5c80:			; <UNDEFINED> instruction: 0x46504631
    5c84:	b	ffc43c80 <fu_device_get_progress@plt+0xffc4067c>
    5c88:	blmi	1d84b0 <fu_device_get_progress@plt+0x1d4eac>
    5c8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5c90:	blls	5fd00 <fu_device_get_progress@plt+0x5c6fc>
    5c94:	qaddle	r4, sl, r2
    5c98:	pop	{r1, ip, sp, pc}
    5c9c:			; <UNDEFINED> instruction: 0xf7fd87f0
    5ca0:	svclt	0x0000e8c2
    5ca4:	andeq	fp, r1, ip, ror r0
    5ca8:	andeq	r0, r0, r0, ror #6
    5cac:	andeq	fp, r1, r4
    5cb0:	addlt	fp, r4, r0, lsl r5
    5cb4:	b	fea43cb0 <fu_device_get_progress@plt+0xfea406ac>
    5cb8:	stmdami	pc, {r2, r9, sl, lr}	; <UNPREDICTABLE>
    5cbc:			; <UNDEFINED> instruction: 0xf7fd4478
    5cc0:	blmi	3bfdd8 <fu_device_get_progress@plt+0x3bc7d4>
    5cc4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    5cc8:	andcc	lr, r1, #3358720	; 0x334000
    5ccc:			; <UNDEFINED> instruction: 0xf44f4b0c
    5cd0:	ldrbtmi	r7, [fp], #-690	; 0xfffffd4e
    5cd4:	strtmi	r4, [r0], -r1, lsl #12
    5cd8:	strls	r2, [r0], #-1036	; 0xfffffbf4
    5cdc:	b	fe6c3cd8 <fu_device_get_progress@plt+0xfe6c06d4>
    5ce0:			; <UNDEFINED> instruction: 0x46042134
    5ce4:	ldm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ce8:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    5cec:	strtmi	r4, [r0], -r2, lsl #12
    5cf0:	andlt	r6, r4, sl, lsl r0
    5cf4:	svclt	0x0000bd10
    5cf8:	muleq	r0, r0, sl
    5cfc:	andeq	r0, r0, pc, lsr r0
    5d00:	andeq	r0, r0, fp, asr #1
    5d04:	andeq	fp, r1, lr, lsl r3
    5d08:	ldrblt	r4, [r0, #-2337]!	; 0xfffff6df
    5d0c:	blmi	856ef8 <fu_device_get_progress@plt+0x8538f4>
    5d10:	stmdavs	ip, {r0, r2, r9, sl, lr}
    5d14:	rscscc	pc, pc, pc, asr #32
    5d18:	ldrbtmi	r4, [fp], #-2591	; 0xfffff5e1
    5d1c:	tstcs	r0, ip, lsr #8
    5d20:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp}^
    5d24:			; <UNDEFINED> instruction: 0xf8841101
    5d28:	eorvs	r6, r0, #40	; 0x28
    5d2c:	ldmpl	r8, {r5, r7, sl, pc}
    5d30:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d34:	bicspl	pc, ip, #64, 4
    5d38:	movtcs	r6, #803	; 0x323
    5d3c:	rscvs	r8, r0, r3, ror #9
    5d40:	svc	0x00a0f7fc
    5d44:	strtmi	r4, [r8], -r1, lsl #12
    5d48:	svc	0x00bef7fc
    5d4c:			; <UNDEFINED> instruction: 0xf7fd4604
    5d50:			; <UNDEFINED> instruction: 0x4601ead6
    5d54:			; <UNDEFINED> instruction: 0xf7fc4620
    5d58:	ldmdbmi	r0, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    5d5c:			; <UNDEFINED> instruction: 0xf7fd4479
    5d60:			; <UNDEFINED> instruction: 0xf7fcec00
    5d64:			; <UNDEFINED> instruction: 0x4601ef90
    5d68:			; <UNDEFINED> instruction: 0xf7fc4628
    5d6c:	andcs	lr, r2, #696	; 0x2b8
    5d70:			; <UNDEFINED> instruction: 0xf7fd2300
    5d74:			; <UNDEFINED> instruction: 0xf7fce966
    5d78:	strmi	lr, [r1], -r6, lsl #31
    5d7c:			; <UNDEFINED> instruction: 0xf7fc4628
    5d80:	pop	{r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    5d84:	vqadd.s8	q10, q1, q8
    5d88:			; <UNDEFINED> instruction: 0xf7fd7110
    5d8c:	svclt	0x0000b88d
    5d90:	strdeq	fp, [r1], -ip
    5d94:	andeq	sl, r1, r6, ror pc
    5d98:	andeq	r0, r0, r4, ror #6
    5d9c:	strdeq	r8, [r0], -ip
    5da0:	addlt	fp, r2, r0, ror r5
    5da4:			; <UNDEFINED> instruction: 0xf7fd4605
    5da8:	stmdbmi	r2!, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    5dac:	stmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    5db0:	blcs	1ded8 <fu_device_get_progress@plt+0x1a8d4>
    5db4:	cmpcs	r0, r9, lsr r1
    5db8:			; <UNDEFINED> instruction: 0xf7fd4628
    5dbc:	strmi	lr, [r6], -sl, ror #21
    5dc0:			; <UNDEFINED> instruction: 0xf7fc9001
    5dc4:	strmi	lr, [r1], -r0, ror #30
    5dc8:			; <UNDEFINED> instruction: 0xf7fd4628
    5dcc:	strmi	lr, [r4], -r2, ror #21
    5dd0:			; <UNDEFINED> instruction: 0xf7fd9001
    5dd4:			; <UNDEFINED> instruction: 0x4601ea1a
    5dd8:			; <UNDEFINED> instruction: 0xf7fd4628
    5ddc:	ldmdbmi	r6, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    5de0:	blmi	5d8640 <fu_device_get_progress@plt+0x5d503c>
    5de4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5de8:	addne	pc, r8, r4, asr #17
    5dec:	ldrbtmi	r6, [fp], #-1570	; 0xfffff9de
    5df0:	ssatvs	r4, #4, r4, lsl #26
    5df4:	ldrbtmi	r4, [sp], #-2324	; 0xfffff6ec
    5df8:	blmi	558650 <fu_device_get_progress@plt+0x55504c>
    5dfc:			; <UNDEFINED> instruction: 0x66654479
    5e00:			; <UNDEFINED> instruction: 0x6721447a
    5e04:	uxtabvs	r4, r2, fp, ror #8
    5e08:	addscc	pc, ip, r4, asr #17
    5e0c:	ldmdbmi	r2, {r0, r4, r8, sl, fp, lr}
    5e10:	ldrbtmi	r4, [sp], #-2578	; 0xfffff5ee
    5e14:	ldrbtmi	r4, [r9], #-2834	; 0xfffff4ee
    5e18:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    5e1c:	teqpl	sl, r0, asr #19
    5e20:	rscscs	pc, r0, r0, asr #17
    5e24:			; <UNDEFINED> instruction: 0xb00261b3
    5e28:			; <UNDEFINED> instruction: 0x4628bd70
    5e2c:	b	ffbc3e28 <fu_device_get_progress@plt+0xffbc0824>
    5e30:	svclt	0x0000e7c1
    5e34:	andeq	fp, r1, ip, asr r2
    5e38:	muleq	r0, r5, r3
    5e3c:	andeq	r0, r0, r3, lsl r2
    5e40:	muleq	r0, fp, r8
    5e44:	andeq	r2, r0, r7, lsl #8
    5e48:	andeq	r2, r0, r9, asr r2
    5e4c:	strheq	r2, [r0], -sp
    5e50:	muleq	r0, sp, r0
    5e54:	andeq	r0, r0, pc, asr pc
    5e58:	muleq	r0, fp, r1
    5e5c:	andeq	r0, r0, r9, lsr #12
    5e60:	andeq	r0, r0, fp, asr r1
    5e64:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    5e68:	strmi	r6, [r3], #-2075	; 0xfffff7e5
    5e6c:	addmi	r6, sl, #5898240	; 0x5a0000
    5e70:	stmdbcs	r1, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    5e74:			; <UNDEFINED> instruction: 0x4605b570
    5e78:	subsvs	r4, r9, ip, lsl #12
    5e7c:			; <UNDEFINED> instruction: 0xf7fcd917
    5e80:	strmi	lr, [r1], -r2, lsl #30
    5e84:			; <UNDEFINED> instruction: 0xf7fc4628
    5e88:			; <UNDEFINED> instruction: 0xf44fef20
    5e8c:	movwcs	r5, #512	; 0x200
    5e90:	ldm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e94:	tstle	lr, r5, lsl #24
    5e98:	mrc	7, 7, APSR_nzcv, cr4, cr12, {7}
    5e9c:	strtmi	r4, [r8], -r1, lsl #12
    5ea0:	svc	0x0012f7fc
    5ea4:	pop	{r0, r5, r9, sl, lr}
    5ea8:			; <UNDEFINED> instruction: 0xf7fd4070
    5eac:			; <UNDEFINED> instruction: 0xf7fcb867
    5eb0:	strmi	lr, [r1], -sl, ror #29
    5eb4:			; <UNDEFINED> instruction: 0xf7fc4628
    5eb8:	strmi	lr, [r4], -r8, lsl #30
    5ebc:	b	7c3eb8 <fu_device_get_progress@plt+0x7c08b4>
    5ec0:	strtmi	r4, [r0], -r1, lsl #12
    5ec4:	svc	0x0000f7fc
    5ec8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5ecc:	andpl	pc, r0, #1325400064	; 0x4f000000
    5ed0:			; <UNDEFINED> instruction: 0xf7fd2300
    5ed4:			; <UNDEFINED> instruction: 0x2c09b97f
    5ed8:			; <UNDEFINED> instruction: 0xf7fcd10a
    5edc:			; <UNDEFINED> instruction: 0x4601eed4
    5ee0:			; <UNDEFINED> instruction: 0xf7fc4628
    5ee4:	pop	{r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    5ee8:	tstcs	r6, r0, ror r0
    5eec:	stmdalt	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ef0:			; <UNDEFINED> instruction: 0x4770bd70
    5ef4:	andeq	fp, r1, r2, lsr #3
    5ef8:			; <UNDEFINED> instruction: 0x4615b538
    5efc:			; <UNDEFINED> instruction: 0xf7fc460c
    5f00:	strmi	lr, [r1], -r2, asr #29
    5f04:			; <UNDEFINED> instruction: 0xf7fc4628
    5f08:	strtmi	lr, [r1], -r0, ror #29
    5f0c:	ldrhtmi	lr, [r8], -sp
    5f10:	ldmdalt	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f14:			; <UNDEFINED> instruction: 0x4615b538
    5f18:			; <UNDEFINED> instruction: 0xf7fc460c
    5f1c:			; <UNDEFINED> instruction: 0x4601eeb4
    5f20:			; <UNDEFINED> instruction: 0xf7fc4628
    5f24:			; <UNDEFINED> instruction: 0x4621eed2
    5f28:	ldrhtmi	lr, [r8], -sp
    5f2c:	blt	ff843f28 <fu_device_get_progress@plt+0xff840924>
    5f30:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    5f34:	svchi	0x005bf3bf
    5f38:	addlt	r4, r2, r8, ror r4
    5f3c:	vtbl.8	d6, {d31}, d3
    5f40:	movwls	r8, #8027	; 0x1f5b
    5f44:			; <UNDEFINED> instruction: 0xb1239b01
    5f48:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    5f4c:	mullt	r2, r8, r8
    5f50:			; <UNDEFINED> instruction: 0xf100bd10
    5f54:	strtmi	r0, [r0], -r8, lsl #8
    5f58:	svc	0x00c0f7fc
    5f5c:	rscsle	r2, r3, r0, lsl #16
    5f60:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    5f64:	strtmi	r4, [r0], -r1, lsl #12
    5f68:	b	fe343f64 <fu_device_get_progress@plt+0xfe340960>
    5f6c:	svclt	0x0000e7ec
    5f70:	ldrdeq	fp, [r1], -r0
    5f74:	strheq	fp, [r1], -lr
    5f78:			; <UNDEFINED> instruction: 0x4604b570
    5f7c:			; <UNDEFINED> instruction: 0xffd8f7ff
    5f80:	ldrbtmi	r4, [lr], #-3595	; 0xfffff1f5
    5f84:	strtmi	r4, [r0], -r1, lsl #12
    5f88:	mrc	7, 4, APSR_nzcv, cr14, cr12, {7}
    5f8c:	strmi	r6, [r5], #-2101	; 0xfffff7cb
    5f90:			; <UNDEFINED> instruction: 0xf7fc69a8
    5f94:	stmiavs	r8!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}^
    5f98:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f9c:	cmpcs	r0, r0, ror r8
    5fa0:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5fa4:	strtmi	r6, [r0], -r3, lsl #19
    5fa8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5fac:	svclt	0x00004718
    5fb0:	andeq	fp, r1, r6, lsl #1
    5fb4:			; <UNDEFINED> instruction: 0x4604b538
    5fb8:			; <UNDEFINED> instruction: 0xffbaf7ff
    5fbc:	strtmi	r4, [r0], -r1, lsl #12
    5fc0:	mcr	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5fc4:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    5fc8:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    5fcc:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5fd0:	strtmi	r4, [r0], -r1, lsl #12
    5fd4:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    5fd8:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5fdc:	stmdblt	fp, {r0, r1, r3, r5, r6, r8, fp, sp, lr}
    5fe0:	ldclt	0, cr2, [r8, #-4]!
    5fe4:			; <UNDEFINED> instruction: 0xf8952300
    5fe8:	ldrmi	r1, [sl], -r8, lsr #32
    5fec:	svc	0x0002f7fc
    5ff0:	andcs	r2, r1, r0, lsl #6
    5ff4:	ldflts	f6, [r8, #-428]!	; 0xfffffe54
    5ff8:	andeq	fp, r1, r2, asr #32
    5ffc:	mvnsmi	lr, #737280	; 0xb4000
    6000:	ldrmi	fp, [r5], -r3, lsl #1
    6004:	strmi	r4, [r4], -lr, lsl #12
    6008:			; <UNDEFINED> instruction: 0xff92f7ff
    600c:	strtmi	r4, [r0], -r1, lsl #12
    6010:	mrc	7, 2, APSR_nzcv, cr10, cr12, {7}
    6014:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    6018:	strmi	r6, [r4], #-2076	; 0xfffff7e4
    601c:			; <UNDEFINED> instruction: 0xf7ff6860
    6020:	bmi	1245474 <fu_device_get_progress@plt+0x1241e70>
    6024:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    6028:	strtmi	r4, [r8], -r3, lsl #12
    602c:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6030:			; <UNDEFINED> instruction: 0xf7ff68a0
    6034:	bmi	1145598 <fu_device_get_progress@plt+0x1141f94>
    6038:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    603c:	strtmi	r4, [r8], -r3, lsl #12
    6040:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6044:	stmdbvs	r3!, {r0, r6, r9, fp, lr}
    6048:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    604c:			; <UNDEFINED> instruction: 0xf7fd4628
    6050:	bmi	1000348 <fu_device_get_progress@plt+0xffcd44>
    6054:	ldrtmi	r6, [r1], -r3, ror #18
    6058:			; <UNDEFINED> instruction: 0x4628447a
    605c:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6060:			; <UNDEFINED> instruction: 0xb12b69a3
    6064:			; <UNDEFINED> instruction: 0x46314a3b
    6068:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    606c:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6070:	smlatbcs	r0, r0, fp, r8
    6074:			; <UNDEFINED> instruction: 0xf04f4a38
    6078:	strcs	r0, [r0, -r0, lsl #18]
    607c:	smlabteq	r0, sp, r9, lr
    6080:			; <UNDEFINED> instruction: 0x4631447a
    6084:			; <UNDEFINED> instruction: 0xf7fc4628
    6088:			; <UNDEFINED> instruction: 0xf8b4edec
    608c:	bmi	ce610c <fu_device_get_progress@plt+0xce2b08>
    6090:			; <UNDEFINED> instruction: 0x46284631
    6094:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6098:			; <UNDEFINED> instruction: 0xf7fc447a
    609c:			; <UNDEFINED> instruction: 0xf8b4ede2
    60a0:	bmi	be6128 <fu_device_get_progress@plt+0xbe2b24>
    60a4:			; <UNDEFINED> instruction: 0x46284631
    60a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    60ac:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    60b0:			; <UNDEFINED> instruction: 0xf7fc8900
    60b4:			; <UNDEFINED> instruction: 0xf8b4edd6
    60b8:	bmi	aa6148 <fu_device_get_progress@plt+0xaa2b44>
    60bc:			; <UNDEFINED> instruction: 0x46284631
    60c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    60c4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    60c8:			; <UNDEFINED> instruction: 0xf7fc8900
    60cc:			; <UNDEFINED> instruction: 0xf8b4edca
    60d0:	bmi	966168 <fu_device_get_progress@plt+0x962b64>
    60d4:			; <UNDEFINED> instruction: 0x46284631
    60d8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    60dc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    60e0:			; <UNDEFINED> instruction: 0xf7fc8900
    60e4:			; <UNDEFINED> instruction: 0xf8b4edbe
    60e8:	bmi	826188 <fu_device_get_progress@plt+0x822b84>
    60ec:			; <UNDEFINED> instruction: 0x46284631
    60f0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    60f4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    60f8:			; <UNDEFINED> instruction: 0xf7fc8900
    60fc:			; <UNDEFINED> instruction: 0xf894edb2
    6100:	bmi	6e61a8 <fu_device_get_progress@plt+0x6e2ba4>
    6104:			; <UNDEFINED> instruction: 0x46284631
    6108:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    610c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    6110:			; <UNDEFINED> instruction: 0xf7fc8900
    6114:	bvs	ff9017b4 <fu_device_get_progress@plt+0xff8fe1b0>
    6118:			; <UNDEFINED> instruction: 0x46314a16
    611c:	strls	r4, [r1, -r8, lsr #12]
    6120:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    6124:	ldc	7, cr15, [ip, #1008]	; 0x3f0
    6128:	bmi	4e0dbc <fu_device_get_progress@plt+0x4dd7b8>
    612c:			; <UNDEFINED> instruction: 0x46284631
    6130:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
    6134:			; <UNDEFINED> instruction: 0xf7fc9300
    6138:	mullt	r3, r4, sp
    613c:	mvnshi	lr, #12386304	; 0xbd0000
    6140:	strdeq	sl, [r1], -r2
    6144:	andeq	r8, r0, r6, asr #14
    6148:	andeq	r8, r0, sl, lsr r7
    614c:	andeq	r8, r0, r2, lsr r7
    6150:	andeq	r8, r0, ip, lsr r7
    6154:	andeq	r8, r0, lr, lsr r7
    6158:	andeq	r8, r0, r8, lsr #15
    615c:	andeq	r8, r0, r8, lsl r7
    6160:	andeq	r8, r0, r4, lsl r7
    6164:	andeq	r8, r0, r8, lsl #14
    6168:	strdeq	r8, [r0], -ip
    616c:	strdeq	r8, [r0], -r4
    6170:	andeq	r8, r0, ip, ror #13
    6174:	andeq	r8, r0, r2, ror #13
    6178:	andeq	r8, r0, r2, ror #13
    617c:	mvnsmi	lr, sp, lsr #18
    6180:	strmi	r4, [lr], -r4, lsl #12
    6184:			; <UNDEFINED> instruction: 0x4615461f
    6188:	mrc2	7, 6, pc, cr2, cr15, {7}
    618c:	strtmi	r4, [r0], -r1, lsl #12
    6190:	ldc	7, cr15, [sl, #1008]	; 0x3f0
    6194:	stmdbmi	sl!, {r0, r3, r5, sl, fp, lr}
    6198:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    619c:	strmi	r6, [r0], r3, lsr #16
    61a0:	ldrmi	r4, [r8], #1584	; 0x630
    61a4:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61a8:			; <UNDEFINED> instruction: 0x4604b990
    61ac:	strtmi	fp, [r8], -r5, lsr #2
    61b0:	svc	0x00f8f7fc
    61b4:	eorle	r2, sp, r4, lsl #16
    61b8:	svc	0x0090f7fc
    61bc:	eorcs	r4, r3, #33792	; 0x8400
    61c0:			; <UNDEFINED> instruction: 0x4601447b
    61c4:			; <UNDEFINED> instruction: 0xf7fd4638
    61c8:	strtmi	lr, [r0], -sl, ror #19
    61cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    61d0:			; <UNDEFINED> instruction: 0x4630491d
    61d4:			; <UNDEFINED> instruction: 0xf7fd4479
    61d8:			; <UNDEFINED> instruction: 0x4604e856
    61dc:	strtmi	fp, [r8], -r8, ror #18
    61e0:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61e4:	svclt	0x00082900
    61e8:	svccc	0x00fff1b0
    61ec:	strcs	sp, [r1], #-539	; 0xfffffde5
    61f0:	eorseq	pc, r0, r8, asr #17
    61f4:	pop	{r5, r9, sl, lr}
    61f8:			; <UNDEFINED> instruction: 0xf7fc81f0
    61fc:	blmi	501fc4 <fu_device_get_progress@plt+0x4fe9c0>
    6200:	strcs	r2, [r0], #-527	; 0xfffffdf1
    6204:			; <UNDEFINED> instruction: 0x4601447b
    6208:			; <UNDEFINED> instruction: 0xf7fd4638
    620c:	strtmi	lr, [r0], -r8, asr #19
    6210:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6214:	strcs	r4, [r1], #-1576	; 0xfffff9d8
    6218:	svc	0x0048f7fc
    621c:	andseq	pc, lr, r8, lsr #17
    6220:	pop	{r5, r9, sl, lr}
    6224:			; <UNDEFINED> instruction: 0xf7fc81f0
    6228:	blmi	281f98 <fu_device_get_progress@plt+0x27e994>
    622c:	ldrbtmi	r2, [fp], #-547	; 0xfffffddd
    6230:	ldrtmi	r4, [r8], -r1, lsl #12
    6234:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6238:	svclt	0x0000e7c7
    623c:	andeq	sl, r1, r0, ror lr
    6240:	andeq	r8, r0, r6, lsl #13
    6244:	andeq	r8, r0, r0, ror r6
    6248:	andeq	r8, r0, r0, ror r6
    624c:	andeq	r8, r0, r4, ror #12
    6250:	andeq	r8, r0, r6, lsr #12
    6254:			; <UNDEFINED> instruction: 0x4604b538
    6258:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    625c:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    6260:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    6264:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    6268:	tstlt	r3, r1, lsl #12
    626c:	addsmi	r6, r8, #1769472	; 0x1b0000
    6270:	strtmi	sp, [r0], -r3
    6274:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6278:	stfhip	f3, [r8], #32
    627c:	bmi	1b5764 <fu_device_get_progress@plt+0x1b2160>
    6280:	stmdami	r7, {r1, r2, r8, fp, lr}
    6284:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6288:			; <UNDEFINED> instruction: 0xf7fc4478
    628c:			; <UNDEFINED> instruction: 0xf64feea8
    6290:	ldclt	0, cr7, [r8, #-1020]!	; 0xfffffc04
    6294:	andeq	sl, r1, lr, lsr #27
    6298:	strdeq	r8, [r0], -ip
    629c:	andeq	r8, r0, lr, lsr #30
    62a0:	andeq	r7, r0, r0, ror #17
    62a4:			; <UNDEFINED> instruction: 0x4604b538
    62a8:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    62ac:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    62b0:	mrc2	7, 1, pc, cr14, cr15, {7}
    62b4:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    62b8:	tstlt	r3, r1, lsl #12
    62bc:	addsmi	r6, r8, #1769472	; 0x1b0000
    62c0:	strtmi	sp, [r0], -r3
    62c4:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    62c8:	blhi	fea326f0 <fu_device_get_progress@plt+0xfea2f0ec>
    62cc:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    62d0:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    62d4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    62d8:	ldrbtmi	r3, [r8], #-288	; 0xfffffee0
    62dc:	mrc	7, 3, APSR_nzcv, cr14, cr12, {7}
    62e0:	rscsvc	pc, pc, pc, asr #12
    62e4:	svclt	0x0000bd38
    62e8:	andeq	sl, r1, lr, asr sp
    62ec:	andeq	r8, r0, r0, ror #29
    62f0:	andeq	r8, r0, sl, lsr #11
    62f4:	andeq	r7, r0, lr, lsl #17
    62f8:			; <UNDEFINED> instruction: 0x4604b538
    62fc:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    6300:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    6304:	mrc2	7, 0, pc, cr4, cr15, {7}
    6308:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    630c:	tstlt	r3, r1, lsl #12
    6310:	addsmi	r6, r8, #1769472	; 0x1b0000
    6314:	strtmi	sp, [r0], -r3
    6318:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    631c:	bvs	ffa32744 <fu_device_get_progress@plt+0xffa2f140>
    6320:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    6324:	stmdami	r7, {r1, r2, r9, fp, lr}
    6328:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    632c:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
    6330:	mrc	7, 2, APSR_nzcv, cr4, cr12, {7}
    6334:	ldclt	0, cr2, [r8, #-0]
    6338:	andeq	sl, r1, sl, lsl #26
    633c:	andeq	r8, r0, ip, lsl #29
    6340:	andeq	r8, r0, r6, asr r5
    6344:	andeq	r7, r0, sl, lsr r8
    6348:	ldrblt	r4, [r0, #-2832]!	; 0xfffff4f0
    634c:			; <UNDEFINED> instruction: 0x4604447b
    6350:	ldmdavs	sp, {r1, r2, r3, r9, sl, lr}
    6354:			; <UNDEFINED> instruction: 0xf7ff4405
    6358:	cmplt	ip, fp, ror #27	; <UNPREDICTABLE>
    635c:	strmi	r6, [r1], -r3, lsr #16
    6360:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6364:	mulle	r3, r8, r2
    6368:			; <UNDEFINED> instruction: 0xf7fd4620
    636c:	tstlt	r8, r8, asr #16
    6370:	cfldrdlt	mvd8, [r0, #-952]!	; 0xfffffc48
    6374:	bmi	1d8794 <fu_device_get_progress@plt+0x1d5190>
    6378:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    637c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6380:	cmpcc	r8, sl, ror r4
    6384:			; <UNDEFINED> instruction: 0xf7fc4478
    6388:	svclt	0x0000be27
    638c:			; <UNDEFINED> instruction: 0x0001acbc
    6390:	andeq	r8, r0, sl, lsr lr
    6394:	andeq	r8, r0, r0, lsl #10
    6398:	andeq	r7, r0, r4, ror #15
    639c:			; <UNDEFINED> instruction: 0x4604b538
    63a0:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    63a4:			; <UNDEFINED> instruction: 0xf7ff681d
    63a8:	msrlt	SPSR_fs, r3, asr #27
    63ac:	strmi	r6, [r1], -r3, lsr #16
    63b0:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    63b4:	mulle	r3, r8, r2
    63b8:			; <UNDEFINED> instruction: 0xf7fd4620
    63bc:	tstlt	r8, r0, lsr #16
    63c0:	vmul.f<illegal width 8>	<illegal reg q10.5>, q0, d0[4]
    63c4:	ldclt	0, cr0, [r8, #-256]!	; 0xffffff00
    63c8:	bmi	1d87e8 <fu_device_get_progress@plt+0x1d51e4>
    63cc:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    63d0:	cmncc	r8, sl, ror r4
    63d4:			; <UNDEFINED> instruction: 0xf7fc4478
    63d8:	andcs	lr, r0, r2, lsl #28
    63dc:	svclt	0x0000bd38
    63e0:	andeq	sl, r1, r6, ror #24
    63e4:	andeq	r8, r0, r6, ror #27
    63e8:			; <UNDEFINED> instruction: 0x000084b0
    63ec:	muleq	r0, r4, r7
    63f0:			; <UNDEFINED> instruction: 0x4604b538
    63f4:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    63f8:			; <UNDEFINED> instruction: 0xf7ff681d
    63fc:	msrlt	SPSR_fs, r9	; <illegal shifter operand>
    6400:	strmi	r6, [r1], -r3, lsr #16
    6404:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6408:	mulle	r3, r8, r2
    640c:			; <UNDEFINED> instruction: 0xf7fc4620
    6410:			; <UNDEFINED> instruction: 0xb118eff6
    6414:			; <UNDEFINED> instruction: 0xf0005960
    6418:	ldclt	0, cr0, [r8, #-4]!
    641c:	bmi	1d883c <fu_device_get_progress@plt+0x1d5238>
    6420:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    6424:	orrscc	r4, r0, sl, ror r4
    6428:			; <UNDEFINED> instruction: 0xf7fc4478
    642c:	ldrdcs	lr, [r0], -r8
    6430:	svclt	0x0000bd38
    6434:	andeq	sl, r1, r2, lsl ip
    6438:	muleq	r0, r2, sp
    643c:	andeq	r8, r0, ip, asr r4
    6440:	andeq	r7, r0, r0, asr #14
    6444:	svcmi	0x00f0e92d
    6448:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    644c:	strmi	r8, [lr], -r8, lsl #22
    6450:	ldrbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6454:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6458:	mcr	4, 0, r4, cr10, cr10, {3}
    645c:	addlt	r1, fp, r0, lsl sl
    6460:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6464:			; <UNDEFINED> instruction: 0xf04f9309
    6468:			; <UNDEFINED> instruction: 0xf7ff0300
    646c:	strmi	pc, [r1], -r1, ror #26
    6470:			; <UNDEFINED> instruction: 0xf7fc4640
    6474:	strmi	lr, [r5], -sl, lsr #24
    6478:	mcr	7, 6, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    647c:	strbmi	r4, [r0], -r1, lsl #12
    6480:	stc	7, cr15, [r2], #-1008	; 0xfffffc10
    6484:	svc	0x000af7fc
    6488:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    648c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    6490:	cdp	4, 0, cr9, cr10, cr3, {0}
    6494:			; <UNDEFINED> instruction: 0xf7fc0a90
    6498:			; <UNDEFINED> instruction: 0x4601eeb8
    649c:			; <UNDEFINED> instruction: 0xf7fc4628
    64a0:			; <UNDEFINED> instruction: 0xf7fcec14
    64a4:			; <UNDEFINED> instruction: 0x4631eefc
    64a8:	beq	441cd0 <fu_device_get_progress@plt+0x43e6cc>
    64ac:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64b0:			; <UNDEFINED> instruction: 0xf0002800
    64b4:	stmdbne	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, pc}
    64b8:	smlabbcs	r0, r1, r6, r4
    64bc:			; <UNDEFINED> instruction: 0xf7fc68e0
    64c0:			; <UNDEFINED> instruction: 0xf8d9ed80
    64c4:	blcs	124dc <fu_device_get_progress@plt+0xeed8>
    64c8:	cmphi	r9, r0	; <UNPREDICTABLE>
    64cc:	strcs	pc, [r8, #2271]	; 0x8df
    64d0:	bhi	441d04 <fu_device_get_progress@plt+0x43e700>
    64d4:	strcc	pc, [r4, #2271]	; 0x8df
    64d8:	ldrbtmi	r4, [sl], #-1736	; 0xfffff938
    64dc:	mcr	4, 0, r4, cr9, cr11, {3}
    64e0:			; <UNDEFINED> instruction: 0xf8df2a10
    64e4:	cfrshl64	mvdx8, mvdx12, r2
    64e8:	movwcs	r3, #2704	; 0xa90
    64ec:			; <UNDEFINED> instruction: 0x469a447a
    64f0:	bcs	fe441d1c <fu_device_get_progress@plt+0xfe43e718>
    64f4:	stmdals	r2, {r4, sp, lr, pc}
    64f8:	svc	0x000cf7fc
    64fc:			; <UNDEFINED> instruction: 0xf00028fe
    6500:	stmdals	r4, {r2, r4, r5, r8, pc}
    6504:			; <UNDEFINED> instruction: 0xf7fcb108
    6508:			; <UNDEFINED> instruction: 0xf8d8ed08
    650c:			; <UNDEFINED> instruction: 0xf10a3004
    6510:	ldrmi	r0, [sl, #2561]	; 0xa01
    6514:	teqhi	r0, r0, lsl #1	; <UNPREDICTABLE>
    6518:	ldrdcc	pc, [r0], -r8
    651c:	andls	r2, r4, #0, 4
    6520:	eorcc	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    6524:			; <UNDEFINED> instruction: 0xf7fc9302
    6528:	strmi	lr, [r1], -lr, lsr #23
    652c:			; <UNDEFINED> instruction: 0xf7fc4628
    6530:	vnmla.f64	d14, d24, d12
    6534:			; <UNDEFINED> instruction: 0xf7fc1a90
    6538:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
    653c:	stmdals	r2, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
    6540:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    6544:			; <UNDEFINED> instruction: 0xf7fc4607
    6548:	stmdacs	r0, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    654c:	sbcshi	pc, sl, r0, asr #32
    6550:			; <UNDEFINED> instruction: 0xf0436823
    6554:	eorvs	r0, r3, r3, lsl #6
    6558:	vmlscs.f64	d8, d16, d22
    655c:	sbcshi	pc, r0, r0, asr #32
    6560:			; <UNDEFINED> instruction: 0xf0268ba6
    6564:	addslt	r0, fp, #16, 6	; 0x40000000
    6568:	svcvc	0x0080f5b3
    656c:	adcshi	pc, r1, r0
    6570:	movwvc	pc, #5711	; 0x164f	; <UNPREDICTABLE>
    6574:			; <UNDEFINED> instruction: 0xf000429e
    6578:			; <UNDEFINED> instruction: 0xf5b681bf
    657c:			; <UNDEFINED> instruction: 0xf0007f8d
    6580:	vrhadd.s8	q12, q8, q2
    6584:	addsmi	r1, lr, #67108864	; 0x4000000
    6588:			; <UNDEFINED> instruction: 0x81a6f000
    658c:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    6590:			; <UNDEFINED> instruction: 0xf8df4633
    6594:			; <UNDEFINED> instruction: 0x211004d4
    6598:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    659c:	stcl	7, cr15, [r8, #1008]	; 0x3f0
    65a0:	orrvc	pc, r8, #1325400064	; 0x4f000000
    65a4:			; <UNDEFINED> instruction: 0xf7fc83a3
    65a8:	strmi	lr, [r1], -lr, ror #22
    65ac:			; <UNDEFINED> instruction: 0xf7fc4628
    65b0:	vnmls.f64	d14, d25, d12
    65b4:			; <UNDEFINED> instruction: 0xf7fc1a10
    65b8:	stclhi	13, cr14, [r3], #832	; 0x340
    65bc:	rscsvc	pc, pc, #82837504	; 0x4f00000
    65c0:			; <UNDEFINED> instruction: 0xd0564293
    65c4:	rsble	r2, r3, r0, lsl #22
    65c8:	strtcs	pc, [r0], #2271	; 0x8df
    65cc:			; <UNDEFINED> instruction: 0xf8df2180
    65d0:	ldrbtmi	r0, [sl], #-1184	; 0xfffffb60
    65d4:			; <UNDEFINED> instruction: 0xf7fc4478
    65d8:	blhi	fe901c90 <fu_device_get_progress@plt+0xfe8fe68c>
    65dc:	svcvc	0x008df5b3
    65e0:			; <UNDEFINED> instruction: 0xf64fd063
    65e4:	addsmi	r7, r3, #268435456	; 0x10000000
    65e8:			; <UNDEFINED> instruction: 0xf004d06f
    65ec:	strmi	pc, [r6], -r1, asr #19
    65f0:	ldrtmi	r4, [r0], -r9, lsr #12
    65f4:	blx	84260e <fu_device_get_progress@plt+0x83f00a>
    65f8:			; <UNDEFINED> instruction: 0xf7fc9802
    65fc:			; <UNDEFINED> instruction: 0x4601ee74
    6600:			; <UNDEFINED> instruction: 0xf0044630
    6604:	stmdals	r2, {r0, r4, r7, sl, fp, ip, sp, lr, pc}
    6608:	svc	0x00eef7fc
    660c:	ldrtmi	r4, [r0], -r1, lsl #12
    6610:	ldc2	0, cr15, [r2], {4}
    6614:			; <UNDEFINED> instruction: 0xf7fc9802
    6618:	ldrtmi	lr, [r1], -r4, lsr #24
    661c:	eoreq	pc, r8, r4, lsl #17
    6620:			; <UNDEFINED> instruction: 0xf7fc68e0
    6624:			; <UNDEFINED> instruction: 0xf7fcecc8
    6628:	strmi	lr, [r1], -lr, lsr #22
    662c:			; <UNDEFINED> instruction: 0xf7fc4628
    6630:	vnmla.f64	d14, d9, d12
    6634:			; <UNDEFINED> instruction: 0xf7fc1a90
    6638:	strmi	lr, [r6], -r8, lsl #22
    663c:	teqle	r8, r0, lsl #16
    6640:			; <UNDEFINED> instruction: 0xf7fc9802
    6644:	stmdacs	r1, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
    6648:	cmphi	r1, r0	; <UNPREDICTABLE>
    664c:			; <UNDEFINED> instruction: 0xf7fc9802
    6650:	stmdacs	r2, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    6654:	stmdals	r2, {r2, r4, r5, ip, lr, pc}
    6658:	bl	844650 <fu_device_get_progress@plt+0x84104c>
    665c:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    6660:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
    6664:			; <UNDEFINED> instruction: 0xf8df4603
    6668:	ldrbtmi	r0, [r8], #-1040	; 0xfffffbf0
    666c:	stcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    6670:			; <UNDEFINED> instruction: 0xf8dfe747
    6674:	vst3.8	{d18-d20}, [pc], r8
    6678:			; <UNDEFINED> instruction: 0xf8df6380
    667c:	orrcs	r0, r0, r4, lsl #8
    6680:	ldrbtmi	r8, [sl], #-1251	; 0xfffffb1d
    6684:			; <UNDEFINED> instruction: 0xf7fc4478
    6688:	stclhi	13, cr14, [r3], #336	; 0x150
    668c:	orrsle	r2, fp, r0, lsl #22
    6690:			; <UNDEFINED> instruction: 0x21104afc
    6694:	ldrbtmi	r4, [sl], #-2300	; 0xfffff704
    6698:			; <UNDEFINED> instruction: 0xf7fc4478
    669c:	movtcs	lr, #3402	; 0xd4a
    66a0:	blhi	fe8e7a34 <fu_device_get_progress@plt+0xfe8e4430>
    66a4:	svcvc	0x008df5b3
    66a8:			; <UNDEFINED> instruction: 0xf005d19b
    66ac:	strmi	pc, [r6], -r3, lsr #30
    66b0:	bmi	ffdc0530 <fu_device_get_progress@plt+0xffdbcf2c>
    66b4:	ldmmi	r6!, {r7, r8, sp}^
    66b8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    66bc:	ldc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    66c0:	strtmi	r2, [r8], -r2, lsl #2
    66c4:	blx	ff3c46ca <fu_device_get_progress@plt+0xff3c10c6>
    66c8:			; <UNDEFINED> instruction: 0xf006e71b
    66cc:			; <UNDEFINED> instruction: 0x4606feb9
    66d0:	bmi	ffc40510 <fu_device_get_progress@plt+0xffc3cf0c>
    66d4:	ldmmi	r0!, {r7, r8, sp}^
    66d8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    66dc:	stc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    66e0:			; <UNDEFINED> instruction: 0xf5b38ba3
    66e4:			; <UNDEFINED> instruction: 0xf47f7f8d
    66e8:			; <UNDEFINED> instruction: 0xf7fcaf5e
    66ec:	strmi	lr, [r1], -ip, asr #21
    66f0:			; <UNDEFINED> instruction: 0xf7fc4628
    66f4:	stmibmi	r9!, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    66f8:			; <UNDEFINED> instruction: 0xf7fc4479
    66fc:	ldrb	lr, [ip, -lr, lsr #26]
    6700:	str	r8, [lr, -r6, lsr #7]!
    6704:	vmlsge.f64	d4, d22, d22
    6708:	stmdbge	r5, {r3, r4, r5, r9, sl, lr}
    670c:	andcs	r4, r0, #2063597568	; 0x7b000000
    6710:			; <UNDEFINED> instruction: 0xf8d36072
    6714:	andls	fp, r6, #0
    6718:			; <UNDEFINED> instruction: 0xf7fc7232
    671c:	blls	1823c4 <fu_device_get_progress@plt+0x17edc0>
    6720:	stmdbeq	fp, {r0, r2, r8, r9, fp, sp, lr, pc}
    6724:	blcs	24ef2c <fu_device_get_progress@plt+0x24b928>
    6728:	rsbsle	r4, r8, r7, lsl #12
    672c:	blcs	1fc8f0 <fu_device_get_progress@plt+0x1f92ec>
    6730:	rscshi	pc, r3, r0, asr #32
    6734:			; <UNDEFINED> instruction: 0x21104adb
    6738:	ldrbtmi	r4, [sl], #-2267	; 0xfffff725
    673c:			; <UNDEFINED> instruction: 0xf7fc4478
    6740:	bls	181b28 <fu_device_get_progress@plt+0x17e524>
    6744:	movwcs	r4, #38457	; 0x9639
    6748:			; <UNDEFINED> instruction: 0xf7fc4630
    674c:			; <UNDEFINED> instruction: 0xf89dece6
    6750:	bls	1d27c0 <fu_device_get_progress@plt+0x1cf1bc>
    6754:	orrvc	pc, r8, pc, asr #8
    6758:	andsne	pc, ip, r9, lsr #17
    675c:	andcs	pc, pc, #134217731	; 0x8000003
    6760:	eorcs	pc, r6, r9, lsr #17
    6764:	andcc	pc, fp, r5, asr #16
    6768:	stmdals	r2, {r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    676c:	mcr	7, 3, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    6770:			; <UNDEFINED> instruction: 0xf43f2801
    6774:	strb	sl, [r4], r4, ror #29
    6778:	cfmsub32	mvax6, mvfx4, mvfx11, mvfx1
    677c:	stmdavs	r3!, {r4, r9, fp, pc}^
    6780:	cmnle	r8, r0, lsl #22
    6784:	beq	441fec <fu_device_get_progress@plt+0x43e9e8>
    6788:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    678c:	cfmv32am	mvfx8, mvax8
    6790:			; <UNDEFINED> instruction: 0xf7fc0a10
    6794:	strthi	lr, [r0], #-3170	; 0xfffff39e
    6798:	beq	442000 <fu_device_get_progress@plt+0x43e9fc>
    679c:	ldc	7, cr15, [ip, #1008]	; 0x3f0
    67a0:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, sp, lr}^
    67a4:	cfcvt32dcs	mvd8, mvfx0
    67a8:			; <UNDEFINED> instruction: 0xf7fcd065
    67ac:	strmi	lr, [r1], -ip, ror #20
    67b0:			; <UNDEFINED> instruction: 0xf7fc4628
    67b4:	ldmibmi	sp!, {r1, r3, r7, r9, fp, sp, lr, pc}
    67b8:			; <UNDEFINED> instruction: 0xf7fc4479
    67bc:	stmdacs	r0, {r1, r2, r6, r9, fp, sp, lr, pc}
    67c0:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    67c4:			; <UNDEFINED> instruction: 0xf7fc4648
    67c8:			; <UNDEFINED> instruction: 0x4628edde
    67cc:	mrc2	7, 0, pc, cr0, cr15, {7}
    67d0:			; <UNDEFINED> instruction: 0xf0002800
    67d4:			; <UNDEFINED> instruction: 0xf7fc80f1
    67d8:			; <UNDEFINED> instruction: 0x4601ea56
    67dc:			; <UNDEFINED> instruction: 0xf7fc4640
    67e0:	ldmibmi	r3!, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    67e4:			; <UNDEFINED> instruction: 0xf7fc4479
    67e8:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
    67ec:	sbcshi	pc, ip, r0, asr #32
    67f0:	bmi	fec0e7fc <fu_device_get_progress@plt+0xfec0b1f8>
    67f4:	ldrbtmi	r4, [sl], #-2966	; 0xfffff46a
    67f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    67fc:	subsmi	r9, sl, r9, lsl #22
    6800:	msrhi	CPSR_c, r0, asr #32
    6804:	ldc	0, cr11, [sp], #44	; 0x2c
    6808:	pop	{r3, r8, r9, fp, pc}
    680c:	bmi	feaaa7d4 <fu_device_get_progress@plt+0xfeaa71d0>
    6810:	stmiami	sl!, {r0, r3, r8, r9, fp, ip, sp}
    6814:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    6818:			; <UNDEFINED> instruction: 0xf7fc4478
    681c:	bvc	f01a4c <fu_device_get_progress@plt+0xefe448>
    6820:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    6824:	eorsvc	ip, r3, r3, lsl #12
    6828:			; <UNDEFINED> instruction: 0x201ff8bd
    682c:			; <UNDEFINED> instruction: 0xf5b29b07
    6830:			; <UNDEFINED> instruction: 0xf3c37f8d
    6834:			; <UNDEFINED> instruction: 0xf8a9230f
    6838:			; <UNDEFINED> instruction: 0xf8a9201c
    683c:			; <UNDEFINED> instruction: 0xf89d3026
    6840:	orrle	r3, pc, sl, lsl r0	; <UNPREDICTABLE>
    6844:	svclt	0x0044061a
    6848:	addpl	pc, r0, #1325400064	; 0x4f000000
    684c:	eorcs	pc, r6, r9, lsr #17
    6850:	andcc	pc, fp, r5, asr #16
    6854:			; <UNDEFINED> instruction: 0xf7fce680
    6858:			; <UNDEFINED> instruction: 0x4601ea16
    685c:			; <UNDEFINED> instruction: 0xf7fc4628
    6860:	ldmibmi	r7, {r2, r4, r5, r9, fp, sp, lr, pc}
    6864:			; <UNDEFINED> instruction: 0xf7fc4479
    6868:	stmdacs	r0, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
    686c:	stmiavs	r3!, {r1, r3, r7, r8, ip, lr, pc}^
    6870:	mcrcs	8, 0, r6, cr0, cr14, {2}
    6874:			; <UNDEFINED> instruction: 0xf7fcd199
    6878:	strmi	lr, [r1], -r6, lsl #20
    687c:			; <UNDEFINED> instruction: 0xf7fc4628
    6880:	ldmibmi	r0, {r2, r5, r9, fp, sp, lr, pc}
    6884:			; <UNDEFINED> instruction: 0xf7fc4479
    6888:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr, pc}
    688c:	adcshi	pc, r5, r0, asr #32
    6890:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, sp, lr}^
    6894:	orrle	r2, r8, r0, lsl #22
    6898:	b	ff744890 <fu_device_get_progress@plt+0xff74128c>
    689c:	andcs	r4, sl, #141312	; 0x22800
    68a0:			; <UNDEFINED> instruction: 0x4601447b
    68a4:	beq	442114 <fu_device_get_progress@plt+0x43eb10>
    68a8:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    68ac:			; <UNDEFINED> instruction: 0xf7fc4648
    68b0:	cdp	13, 1, cr14, cr10, cr10, {3}
    68b4:			; <UNDEFINED> instruction: 0xf7fc0a90
    68b8:	andls	lr, r2, sl, lsr #23
    68bc:	beq	fe44212c <fu_device_get_progress@plt+0xfe43eb28>
    68c0:	bl	ff2c48b8 <fu_device_get_progress@plt+0xff2c12b4>
    68c4:	bls	98ed0 <fu_device_get_progress@plt+0x958cc>
    68c8:			; <UNDEFINED> instruction: 0x46034479
    68cc:	beq	44213c <fu_device_get_progress@plt+0x43eb38>
    68d0:	mrrc	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    68d4:	str	r2, [ip, r0]
    68d8:	orrcs	r4, r0, sp, ror sl
    68dc:	ldrbtmi	r4, [sl], #-2173	; 0xfffff783
    68e0:			; <UNDEFINED> instruction: 0xf7fc4478
    68e4:			; <UNDEFINED> instruction: 0xf44fec26
    68e8:			; <UNDEFINED> instruction: 0x83a37388
    68ec:			; <UNDEFINED> instruction: 0x4631e65b
    68f0:			; <UNDEFINED> instruction: 0xf7ff4628
    68f4:			; <UNDEFINED> instruction: 0xe604fab7
    68f8:	orrcs	r4, r0, r7, ror sl
    68fc:	ldrbtmi	r4, [sl], #-2167	; 0xfffff789
    6900:			; <UNDEFINED> instruction: 0xf7fc4478
    6904:			; <UNDEFINED> instruction: 0x83a6ec16
    6908:	bmi	1d80244 <fu_device_get_progress@plt+0x1d7cc40>
    690c:	ldmdami	r5!, {r7, r8, sp}^
    6910:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    6914:	stc	7, cr15, [ip], {252}	; 0xfc
    6918:	ldrmi	lr, [r0], -r2, ror #13
    691c:	b	feb44914 <fu_device_get_progress@plt+0xfeb41310>
    6920:	strmi	r9, [r1], r5, lsl #22
    6924:	ldmdbmi	r0!, {r0, r1, r4, r7, r8, ip, sp, pc}^
    6928:	blcc	2d4c <g_intern_static_string@plt+0x4>
    692c:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
    6930:	ldrbmi	r4, [lr], -ip, lsl #12
    6934:			; <UNDEFINED> instruction: 0xf81b4621
    6938:	strbmi	r2, [r8], -r1, lsl #30
    693c:	bl	4c4934 <fu_device_get_progress@plt+0x4c1330>
    6940:	blls	154150 <fu_device_get_progress@plt+0x150b4c>
    6944:	adcsmi	r1, r3, #251904	; 0x3d800
    6948:	stcls	8, cr13, [r2], {243}	; 0xf3
    694c:	ldrdne	pc, [r4], -r9
    6950:	cmple	sp, r0, lsl #18
    6954:	bl	ff0c494c <fu_device_get_progress@plt+0xff0c1348>
    6958:	ldrdvc	pc, [r0], -r9
    695c:	eorcs	r9, r3, #5, 28	; 0x50
    6960:	strls	r4, [r1, -r2, ror #22]
    6964:			; <UNDEFINED> instruction: 0x9600447b
    6968:	stmdage	r4, {r0, r9, sl, lr}
    696c:	b	1544964 <fu_device_get_progress@plt+0x1541360>
    6970:	strbmi	r2, [r8], -r1, lsl #2
    6974:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6978:	beq	4421e0 <fu_device_get_progress@plt+0x43ebdc>
    697c:	bl	11c4974 <fu_device_get_progress@plt+0x11c1370>
    6980:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
    6984:	movwls	r0, #10768	; 0x2a10
    6988:	bl	19c4980 <fu_device_get_progress@plt+0x19c137c>
    698c:	tstcs	r0, r4, lsl #28
    6990:	blls	992f4 <fu_device_get_progress@plt+0x95cf0>
    6994:	ldrbtmi	r6, [sl], #-2230	; 0xfffff74a
    6998:	ldmdami	r6, {r0, r1, r2, r9, sl, lr}^
    699c:	strvc	lr, [r0], -sp, asr #19
    69a0:			; <UNDEFINED> instruction: 0xf7fc4478
    69a4:	str	lr, [ip, #3014]!	; 0xbc6
    69a8:	addvs	pc, r0, r9, asr #4
    69ac:	addseq	pc, r8, r0, asr #5
    69b0:	ldcl	7, cr15, [ip, #-1008]	; 0xfffffc10
    69b4:	ldr	r2, [ip, -r1]
    69b8:	beq	fe442228 <fu_device_get_progress@plt+0xfe43ec24>
    69bc:	bl	9c49b4 <fu_device_get_progress@plt+0x9c13b0>
    69c0:	cdp	0, 1, cr9, cr10, cr2, {0}
    69c4:			; <UNDEFINED> instruction: 0xf7fc0a90
    69c8:	bmi	13016f0 <fu_device_get_progress@plt+0x12fe0ec>
    69cc:	tstcs	r0, r2, lsl #22
    69d0:	andls	r4, r0, sl, ror r4
    69d4:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    69d8:	bl	feac49d0 <fu_device_get_progress@plt+0xfeac13cc>
    69dc:	bls	1005d0 <fu_device_get_progress@plt+0xfcfcc>
    69e0:	stmiapl	fp!, {r3, r6, r9, sl, lr}
    69e4:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    69e8:			; <UNDEFINED> instruction: 0xf7fc50ab
    69ec:	strbt	lr, [ip], ip, asr #25
    69f0:	strbmi	r3, [r8], -r1, lsl #18
    69f4:	bl	fe1449ec <fu_device_get_progress@plt+0xfe1413e8>
    69f8:	bmi	10808b0 <fu_device_get_progress@plt+0x107d2ac>
    69fc:	stmdami	r1, {r7, r8, sp}^
    6a00:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    6a04:	bl	fe5449fc <fu_device_get_progress@plt+0xfe5413f8>
    6a08:			; <UNDEFINED> instruction: 0x46284631
    6a0c:	blx	ac4a10 <fu_device_get_progress@plt+0xac140c>
    6a10:	mrc	3, 0, r2, cr8, cr15, {7}
    6a14:			; <UNDEFINED> instruction: 0xf8840a10
    6a18:			; <UNDEFINED> instruction: 0xf7fc3028
    6a1c:			; <UNDEFINED> instruction: 0x4603eaf8
    6a20:	beq	442288 <fu_device_get_progress@plt+0x43ec84>
    6a24:			; <UNDEFINED> instruction: 0xf7fc8463
    6a28:			; <UNDEFINED> instruction: 0x4603eb18
    6a2c:	beq	442294 <fu_device_get_progress@plt+0x43ec90>
    6a30:			; <UNDEFINED> instruction: 0xf7fc8423
    6a34:	bls	101b84 <fu_device_get_progress@plt+0xfe580>
    6a38:	strthi	r2, [r0], #771	; 0x303
    6a3c:	adcpl	r4, fp, r8, asr #12
    6a40:	stc	7, cr15, [r0], #1008	; 0x3f0
    6a44:			; <UNDEFINED> instruction: 0xf7fce6c1
    6a48:	svclt	0x0000e9ee
    6a4c:	andeq	sl, r1, r8, lsr r8
    6a50:	andeq	r0, r0, r0, ror #6
    6a54:	andeq	sl, r1, ip, ror fp
    6a58:	ldrdeq	r8, [r0], -lr
    6a5c:			; <UNDEFINED> instruction: 0x000083bc
    6a60:	muleq	r0, ip, r5
    6a64:	andeq	r8, r0, r8, lsr r4
    6a68:	andeq	r7, r0, lr, asr #11
    6a6c:	andeq	r8, r0, r2, ror #8
    6a70:	muleq	r0, r4, r5
    6a74:	andeq	r8, r0, r6, asr r4
    6a78:	strdeq	r7, [r0], -lr
    6a7c:	andeq	r8, r0, sl, lsl #7
    6a80:	andeq	r7, r0, r4, ror #9
    6a84:	andeq	r8, r0, r6, asr #7
    6a88:	ldrdeq	r7, [r0], -r0
    6a8c:	andeq	r8, r0, r0, ror #7
    6a90:	andeq	r7, r0, lr, lsr #9
    6a94:			; <UNDEFINED> instruction: 0x000082b8
    6a98:	andeq	r7, r0, lr, lsl #9
    6a9c:	andeq	r8, r0, r4, lsl #6
    6aa0:	strdeq	sl, [r1], -ip
    6aa4:	muleq	r0, sl, r1
    6aa8:	andeq	r7, r0, ip, lsr #8
    6aac:	muleq	r0, r0, r3
    6ab0:	andeq	r8, r0, r0, asr #7
    6ab4:	muleq	r1, sl, r4
    6ab8:	muleq	r0, r6, r0
    6abc:	andeq	r7, r0, r0, asr r3
    6ac0:	andeq	r8, r0, ip, lsl #5
    6ac4:	andeq	r8, r0, ip, ror r2
    6ac8:	muleq	r0, r4, r2
    6acc:	muleq	r0, r0, r2
    6ad0:	ldrdeq	r8, [r0], -lr
    6ad4:	andeq	r7, r0, r8, lsl #5
    6ad8:	muleq	r0, lr, r0
    6adc:	andeq	r7, r0, r8, ror #4
    6ae0:	muleq	r0, ip, r0
    6ae4:	andeq	r7, r0, r6, asr r2
    6ae8:	ldrdeq	r7, [r0], -r6
    6aec:	andeq	r7, r0, r8, lsr #31
    6af0:	andeq	r7, r0, r6, asr #31
    6af4:	andeq	r7, r0, r8, asr #3
    6af8:	andeq	r8, r0, r8, lsr #3
    6afc:	muleq	r0, r2, r1
    6b00:	andeq	r8, r0, r0, lsl r1
    6b04:	andeq	r7, r0, r6, ror #2
    6b08:	ldrblt	r4, [r0, #-2832]!	; 0xfffff4f0
    6b0c:			; <UNDEFINED> instruction: 0x4604447b
    6b10:	ldmdavs	sp, {r1, r2, r3, r9, sl, lr}
    6b14:			; <UNDEFINED> instruction: 0xf7ff4405
    6b18:	cmplt	ip, fp, lsl #20	; <UNPREDICTABLE>
    6b1c:	strmi	r6, [r1], -r3, lsr #16
    6b20:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6b24:	mulle	r3, r8, r2
    6b28:			; <UNDEFINED> instruction: 0xf7fc4620
    6b2c:	tstlt	r8, r8, ror #24
    6b30:	ldcllt	3, cr6, [r0, #-184]!	; 0xffffff48
    6b34:	bmi	1d8f54 <fu_device_get_progress@plt+0x1d5950>
    6b38:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    6b3c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6b40:			; <UNDEFINED> instruction: 0x31a8447a
    6b44:			; <UNDEFINED> instruction: 0xf7fc4478
    6b48:	svclt	0x0000ba47
    6b4c:	strdeq	sl, [r1], -ip
    6b50:	andeq	r8, r0, sl, ror r6
    6b54:	andeq	r7, r0, r0, asr #26
    6b58:	andeq	r7, r0, r4, lsr #32
    6b5c:			; <UNDEFINED> instruction: 0x4604b538
    6b60:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    6b64:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    6b68:			; <UNDEFINED> instruction: 0xf9e2f7ff
    6b6c:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    6b70:	tstlt	r3, r1, lsl #12
    6b74:	addsmi	r6, r8, #1769472	; 0x1b0000
    6b78:	strtmi	sp, [r0], -r3
    6b7c:	ldc	7, cr15, [lr], #-1008	; 0xfffffc10
    6b80:	blvs	a32fa8 <fu_device_get_progress@plt+0xa2f9a4>
    6b84:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    6b88:	stmdami	r7, {r1, r2, r9, fp, lr}
    6b8c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6b90:	ldrbtmi	r3, [r8], #-448	; 0xfffffe40
    6b94:	b	8c4b8c <fu_device_get_progress@plt+0x8c1588>
    6b98:	ldclt	0, cr2, [r8, #-0]
    6b9c:	andeq	sl, r1, r6, lsr #9
    6ba0:	andeq	r8, r0, r8, lsr #12
    6ba4:	strdeq	r7, [r0], -r2
    6ba8:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    6bac:			; <UNDEFINED> instruction: 0x4604b538
    6bb0:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    6bb4:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    6bb8:			; <UNDEFINED> instruction: 0xf9baf7ff
    6bbc:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    6bc0:	tstlt	r3, r1, lsl #12
    6bc4:	addsmi	r6, r8, #1769472	; 0x1b0000
    6bc8:	strtmi	sp, [r0], -r3
    6bcc:	ldc	7, cr15, [r6], {252}	; 0xfc
    6bd0:	stmdavs	r8!, {r3, r8, ip, sp, pc}^
    6bd4:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    6bd8:	stmdami	r7, {r1, r2, r9, fp, lr}
    6bdc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6be0:	ldrbtmi	r3, [r8], #-472	; 0xfffffe28
    6be4:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6be8:	ldclt	0, cr2, [r8, #-0]
    6bec:	andeq	sl, r1, r6, asr r4
    6bf0:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    6bf4:	andeq	r7, r0, r2, lsr #25
    6bf8:	andeq	r6, r0, r6, lsl #31
    6bfc:			; <UNDEFINED> instruction: 0x4604b538
    6c00:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    6c04:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    6c08:			; <UNDEFINED> instruction: 0xf992f7ff
    6c0c:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    6c10:	tstlt	r3, r1, lsl #12
    6c14:	addsmi	r6, r8, #1769472	; 0x1b0000
    6c18:	strtmi	sp, [r0], -r3
    6c1c:	bl	ffbc4c14 <fu_device_get_progress@plt+0xffbc1610>
    6c20:	stmiavs	r8!, {r3, r8, ip, sp, pc}
    6c24:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    6c28:	stmdami	r7, {r1, r2, r9, fp, lr}
    6c2c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6c30:	ldrbtmi	r3, [r8], #-496	; 0xfffffe10
    6c34:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c38:	ldclt	0, cr2, [r8, #-0]
    6c3c:	andeq	sl, r1, r6, lsl #8
    6c40:	andeq	r8, r0, r8, lsl #11
    6c44:	andeq	r7, r0, r2, asr ip
    6c48:	andeq	r6, r0, r6, lsr pc
    6c4c:	ldrblt	r4, [r0, #-2834]!	; 0xfffff4ee
    6c50:			; <UNDEFINED> instruction: 0x4604447b
    6c54:	ldmdavs	lr, {r0, r2, r3, r9, sl, lr}
    6c58:			; <UNDEFINED> instruction: 0xf96af7ff
    6c5c:	stmdavs	r3!, {r2, r3, r4, r5, r6, r8, ip, sp, pc}
    6c60:	tstlt	r3, r1, lsl #12
    6c64:	addsmi	r6, r8, #1769472	; 0x1b0000
    6c68:	strtmi	sp, [r0], -r3
    6c6c:	bl	ff1c4c64 <fu_device_get_progress@plt+0xff1c1660>
    6c70:	stmibpl	r3!, {r3, r5, r8, ip, sp, pc}
    6c74:	svclt	0x0014421d
    6c78:	andcs	r2, r0, r1
    6c7c:	stmdbmi	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6c80:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    6c84:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6c88:	orrvc	pc, r4, r1, lsl #10
    6c8c:			; <UNDEFINED> instruction: 0xf7fc4478
    6c90:	andcs	lr, r0, r6, lsr #19
    6c94:	svclt	0x0000bd70
    6c98:			; <UNDEFINED> instruction: 0x0001a3b8
    6c9c:	andeq	r8, r0, r0, lsr r5
    6ca0:	strdeq	r7, [r0], -sl
    6ca4:	ldrdeq	r6, [r0], -ip
    6ca8:	ldrblt	r4, [r0, #-2833]!	; 0xfffff4ef
    6cac:			; <UNDEFINED> instruction: 0x4604447b
    6cb0:	ldmdavs	sp, {r1, r2, r3, r9, sl, lr}
    6cb4:			; <UNDEFINED> instruction: 0xf93cf7ff
    6cb8:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}
    6cbc:	tstlt	r3, r1, lsl #12
    6cc0:	addsmi	r6, r8, #1769472	; 0x1b0000
    6cc4:	strtmi	sp, [r0], -r3
    6cc8:	bl	fe644cc0 <fu_device_get_progress@plt+0xfe6416bc>
    6ccc:	stmdbpl	r3!, {r5, r8, ip, sp, pc}^
    6cd0:	movweq	lr, #27171	; 0x6a23
    6cd4:	ldflte	f5, [r0, #-396]!	; 0xfffffe74
    6cd8:	bmi	1d90f8 <fu_device_get_progress@plt+0x1d5af4>
    6cdc:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    6ce0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6ce4:			; <UNDEFINED> instruction: 0xf501447a
    6ce8:	ldrbtmi	r7, [r8], #-402	; 0xfffffe6e
    6cec:	ldmdblt	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cf0:	andeq	sl, r1, ip, asr r3
    6cf4:	ldrdeq	r8, [r0], -r6
    6cf8:	muleq	r0, ip, fp
    6cfc:	andeq	r6, r0, lr, ror lr
    6d00:	addlt	fp, r3, r0, lsl #10
    6d04:			; <UNDEFINED> instruction: 0xf7ff9001
    6d08:	stmdbmi	r4, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
    6d0c:	bls	4f914 <fu_device_get_progress@plt+0x4c310>
    6d10:	andlt	r4, r3, r9, ror r4
    6d14:	bl	144e90 <fu_device_get_progress@plt+0x14188c>
    6d18:	blt	fe0c4d10 <fu_device_get_progress@plt+0xfe0c170c>
    6d1c:			; <UNDEFINED> instruction: 0x00007eb4
    6d20:			; <UNDEFINED> instruction: 0x4604b538
    6d24:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    6d28:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    6d2c:			; <UNDEFINED> instruction: 0xf900f7ff
    6d30:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    6d34:	tstlt	r3, r1, lsl #12
    6d38:	addsmi	r6, r8, #1769472	; 0x1b0000
    6d3c:	strtmi	sp, [r0], -r3
    6d40:	bl	1744d38 <fu_device_get_progress@plt+0x1741734>
    6d44:	stmiavs	r8!, {r3, r8, ip, sp, pc}^
    6d48:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    6d4c:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    6d50:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6d54:	lslvc	pc, r1, #10	; <UNPREDICTABLE>
    6d58:			; <UNDEFINED> instruction: 0xf7fc4478
    6d5c:	andcs	lr, r0, r0, asr #18
    6d60:	svclt	0x0000bd38
    6d64:	andeq	sl, r1, r2, ror #5
    6d68:	andeq	r8, r0, r4, ror #8
    6d6c:	andeq	r7, r0, lr, lsr #22
    6d70:	andeq	r6, r0, r0, lsl lr
    6d74:	strdlt	fp, [r3], r0
    6d78:	tstls	r1, r4, lsl #12
    6d7c:			; <UNDEFINED> instruction: 0xf8d8f7ff
    6d80:	strtmi	r4, [r0], -r1, lsl #12
    6d84:	svc	0x00a0f7fb
    6d88:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
    6d8c:			; <UNDEFINED> instruction: 0x4606681f
    6d90:			; <UNDEFINED> instruction: 0xf7ff4407
    6d94:	strmi	pc, [r5], -r5, asr #31
    6d98:			; <UNDEFINED> instruction: 0xf8caf7ff
    6d9c:	stmdavs	r3!, {r2, r3, r5, r6, r8, r9, ip, sp, pc}
    6da0:	tstlt	r3, r1, lsl #12
    6da4:	addsmi	r6, r8, #1769472	; 0x1b0000
    6da8:	strtmi	sp, [r0], -r3
    6dac:	bl	9c4da4 <fu_device_get_progress@plt+0x9c17a0>
    6db0:	blls	73a18 <fu_device_get_progress@plt+0x70414>
    6db4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    6db8:	stmdbmi	r2!, {r0, r1, r5, r6, r8, ip, sp, pc}
    6dbc:	stmdami	r3!, {r1, r5, r9, fp, lr}
    6dc0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6dc4:			; <UNDEFINED> instruction: 0x71acf501
    6dc8:			; <UNDEFINED> instruction: 0xf7fc4478
    6dcc:	andcs	lr, r0, r8, lsl #18
    6dd0:	ldcllt	0, cr11, [r0, #12]!
    6dd4:	movwlt	r6, #18556	; 0x487c
    6dd8:	bicslt	r6, fp, fp, ror #16
    6ddc:	and	r2, r2, r0, lsl #8
    6de0:	adcmi	r6, r3, #7012352	; 0x6b0000
    6de4:	stmdavs	fp!, {r1, r2, r4, r8, fp, ip, lr, pc}
    6de8:			; <UNDEFINED> instruction: 0xf8539901
    6dec:	strcc	r0, [r1], #-36	; 0xffffffdc
    6df0:			; <UNDEFINED> instruction: 0xff44f003
    6df4:	mvnsle	r2, r0, lsl #16
    6df8:	ldmdbmi	r5, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6dfc:	ldmdami	r6, {r0, r2, r4, r9, fp, lr}
    6e00:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6e04:			; <UNDEFINED> instruction: 0x71acf501
    6e08:			; <UNDEFINED> instruction: 0xf7fc4478
    6e0c:	andcs	lr, r0, r8, ror #17
    6e10:	ldcllt	0, cr11, [r0, #12]!
    6e14:	andlt	r2, r3, r1
    6e18:			; <UNDEFINED> instruction: 0xf7fbbdf0
    6e1c:			; <UNDEFINED> instruction: 0x4601ef34
    6e20:			; <UNDEFINED> instruction: 0xf7fb4630
    6e24:	stmdbmi	sp, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    6e28:			; <UNDEFINED> instruction: 0xf7fb4479
    6e2c:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    6e30:			; <UNDEFINED> instruction: 0x4630d0d2
    6e34:			; <UNDEFINED> instruction: 0xf7ff4621
    6e38:	adcsvs	pc, ip, r5, lsl r8	; <UNPREDICTABLE>
    6e3c:	svclt	0x0000e7cc
    6e40:	andeq	sl, r1, lr, ror r2
    6e44:	strdeq	r8, [r0], -r4
    6e48:	andeq	r7, r0, lr, lsl #28
    6e4c:	andeq	r6, r0, r0, lsr #27
    6e50:			; <UNDEFINED> instruction: 0x000083b4
    6e54:	andeq	r7, r0, lr, ror sl
    6e58:	andeq	r6, r0, r0, ror #26
    6e5c:	ldrdeq	r7, [r0], -r8
    6e60:	push	{r0, r1, r2, r3, r5, r8, r9, fp, lr}
    6e64:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    6e68:	strmi	fp, [r6], -r2, lsl #1
    6e6c:			; <UNDEFINED> instruction: 0x460f681c
    6e70:			; <UNDEFINED> instruction: 0xf7ff4690
    6e74:	mvnlt	pc, sp, asr r8	; <UNPREDICTABLE>
    6e78:			; <UNDEFINED> instruction: 0x46016833
    6e7c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6e80:	mulle	r3, r8, r2
    6e84:			; <UNDEFINED> instruction: 0xf7fc4630
    6e88:			; <UNDEFINED> instruction: 0xb198eaba
    6e8c:	svceq	0x0000f1b8
    6e90:			; <UNDEFINED> instruction: 0xf8d8d01e
    6e94:	bicslt	r3, fp, r0
    6e98:	bmi	8d9328 <fu_device_get_progress@plt+0x8d5d24>
    6e9c:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    6ea0:			; <UNDEFINED> instruction: 0xf501447a
    6ea4:	ldrbtmi	r7, [r8], #-436	; 0xfffffe4c
    6ea8:	ldm	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6eac:	andlt	r2, r2, r0
    6eb0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6eb4:	bmi	7d9334 <fu_device_get_progress@plt+0x7d5d30>
    6eb8:	ldrbtmi	r4, [r9], #-2079	; 0xfffff7e1
    6ebc:			; <UNDEFINED> instruction: 0xf501447a
    6ec0:	ldrbtmi	r7, [r8], #-436	; 0xfffffe4c
    6ec4:	stm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ec8:	andlt	r2, r2, r0
    6ecc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6ed0:	strcs	r4, [r0], #-1062	; 0xfffffbda
    6ed4:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    6ed8:	ands	fp, r2, r2, lsr #18
    6edc:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    6ee0:	stmdble	lr, {r1, r5, r7, r9, lr}
    6ee4:			; <UNDEFINED> instruction: 0xf853681b
    6ee8:	strcc	r5, [r1], #-36	; 0xffffffdc
    6eec:			; <UNDEFINED> instruction: 0xf0044628
    6ef0:	adcsmi	pc, r8, #15168	; 0x3b40
    6ef4:			; <UNDEFINED> instruction: 0x4628d1f2
    6ef8:	pop	{r1, ip, sp, pc}
    6efc:			; <UNDEFINED> instruction: 0xf7fc41f0
    6f00:			; <UNDEFINED> instruction: 0xf7fbb997
    6f04:	blmi	382dac <fu_device_get_progress@plt+0x37f7a8>
    6f08:	strls	r2, [r0, -r8, lsl #4]
    6f0c:			; <UNDEFINED> instruction: 0x4601447b
    6f10:			; <UNDEFINED> instruction: 0xf7fb4640
    6f14:	andcs	lr, r0, r2, lsl #31
    6f18:	pop	{r1, ip, sp, pc}
    6f1c:	svclt	0x000081f0
    6f20:	andeq	sl, r1, r2, lsr #3
    6f24:	andeq	r8, r0, r6, lsl r3
    6f28:	andeq	r7, r0, r0, lsr sp
    6f2c:	andeq	r6, r0, r2, asr #25
    6f30:	strdeq	r8, [r0], -sl
    6f34:	andeq	r7, r0, r4, asr #19
    6f38:	andeq	r6, r0, r6, lsr #25
    6f3c:	andeq	r7, r0, r4, ror #25
    6f40:	push	{r0, r4, r5, r8, r9, fp, lr}
    6f44:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    6f48:	strmi	fp, [r6], -r2, lsl #1
    6f4c:			; <UNDEFINED> instruction: 0x460f681c
    6f50:			; <UNDEFINED> instruction: 0xf7fe4690
    6f54:	mvnlt	pc, sp, ror #31
    6f58:			; <UNDEFINED> instruction: 0x46016833
    6f5c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6f60:	mulle	r3, r8, r2
    6f64:			; <UNDEFINED> instruction: 0xf7fc4630
    6f68:	orrslt	lr, r8, sl, asr #20
    6f6c:	svceq	0x0000f1b8
    6f70:			; <UNDEFINED> instruction: 0xf8d8d01e
    6f74:	bicslt	r3, fp, r0
    6f78:	bmi	959410 <fu_device_get_progress@plt+0x955e0c>
    6f7c:	ldrbtmi	r4, [r9], #-2085	; 0xfffff7db
    6f80:			; <UNDEFINED> instruction: 0xf501447a
    6f84:	ldrbtmi	r7, [r8], #-456	; 0xfffffe38
    6f88:	stmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f8c:	andlt	r2, r2, r0
    6f90:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6f94:	bmi	85941c <fu_device_get_progress@plt+0x855e18>
    6f98:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    6f9c:			; <UNDEFINED> instruction: 0xf501447a
    6fa0:	ldrbtmi	r7, [r8], #-456	; 0xfffffe38
    6fa4:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6fa8:	andlt	r2, r2, r0
    6fac:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6fb0:	strcs	r4, [r0], #-1062	; 0xfffffbda
    6fb4:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    6fb8:	ands	fp, r6, r2, lsr #18
    6fbc:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    6fc0:	ldmdble	r2, {r1, r5, r7, r9, lr}
    6fc4:	tstcs	r0, fp, lsl r8
    6fc8:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    6fcc:	strtmi	r3, [r8], -r1, lsl #8
    6fd0:	stc2	0, cr15, [r4, #16]!
    6fd4:			; <UNDEFINED> instruction: 0xf7fc4639
    6fd8:	stmdacs	r0, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    6fdc:	strtmi	sp, [r8], -lr, ror #3
    6fe0:	pop	{r1, ip, sp, pc}
    6fe4:			; <UNDEFINED> instruction: 0xf7fc41f0
    6fe8:			; <UNDEFINED> instruction: 0xf7fbb923
    6fec:	blmi	382cc4 <fu_device_get_progress@plt+0x37f6c0>
    6ff0:	strls	r2, [r0, -r8, lsl #4]
    6ff4:			; <UNDEFINED> instruction: 0x4601447b
    6ff8:			; <UNDEFINED> instruction: 0xf7fb4640
    6ffc:	andcs	lr, r0, lr, lsl #30
    7000:	pop	{r1, ip, sp, pc}
    7004:	svclt	0x000081f0
    7008:	andeq	sl, r1, r2, asr #1
    700c:	andeq	r8, r0, r6, lsr r2
    7010:	andeq	r7, r0, r0, asr ip
    7014:	andeq	r6, r0, r2, ror #23
    7018:	andeq	r8, r0, sl, lsl r2
    701c:	andeq	r7, r0, r4, ror #17
    7020:	andeq	r6, r0, r6, asr #23
    7024:	andeq	r7, r0, ip, lsl ip
    7028:			; <UNDEFINED> instruction: 0x4604b538
    702c:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7030:	strtmi	r4, [r0], -r1, lsl #12
    7034:	mcr	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    7038:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    703c:			; <UNDEFINED> instruction: 0xf7fe4605
    7040:	cmnlt	r4, r7, ror pc	; <UNPREDICTABLE>
    7044:	strmi	r6, [r1], -r3, lsr #16
    7048:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    704c:	mulle	r3, r8, r2
    7050:			; <UNDEFINED> instruction: 0xf7fc4620
    7054:	ldrdlt	lr, [r0, -r4]!
    7058:	pop	{r3, r5, r9, sl, lr}
    705c:			; <UNDEFINED> instruction: 0xf7fc4038
    7060:	stmdbmi	r6, {r0, r2, r4, r5, r6, r7, fp, ip, sp, pc}
    7064:	stmdami	r7, {r1, r2, r9, fp, lr}
    7068:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    706c:	bicsvc	pc, sl, r1, lsl #10
    7070:			; <UNDEFINED> instruction: 0xf7fb4478
    7074:			; <UNDEFINED> instruction: 0x2000efb4
    7078:	svclt	0x0000bd38
    707c:	andeq	r8, r0, ip, asr #2
    7080:	andeq	r7, r0, r6, lsl r8
    7084:	strdeq	r6, [r0], -r8
    7088:			; <UNDEFINED> instruction: 0x4604b538
    708c:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    7090:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    7094:			; <UNDEFINED> instruction: 0xff4cf7fe
    7098:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    709c:	tstlt	r3, r1, lsl #12
    70a0:	addsmi	r6, r8, #1769472	; 0x1b0000
    70a4:	strtmi	sp, [r0], -r3
    70a8:	stmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70ac:	stfhip	f3, [r8], #-32	; 0xffffffe0
    70b0:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    70b4:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    70b8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    70bc:	mvnvc	pc, r1, lsl #10
    70c0:			; <UNDEFINED> instruction: 0xf7fb4478
    70c4:			; <UNDEFINED> instruction: 0xf64fef8c
    70c8:	ldclt	0, cr7, [r8, #-1020]!	; 0xfffffc04
    70cc:	andeq	r9, r1, sl, ror pc
    70d0:	strdeq	r8, [r0], -ip
    70d4:	andeq	r7, r0, r6, asr #15
    70d8:	andeq	r6, r0, r8, lsr #21
    70dc:			; <UNDEFINED> instruction: 0x4604b538
    70e0:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    70e4:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    70e8:			; <UNDEFINED> instruction: 0xff22f7fe
    70ec:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    70f0:	tstlt	r3, r1, lsl #12
    70f4:	addsmi	r6, r8, #1769472	; 0x1b0000
    70f8:	strtmi	sp, [r0], -r3
    70fc:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7100:	stfhid	f3, [r8], #-32	; 0xffffffe0
    7104:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7108:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    710c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7110:	mvnsvc	pc, r1, lsl #10
    7114:			; <UNDEFINED> instruction: 0xf7fb4478
    7118:			; <UNDEFINED> instruction: 0xf64fef62
    711c:	ldclt	0, cr7, [r8, #-1020]!	; 0xfffffc04
    7120:	andeq	r9, r1, r6, lsr #30
    7124:	andeq	r8, r0, r8, lsr #1
    7128:	andeq	r7, r0, r2, ror r7
    712c:	andeq	r6, r0, r4, asr sl
    7130:			; <UNDEFINED> instruction: 0x4604b538
    7134:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    7138:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    713c:	mrc2	7, 7, pc, cr8, cr14, {7}
    7140:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    7144:	tstlt	r3, r1, lsl #12
    7148:	addsmi	r6, r8, #1769472	; 0x1b0000
    714c:	strtmi	sp, [r0], -r3
    7150:	ldmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7154:	stfhid	f3, [r8], #32
    7158:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    715c:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7160:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7164:	tstvc	r2, r1, lsl #10	; <UNPREDICTABLE>
    7168:			; <UNDEFINED> instruction: 0xf7fb4478
    716c:			; <UNDEFINED> instruction: 0xf64fef38
    7170:	ldclt	0, cr7, [r8, #-1020]!	; 0xfffffc04
    7174:	ldrdeq	r9, [r1], -r2
    7178:	andeq	r8, r0, r4, asr r0
    717c:	andeq	r7, r0, lr, lsl r7
    7180:	andeq	r6, r0, r0, lsl #20
    7184:			; <UNDEFINED> instruction: 0x4604b538
    7188:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    718c:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    7190:	mcr2	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    7194:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    7198:	tstlt	r3, r1, lsl #12
    719c:	addsmi	r6, r8, #1769472	; 0x1b0000
    71a0:	strtmi	sp, [r0], -r3
    71a4:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    71a8:	stmibvs	r8!, {r3, r8, ip, sp, pc}
    71ac:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    71b0:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    71b4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    71b8:	tstvc	sl, r1, lsl #10	; <UNPREDICTABLE>
    71bc:			; <UNDEFINED> instruction: 0xf7fb4478
    71c0:	andcs	lr, r0, lr, lsl #30
    71c4:	svclt	0x0000bd38
    71c8:	andeq	r9, r1, lr, ror lr
    71cc:	andeq	r8, r0, r0
    71d0:	andeq	r7, r0, sl, asr #13
    71d4:	andeq	r6, r0, ip, lsr #19
    71d8:	ldrblt	r4, [r0, #-2582]!	; 0xfffff5ea
    71dc:			; <UNDEFINED> instruction: 0x4604447a
    71e0:	ldmdavs	r5, {r1, r2, r3, r9, sl, lr}
    71e4:			; <UNDEFINED> instruction: 0xf7fe4405
    71e8:			; <UNDEFINED> instruction: 0xb1b4fea3
    71ec:	strmi	r6, [r1], -r3, lsr #16
    71f0:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    71f4:	mulle	r3, r8, r2
    71f8:			; <UNDEFINED> instruction: 0xf7fc4620
    71fc:	cmnlt	r0, r0, lsl #18
    7200:	ldrtmi	r4, [r3], -sp, lsl #20
    7204:	orrcs	r4, r0, sp, lsl #16
    7208:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    720c:	svc	0x0090f7fb
    7210:			; <UNDEFINED> instruction: 0xf7fc4630
    7214:			; <UNDEFINED> instruction: 0x61a8e97c
    7218:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    721c:	stmdami	sl, {r0, r3, r9, fp, lr}
    7220:	pop	{r0, r3, r4, r5, r6, sl, lr}
    7224:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
    7228:	tstvc	r0, r1, lsl #10	; <UNPREDICTABLE>
    722c:			; <UNDEFINED> instruction: 0xf7fb4478
    7230:	svclt	0x0000bed3
    7234:	andeq	r9, r1, ip, lsr #28
    7238:	andeq	r7, r0, r4, lsr #20
    723c:	andeq	r6, r0, lr, asr r9
    7240:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    7244:	andeq	r7, r0, sl, asr r6
    7248:	andeq	r6, r0, ip, lsr r9
    724c:	strdlt	fp, [r7], r0
    7250:	strmi	r4, [r5], -r5, lsr #22
    7254:	smlabteq	r2, sp, r9, lr
    7258:	ldrbtmi	r4, [fp], #-2340	; 0xfffff6dc
    725c:	ldrbtmi	r4, [r9], #-2596	; 0xfffff5dc
    7260:	mcrls	8, 0, r6, cr3, cr12, {0}
    7264:	strmi	r5, [r4], #-2186	; 0xfffff776
    7268:	andls	r6, r5, #1179648	; 0x120000
    726c:	andeq	pc, r0, #79	; 0x4f
    7270:	svc	0x00caf7fb
    7274:	strtmi	r4, [r8], -r1, lsl #12
    7278:	stc	7, cr15, [r6, #-1004]!	; 0xfffffc14
    727c:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7280:	andcs	r6, r0, #1622016	; 0x18c000
    7284:	stmiblt	r3, {r2, r9, ip, pc}
    7288:	mlane	r8, r4, r8, pc	; <UNPREDICTABLE>
    728c:	strdle	r2, [ip], -pc	; <UNPREDICTABLE>
    7290:	andcs	sl, r1, #4, 22	; 0x1000
    7294:	stmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7298:	orrslt	r4, r0, r5, lsl #12
    729c:	cmnvs	r5, r1, lsl #10
    72a0:	tstlt	r8, r4, lsl #16
    72a4:	mrc	7, 1, APSR_nzcv, cr8, cr11, {7}
    72a8:	strcs	lr, [r1, #-0]
    72ac:	blmi	419af8 <fu_device_get_progress@plt+0x4164f4>
    72b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    72b4:	blls	161324 <fu_device_get_progress@plt+0x15dd20>
    72b8:	tstle	r2, sl, asr r0
    72bc:	andlt	r4, r7, r8, lsr #12
    72c0:			; <UNDEFINED> instruction: 0xf7fbbdf0
    72c4:	svcls	0x0004edc8
    72c8:	mlacs	r8, r4, r8, pc	; <UNPREDICTABLE>
    72cc:	ldmvs	ip!, {r1, r3, r8, r9, fp, lr}
    72d0:	andls	r4, r0, #2063597568	; 0x7b000000
    72d4:	strls	r2, [r1], #-522	; 0xfffffdf6
    72d8:	ldrtmi	r4, [r0], -r1, lsl #12
    72dc:	ldc	7, cr15, [ip, #1004]	; 0x3ec
    72e0:			; <UNDEFINED> instruction: 0xf7fbe7de
    72e4:	svclt	0x0000eda0
    72e8:	andeq	r9, r1, lr, lsr #27
    72ec:	andeq	r9, r1, r2, lsr sl
    72f0:	andeq	r0, r0, r0, ror #6
    72f4:	andeq	r9, r1, r0, ror #19
    72f8:	andeq	r7, r0, r0, ror r9
    72fc:	mvnsmi	lr, #737280	; 0xb4000
    7300:	stmibmi	sl, {r1, r2, r3, r9, sl, lr}
    7304:	bmi	fe2b3558 <fu_device_get_progress@plt+0xfe2aff54>
    7308:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    730c:	stmpl	sl, {r0, r3, r7, r8, r9, fp, lr}
    7310:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    7314:			; <UNDEFINED> instruction: 0xf04f9211
    7318:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
    731c:	svc	0x0074f7fb
    7320:	strtmi	r4, [r0], -r1, lsl #12
    7324:	ldcl	7, cr15, [r0], {251}	; 0xfb
    7328:	svc	0x00b8f7fb
    732c:	stmib	sp, {r8, r9, sp}^
    7330:	strmi	r3, [r0], sp, lsl #6
    7334:	ldc2l	7, cr15, [ip, #1016]!	; 0x3f8
    7338:			; <UNDEFINED> instruction: 0xf0002c00
    733c:	stmdavs	r3!, {r4, r5, r7, pc}
    7340:	tstlt	r3, r1, lsl #12
    7344:	addsmi	r6, r8, #1769472	; 0x1b0000
    7348:	strtmi	sp, [r0], -r5
    734c:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7350:			; <UNDEFINED> instruction: 0xf0002800
    7354:	mvnlt	r8, r4, lsr #1
    7358:	bicslt	r6, fp, r3, lsr r8
    735c:	strcs	r4, [r0, #-2422]	; 0xfffff68a
    7360:	ldmdami	r7!, {r1, r2, r4, r5, r6, r9, fp, lr}^
    7364:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7368:	tstvc	r6, r1, lsl #10	; <UNPREDICTABLE>
    736c:			; <UNDEFINED> instruction: 0xf7fb4478
    7370:	stmdals	lr, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    7374:			; <UNDEFINED> instruction: 0xf7fbb108
    7378:	bmi	1cc2ac0 <fu_device_get_progress@plt+0x1cbf4bc>
    737c:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
    7380:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7384:	subsmi	r9, sl, r1, lsl fp
    7388:	sbchi	pc, sp, r0, asr #32
    738c:	andslt	r4, r3, r8, lsr #12
    7390:	mvnshi	lr, #12386304	; 0xbd0000
    7394:	svceq	0x0000f1b8
    7398:	addshi	pc, ip, r0
    739c:	ldmdavs	fp!, {r0, r1, r2, r5, sl, lr}^
    73a0:			; <UNDEFINED> instruction: 0xf7fbb95b
    73a4:			; <UNDEFINED> instruction: 0x4601ec70
    73a8:			; <UNDEFINED> instruction: 0xf7fb4620
    73ac:	stmdbmi	r6!, {r1, r2, r3, r7, sl, fp, sp, lr, pc}^
    73b0:			; <UNDEFINED> instruction: 0xf7fb4479
    73b4:	stmdacs	r0, {r1, r3, r6, sl, fp, sp, lr, pc}
    73b8:			; <UNDEFINED> instruction: 0x4631d17d
    73bc:			; <UNDEFINED> instruction: 0xf7ff4620
    73c0:	strmi	pc, [r5], -r5, asr #30
    73c4:	sbcsle	r2, r4, r0, lsl #16
    73c8:			; <UNDEFINED> instruction: 0xf04f6b39
    73cc:			; <UNDEFINED> instruction: 0xf8970900
    73d0:	movwcs	r2, #4136	; 0x1028
    73d4:	strbmi	sl, [r0], -lr, lsl #26
    73d8:	stmdbne	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    73dc:	andls	r4, r2, #76546048	; 0x4900000
    73e0:	strls	r4, [r8, #-1562]	; 0xfffff9e6
    73e4:			; <UNDEFINED> instruction: 0xf8cdad0d
    73e8:	strls	r9, [r5, #-4]
    73ec:	strls	r2, [r4, #-1286]	; 0xfffffafa
    73f0:	strls	sl, [r3, #-3343]	; 0xfffff2f1
    73f4:	strls	r2, [r0, #-1283]	; 0xfffffafd
    73f8:	stmia	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7400:	blls	37b5e8 <fu_device_get_progress@plt+0x377fe4>
    7404:	cmple	r8, r6, lsl #22
    7408:	ldc	7, cr15, [ip], #-1004	; 0xfffffc14
    740c:	strtmi	r4, [r0], -r1, lsl #12
    7410:	mrrc	7, 15, pc, sl, cr11	; <UNPREDICTABLE>
    7414:	ldrbtmi	r4, [r9], #-2381	; 0xfffff6b3
    7418:	ldc	7, cr15, [r6], {251}	; 0xfb
    741c:	strtmi	fp, [r0], -r0, lsr #2
    7420:	blx	ff145426 <fu_device_get_progress@plt+0xff141e22>
    7424:	cmnle	r2, r2, lsl #16
    7428:	umaalne	pc, r0, sp, r8	; <UNPREDICTABLE>
    742c:			; <UNDEFINED> instruction: 0xf7fe4620
    7430:	blmi	120689c <fu_device_get_progress@plt+0x1203298>
    7434:	mlascs	ip, sp, r8, pc	; <UNPREDICTABLE>
    7438:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    743c:	ldmvs	r9, {r0, r1, r5, sl, lr}
    7440:	svclt	0x0018428a
    7444:			; <UNDEFINED> instruction: 0xf7fb609a
    7448:			; <UNDEFINED> instruction: 0x4601ec1e
    744c:			; <UNDEFINED> instruction: 0xf7fb4620
    7450:	stmdbmi	r0, {r2, r3, r4, r5, sl, fp, sp, lr, pc}^
    7454:			; <UNDEFINED> instruction: 0xf7fb4479
    7458:	movwcs	lr, #23544	; 0x5bf8
    745c:			; <UNDEFINED> instruction: 0xf89db948
    7460:			; <UNDEFINED> instruction: 0xf89d303f
    7464:			; <UNDEFINED> instruction: 0xf89d103e
    7468:	ldreq	r2, [fp], #-61	; 0xffffffc3
    746c:	movwcs	lr, #6915	; 0x1b03
    7470:	rscsvs	r4, fp, #318767104	; 0x13000000
    7474:	ldmvs	r8!, {r0, r8, sl, sp}
    7478:	blx	d4547a <fu_device_get_progress@plt+0xd41e76>
    747c:	ldmdavs	r8!, {r0, r1, r9, sl, lr}^
    7480:			; <UNDEFINED> instruction: 0xf7fe930b
    7484:	bvs	fff46010 <fu_device_get_progress@plt+0xfff42a0c>
    7488:	bmi	ccfa90 <fu_device_get_progress@plt+0xccc48c>
    748c:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
    7490:	andls	r9, r0, r1, lsl #8
    7494:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    7498:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    749c:	ldmdbmi	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    74a0:	bmi	c108a8 <fu_device_get_progress@plt+0xc0d2a4>
    74a4:	ldrbtmi	r4, [r9], #-2096	; 0xfffff7d0
    74a8:			; <UNDEFINED> instruction: 0xf501447a
    74ac:	ldrbtmi	r7, [r8], #-278	; 0xfffffeea
    74b0:	ldc	7, cr15, [r4, #1004]	; 0x3ec
    74b4:	strcs	lr, [r1, #-1885]	; 0xfffff8a3
    74b8:			; <UNDEFINED> instruction: 0xf7fbe75b
    74bc:	stcls	12, cr14, [sp], {204}	; 0xcc
    74c0:	strbmi	r4, [sl], -sl, lsr #22
    74c4:	ldrbtmi	r4, [fp], #-1613	; 0xfffff9b3
    74c8:	strmi	r9, [r1], -r0, lsl #8
    74cc:			; <UNDEFINED> instruction: 0xf7fb4630
    74d0:	strb	lr, [lr, -r4, lsr #25]
    74d4:	ldc	7, cr15, [lr], #1004	; 0x3ec
    74d8:	andls	r4, fp, r5, asr #12
    74dc:			; <UNDEFINED> instruction: 0xf7ff4620
    74e0:	blmi	906b74 <fu_device_get_progress@plt+0x903570>
    74e4:	strbmi	r9, [r2], -fp, lsl #18
    74e8:	andls	r4, r0, fp, ror r4
    74ec:			; <UNDEFINED> instruction: 0xf7fb4630
    74f0:			; <UNDEFINED> instruction: 0xe73eec94
    74f4:	stc	7, cr15, [lr], #1004	; 0x3ec
    74f8:	blmi	7ae538 <fu_device_get_progress@plt+0x7aaf34>
    74fc:	stmiavs	r4!, {r1, r3, r9, sp}
    7500:	strls	r4, [r0], #-1147	; 0xfffffb85
    7504:	ldrtmi	r4, [r0], -r1, lsl #12
    7508:	stc	7, cr15, [r6], {251}	; 0xfb
    750c:	bmi	6c11d8 <fu_device_get_progress@plt+0x6bdbd4>
    7510:	ldmdami	sl, {r7, r8, sp}
    7514:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7518:	mcr	7, 0, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    751c:	strtmi	r2, [r0], -r2, lsl #2
    7520:	stc2	7, cr15, [r0], #1016	; 0x3f8
    7524:			; <UNDEFINED> instruction: 0xf7fbe785
    7528:	svclt	0x0000ec7e
    752c:	andeq	r9, r1, r6, lsl #19
    7530:	andeq	r0, r0, r0, ror #6
    7534:	strdeq	r9, [r1], -r8
    7538:	andeq	r7, r0, r0, asr lr
    753c:	andeq	r7, r0, sl, ror #16
    7540:	strdeq	r6, [r0], -ip
    7544:	andeq	r9, r1, r2, lsl r9
    7548:	andeq	r7, r0, r0, asr r7
    754c:	andeq	r7, r0, r2, ror r6
    7550:	ldrdeq	r9, [r1], -r0
    7554:	andeq	r7, r0, r0, lsl #17
    7558:	andeq	r7, r0, sl, asr r8
    755c:	ldrdeq	r6, [r0], -r2
    7560:	andeq	r7, r0, lr, lsl #26
    7564:	ldrdeq	r7, [r0], -r8
    7568:			; <UNDEFINED> instruction: 0x000066ba
    756c:	ldrdeq	r7, [r0], -lr
    7570:	andeq	r7, r0, r8, ror r7
    7574:	andeq	r7, r0, r8, lsl #15
    7578:	andeq	r7, r0, r4, lsl #11
    757c:	andeq	r6, r0, r2, asr r6
    7580:			; <UNDEFINED> instruction: 0x4604b538
    7584:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    7588:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    758c:	ldc2l	7, cr15, [r0], {254}	; 0xfe
    7590:	stmdavs	r3!, {r2, r5, r6, r8, ip, sp, pc}
    7594:	tstlt	r3, r1, lsl #12
    7598:	addsmi	r6, r8, #1769472	; 0x1b0000
    759c:	strtmi	sp, [r0], -r3
    75a0:	svc	0x002cf7fb
    75a4:			; <UNDEFINED> instruction: 0xf895b110
    75a8:	ldclt	0, cr0, [r8, #-160]!	; 0xffffff60
    75ac:	bmi	1d99cc <fu_device_get_progress@plt+0x1d63c8>
    75b0:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    75b4:			; <UNDEFINED> instruction: 0xf501447a
    75b8:	ldrbtmi	r7, [r8], #-283	; 0xfffffee5
    75bc:	stc	7, cr15, [lr, #-1004]	; 0xfffffc14
    75c0:	ldclt	0, cr2, [r8, #-1020]!	; 0xfffffc04
    75c4:	andeq	r9, r1, r2, lsl #21
    75c8:	andeq	r7, r0, r2, lsl #24
    75cc:	andeq	r7, r0, ip, asr #5
    75d0:	andeq	r6, r0, lr, lsr #11
    75d4:	blmi	12d9f04 <fu_device_get_progress@plt+0x12d6900>
    75d8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    75dc:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    75e0:	strmi	r4, [lr], -r4, lsl #12
    75e4:	movwls	r6, #22555	; 0x581b
    75e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    75ec:	mcr	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    75f0:	strtmi	r4, [r0], -r1, lsl #12
    75f4:	bl	1a455e8 <fu_device_get_progress@plt+0x1a41fe4>
    75f8:	mrc	7, 2, APSR_nzcv, cr0, cr11, {7}
    75fc:	movwls	r2, #17152	; 0x4300
    7600:			; <UNDEFINED> instruction: 0xf7fb4607
    7604:			; <UNDEFINED> instruction: 0x4605eb78
    7608:	ldc2	7, cr15, [r2], {254}	; 0xfe
    760c:	suble	r2, r5, r0, lsl #24
    7610:	strmi	r6, [r1], -r3, lsr #16
    7614:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    7618:	mulle	r4, r8, r2
    761c:			; <UNDEFINED> instruction: 0xf7fb4620
    7620:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    7624:	mvnslt	sp, sl, lsr r0
    7628:	mvnlt	r6, r3, lsr r8
    762c:	strcs	r4, [r0], #-2358	; 0xfffff6ca
    7630:	ldmdami	r7!, {r1, r2, r4, r5, r9, fp, lr}
    7634:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7638:	msrvc	CPSR_x, r1, lsl #10
    763c:			; <UNDEFINED> instruction: 0xf7fb4478
    7640:	tstlt	r5, lr, asr #25
    7644:			; <UNDEFINED> instruction: 0xf7fb4628
    7648:	stmdals	r4, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    764c:			; <UNDEFINED> instruction: 0xf7fbb108
    7650:	bmi	c427e8 <fu_device_get_progress@plt+0xc3f1e4>
    7654:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    7658:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    765c:	subsmi	r9, sl, r5, lsl #22
    7660:	strtmi	sp, [r0], -r7, asr #2
    7664:	ldcllt	0, cr11, [r0, #28]!
    7668:	stmdbge	r4, {r0, r1, r2, r3, r4, r7, r8, r9, ip, sp, pc}
    766c:			; <UNDEFINED> instruction: 0xf7fb4638
    7670:			; <UNDEFINED> instruction: 0x4604ee76
    7674:			; <UNDEFINED> instruction: 0x4628b1f0
    7678:			; <UNDEFINED> instruction: 0xf7fb2100
    767c:	ldc	13, cr14, [pc, #48]	; 76b4 <fu_device_get_progress@plt+0x40b0>
    7680:	bmi	966300 <fu_device_get_progress@plt+0x962cfc>
    7684:	stmdami	r5!, {r7, r8, sp}
    7688:	ldrbtmi	r2, [sl], #-1025	; 0xfffffbff
    768c:	mcr	4, 1, r4, cr0, cr8, {3}
    7690:	vstr	d0, [sp, #28]
    7694:			; <UNDEFINED> instruction: 0xf7fb0b00
    7698:	ldrb	lr, [r2, ip, asr #26]
    769c:	strcs	r4, [r0], #-2336	; 0xfffff6e0
    76a0:	stmdami	r1!, {r5, r9, fp, lr}
    76a4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    76a8:	msrvc	CPSR_x, r1, lsl #10
    76ac:			; <UNDEFINED> instruction: 0xf7fb4478
    76b0:	bfi	lr, r6, (invalid: 25:6)
    76b4:	bl	ff3c56a8 <fu_device_get_progress@plt+0xff3c20a4>
    76b8:	blmi	72f2d0 <fu_device_get_progress@plt+0x72bccc>
    76bc:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    76c0:	ldrtmi	r4, [r0], -r1, lsl #12
    76c4:			; <UNDEFINED> instruction: 0x9601687e
    76c8:			; <UNDEFINED> instruction: 0x960068be
    76cc:	bl	fe9456c0 <fu_device_get_progress@plt+0xfe9420bc>
    76d0:			; <UNDEFINED> instruction: 0xf7fbe7b7
    76d4:	andls	lr, r3, r0, asr #23
    76d8:			; <UNDEFINED> instruction: 0xf7ff4620
    76dc:	blmi	546978 <fu_device_get_progress@plt+0x543374>
    76e0:	ldrtmi	r9, [sl], -r3, lsl #18
    76e4:			; <UNDEFINED> instruction: 0x463c447b
    76e8:	ldrtmi	r9, [r0], -r0
    76ec:	bl	fe5456e0 <fu_device_get_progress@plt+0xfe5420dc>
    76f0:			; <UNDEFINED> instruction: 0xf7fbe7a7
    76f4:	svclt	0x0000eb98
    76f8:	andeq	r0, r0, r0
    76fc:	addmi	r4, pc, r0
    7700:			; <UNDEFINED> instruction: 0x000196b8
    7704:	andeq	r0, r0, r0, ror #6
    7708:	andeq	r7, r0, r0, lsl #23
    770c:	muleq	r0, sl, r5
    7710:	andeq	r6, r0, ip, lsr #10
    7714:	andeq	r9, r1, sl, lsr r6
    7718:	ldrdeq	r7, [r0], -sl
    771c:	ldrdeq	r6, [r0], -ip
    7720:	andeq	r7, r0, r0, lsl fp
    7724:	ldrdeq	r7, [r0], -sl
    7728:			; <UNDEFINED> instruction: 0x000064bc
    772c:	andeq	r7, r0, r2, lsl #13
    7730:	andeq	r7, r0, r4, lsr r6
    7734:	svcmi	0x00f0e92d
    7738:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    773c:	blmi	1e2a34c <fu_device_get_progress@plt+0x1e26d48>
    7740:	mcr	4, 0, r4, cr8, cr11, {3}
    7744:	addlt	r2, r5, r0, lsl sl
    7748:			; <UNDEFINED> instruction: 0xf7fb681c
    774c:			; <UNDEFINED> instruction: 0x4601ed5e
    7750:			; <UNDEFINED> instruction: 0xf7fb4640
    7754:			; <UNDEFINED> instruction: 0xf7fbeaba
    7758:	stmdacs	r0, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
    775c:	sbchi	pc, lr, r0
    7760:	bne	442fc8 <fu_device_get_progress@plt+0x43f9c4>
    7764:			; <UNDEFINED> instruction: 0xf7ff4640
    7768:			; <UNDEFINED> instruction: 0x4607fd71
    776c:			; <UNDEFINED> instruction: 0xf0002800
    7770:			; <UNDEFINED> instruction: 0xf00180b4
    7774:	strbmi	pc, [r4], #-2595	; 0xfffff5dd	; <UNPREDICTABLE>
    7778:	strmi	r9, [r1], r3, lsl #8
    777c:	mrc	7, 2, APSR_nzcv, cr8, cr11, {7}
    7780:	strbmi	r4, [r8], -r1, lsl #12
    7784:	b	fe845778 <fu_device_get_progress@plt+0xfe842174>
    7788:			; <UNDEFINED> instruction: 0xf7fb8c61
    778c:			; <UNDEFINED> instruction: 0xf7fbed8e
    7790:			; <UNDEFINED> instruction: 0x4601ee50
    7794:			; <UNDEFINED> instruction: 0xf7fb4648
    7798:			; <UNDEFINED> instruction: 0x8c21ea98
    779c:	b	ffcc5790 <fu_device_get_progress@plt+0xffcc218c>
    77a0:	mcr	7, 2, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    77a4:	strbmi	r4, [r8], -r1, lsl #12
    77a8:	b	fe3c579c <fu_device_get_progress@plt+0xfe3c2198>
    77ac:	mvnsvc	pc, pc, asr #12
    77b0:	mrrc	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    77b4:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}^
    77b8:			; <UNDEFINED> instruction: 0xf0002a00
    77bc:	bmi	1667a20 <fu_device_get_progress@plt+0x166441c>
    77c0:	bls	fe442fe8 <fu_device_get_progress@plt+0xfe43f9e4>
    77c4:	ldrdlt	pc, [r0, #-143]!	; 0xffffff71
    77c8:			; <UNDEFINED> instruction: 0xf8df2600
    77cc:	ldrbtmi	sl, [sl], #-352	; 0xfffffea0
    77d0:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    77d4:	mlas	sp, r1, r6, r4
    77d8:	strpl	lr, [r0, #-2509]	; 0xfffff633
    77dc:	b	ff7c57d0 <fu_device_get_progress@plt+0xff7c21cc>
    77e0:	ldmdbmi	r4, {r0, r1, r4, r6, r9, fp, lr}^
    77e4:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    77e8:	ldrbtmi	r9, [r9], #-1281	; 0xfffffaff
    77ec:	strmi	r9, [r7], -r0, lsl #10
    77f0:			; <UNDEFINED> instruction: 0xf7fb4620
    77f4:			; <UNDEFINED> instruction: 0x4629ead4
    77f8:	bcs	443060 <fu_device_get_progress@plt+0x43fa5c>
    77fc:	strtmi	r4, [r0], -r3, lsl #12
    7800:			; <UNDEFINED> instruction: 0xf003461d
    7804:	ldrtmi	pc, [r9], -fp, lsl #28	; <UNPREDICTABLE>
    7808:	strtmi	r4, [r0], -r3, lsl #12
    780c:			; <UNDEFINED> instruction: 0xf7fb461f
    7810:	strtmi	lr, [r9], -r8, lsr #28
    7814:			; <UNDEFINED> instruction: 0xf7fb4620
    7818:	svccs	0x0000ee24
    781c:			; <UNDEFINED> instruction: 0xf7fbd063
    7820:	strmi	lr, [r1], -r4, ror #23
    7824:	beq	fe44308c <fu_device_get_progress@plt+0xfe43fa88>
    7828:	b	13c581c <fu_device_get_progress@plt+0x13c2218>
    782c:			; <UNDEFINED> instruction: 0xf7fb4604
    7830:	strmi	lr, [r1], -lr, ror #24
    7834:			; <UNDEFINED> instruction: 0xf7fb4638
    7838:	strmi	lr, [r1], -r8, asr #20
    783c:			; <UNDEFINED> instruction: 0xf7fb4620
    7840:			; <UNDEFINED> instruction: 0x4638eb3c
    7844:	stcl	7, cr15, [lr, #1004]	; 0x3ec
    7848:	strcc	r9, [r1], -r3, lsl #22
    784c:	ldmdavs	sl, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
    7850:	ldmdble	ip, {r1, r4, r5, r7, r9, lr}
    7854:	strcs	r6, [r0, #-2075]	; 0xfffff7e5
    7858:			; <UNDEFINED> instruction: 0xf8534629
    785c:	strtmi	r4, [r0], -r6, lsr #32
    7860:			; <UNDEFINED> instruction: 0xf99ef004
    7864:			; <UNDEFINED> instruction: 0x46074659
    7868:	stc	7, cr15, [ip, #-1004]	; 0xfffffc14
    786c:	ldrbmi	r4, [r2], -r3, asr #12
    7870:	strmi	r4, [r4], r9, asr #12
    7874:			; <UNDEFINED> instruction: 0xf1bc4620
    7878:			; <UNDEFINED> instruction: 0xd1ad0f00
    787c:	ldrtmi	r4, [fp], -lr, lsr #20
    7880:	orrcs	r4, r0, lr, lsr #16
    7884:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7888:	mrrc	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    788c:	stmdbls	r3, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7890:	addsmi	r2, sl, #67108864	; 0x4000000
    7894:	bls	fe4430fc <fu_device_get_progress@plt+0xfe43faf8>
    7898:	stmdble	sl!, {r0, r1, r3, r8, sp, lr}
    789c:	orrcs	r4, r0, r8, lsr #20
    78a0:	ldrbtmi	r4, [sl], #-2088	; 0xfffff7d8
    78a4:			; <UNDEFINED> instruction: 0xf7fb4478
    78a8:	cdp	12, 1, cr14, cr8, cr4, {2}
    78ac:			; <UNDEFINED> instruction: 0x21030a90
    78b0:			; <UNDEFINED> instruction: 0xf9f4f001
    78b4:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78b8:	strbmi	r4, [r0], -r1, lsl #12
    78bc:	b	1458b0 <fu_device_get_progress@plt+0x1422ac>
    78c0:			; <UNDEFINED> instruction: 0xf7fb2101
    78c4:			; <UNDEFINED> instruction: 0x4648eb5e
    78c8:	ldc	7, cr15, [r4], #1004	; 0x3ec
    78cc:			; <UNDEFINED> instruction: 0xf1b94607
    78d0:	andle	r0, r2, r0, lsl #30
    78d4:			; <UNDEFINED> instruction: 0xf7fb4648
    78d8:	ldrtmi	lr, [r8], -r6, lsl #27
    78dc:	ldc	0, cr11, [sp], #20
    78e0:	pop	{r1, r8, r9, fp, pc}
    78e4:	mrc	15, 0, r8, cr8, cr0, {7}
    78e8:			; <UNDEFINED> instruction: 0xe7f09a90
    78ec:	movwcs	r9, #6659	; 0x1a03
    78f0:	tstcs	r2, r3, lsl r1
    78f4:			; <UNDEFINED> instruction: 0xf0014648
    78f8:			; <UNDEFINED> instruction: 0xe7dbf9d1
    78fc:			; <UNDEFINED> instruction: 0xf7fb4607
    7900:	andls	lr, r3, sl, lsr #21
    7904:			; <UNDEFINED> instruction: 0xf7ff4640
    7908:	blmi	40674c <fu_device_get_progress@plt+0x403148>
    790c:	ldrtmi	r9, [sl], -r3, lsl #18
    7910:	andls	r4, r0, fp, ror r4
    7914:	beq	44317c <fu_device_get_progress@plt+0x43fb78>
    7918:	b	1fc590c <fu_device_get_progress@plt+0x1fc2308>
    791c:	svclt	0x0000e7dd
    7920:	andeq	r9, r1, r8, asr #17
    7924:	strdeq	r7, [r0], -r6
    7928:	ldrdeq	r7, [r0], -r0
    792c:			; <UNDEFINED> instruction: 0xffffe73f
    7930:			; <UNDEFINED> instruction: 0xffffe70f
    7934:	andeq	r7, r0, lr, ror #11
    7938:	andeq	r7, r0, ip, lsr #10
    793c:	andeq	r6, r0, r2, ror #5
    7940:	andeq	r7, r0, r6, asr #10
    7944:	andeq	r6, r0, r4, asr #5
    7948:	andeq	r7, r0, r8, ror #8
    794c:	blmi	774658 <fu_device_get_progress@plt+0x771054>
    7950:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    7954:	stmdavs	lr, {r0, r1, r7, ip, sp, pc}
    7958:	ldmdavs	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    795c:			; <UNDEFINED> instruction: 0xf7fb4605
    7960:	andcs	lr, r3, #3899392	; 0x3b8000
    7964:	ldrtmi	r4, [r0], -r1, lsl #12
    7968:	stc	7, cr15, [r4], {251}	; 0xfb
    796c:	andlt	fp, r3, r8, lsl #18
    7970:	strdcs	fp, [r0, -r0]
    7974:			; <UNDEFINED> instruction: 0xf7ff4628
    7978:	stmdacs	r0, {r0, r6, r7, sl, fp, ip, sp, lr, pc}
    797c:	ldrtmi	sp, [sp], #-247	; 0xffffff09
    7980:	stmdacs	sl, {r3, r5, r6, fp, sp, lr}
    7984:	stmiavs	fp!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    7988:	rscsle	r2, r0, r0, lsl #22
    798c:	tstle	r8, fp, lsl #22
    7990:	strtmi	r4, [r0], -sp, lsl #18
    7994:	andlt	r4, r3, r9, ror r4
    7998:	ldrhtmi	lr, [r0], #141	; 0x8d
    799c:	bllt	ffa45990 <fu_device_get_progress@plt+0xffa4238c>
    79a0:			; <UNDEFINED> instruction: 0xf7fe4770
    79a4:	andls	pc, r1, r1, asr r8	; <UNPREDICTABLE>
    79a8:			; <UNDEFINED> instruction: 0xf7fe68a8
    79ac:	stmdbmi	r7, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}
    79b0:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
    79b4:	strtmi	r4, [r0], -r3, lsl #12
    79b8:	pop	{r0, r1, ip, sp, pc}
    79bc:			; <UNDEFINED> instruction: 0xf7fb40f0
    79c0:	svclt	0x0000bbd7
    79c4:			; <UNDEFINED> instruction: 0x000196b6
    79c8:	andeq	r7, r0, r8, ror r4
    79cc:	andeq	r7, r0, r6, ror r4
    79d0:			; <UNDEFINED> instruction: 0x460eb5f0
    79d4:	addlt	r4, sp, r7, lsr fp
    79d8:			; <UNDEFINED> instruction: 0x46054937
    79dc:	ldrbtmi	r4, [fp], #-2615	; 0xfffff5c9
    79e0:	svcge	0x000a4479
    79e4:	stmpl	sl, {r2, r3, r4, fp, sp, lr}
    79e8:	ldmdavs	r2, {r2, sl, lr}
    79ec:			; <UNDEFINED> instruction: 0xf04f920b
    79f0:			; <UNDEFINED> instruction: 0xf7fb0200
    79f4:	strmi	lr, [r1], -sl, lsl #24
    79f8:			; <UNDEFINED> instruction: 0xf7fb4628
    79fc:			; <UNDEFINED> instruction: 0xf7fbe966
    7a00:	blvs	882b40 <fu_device_get_progress@plt+0x87f53c>
    7a04:	mlami	r8, r4, r8, pc	; <UNPREDICTABLE>
    7a08:	vst2.8	{d18-d21}, [pc], r1
    7a0c:			; <UNDEFINED> instruction: 0x461a7c7a
    7a10:	ldrmi	r9, [r9], -r6, lsl #2
    7a14:	strcs	r9, [r0], #-1026	; 0xfffffbfe
    7a18:	strls	r9, [r7], #-1800	; 0xfffff8f8
    7a1c:	strmi	lr, [r4], #-2509	; 0xfffff633
    7a20:	stmib	sp, {r0, r1, sl, ip, pc}^
    7a24:	strls	r4, [sl], #-3072	; 0xfffff400
    7a28:	stcl	7, cr15, [sl, #1004]	; 0x3ec
    7a2c:	cmnlt	r0, r1, lsl #8
    7a30:	tstlt	r8, sl, lsl #16
    7a34:	b	1c45a28 <fu_device_get_progress@plt+0x1c42424>
    7a38:	blmi	81a2c4 <fu_device_get_progress@plt+0x816cc0>
    7a3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a40:	blls	2e1ab0 <fu_device_get_progress@plt+0x2de4ac>
    7a44:	teqle	r2, sl, asr r0
    7a48:	andlt	r4, sp, r0, lsr #12
    7a4c:	stcls	13, cr11, [sl], {240}	; 0xf0
    7a50:	ldmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a54:	strmi	r2, [r1], -r3, lsl #4
    7a58:			; <UNDEFINED> instruction: 0xf7fb4620
    7a5c:	cmplt	r0, ip, lsl #24
    7a60:	orrcs	r9, r0, sl, lsl #22
    7a64:	strcs	r4, [r1], #-2583	; 0xfffff5e9
    7a68:	ldmvs	fp, {r0, r1, r2, r4, fp, lr}
    7a6c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7a70:	bl	17c5a64 <fu_device_get_progress@plt+0x17c2460>
    7a74:	stcls	7, cr14, [sl], {220}	; 0xdc
    7a78:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a7c:	strmi	r2, [r1], -r8, lsl #4
    7a80:			; <UNDEFINED> instruction: 0xf7fb4620
    7a84:			; <UNDEFINED> instruction: 0x4604ebf8
    7a88:	mvnle	r2, r0, lsl #16
    7a8c:			; <UNDEFINED> instruction: 0x46284639
    7a90:			; <UNDEFINED> instruction: 0xff5cf7ff
    7a94:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a98:	blmi	32eec8 <fu_device_get_progress@plt+0x32b8c4>
    7a9c:	stmiavs	sp!, {r1, r3, r9, sp}
    7aa0:	strls	r4, [r0, #-1147]	; 0xfffffb85
    7aa4:	ldrtmi	r4, [r0], -r1, lsl #12
    7aa8:	ldmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7aac:			; <UNDEFINED> instruction: 0xf7fbe7c0
    7ab0:	svclt	0x0000e9ba
    7ab4:	andeq	r9, r1, sl, lsr #12
    7ab8:			; <UNDEFINED> instruction: 0x000192b0
    7abc:	andeq	r0, r0, r0, ror #6
    7ac0:	andeq	r9, r1, r4, asr r2
    7ac4:	andeq	r7, r0, r8, asr #7
    7ac8:	strdeq	r6, [r0], -sl
    7acc:			; <UNDEFINED> instruction: 0x000073b4
    7ad0:	mvnsmi	lr, sp, lsr #18
    7ad4:	ldmdbmi	r9, {r1, r2, r3, r9, sl, lr}^
    7ad8:	bmi	1673d18 <fu_device_get_progress@plt+0x1670714>
    7adc:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    7ae0:	stmpl	sl, {r3, r4, r6, r8, r9, fp, lr}
    7ae4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    7ae8:			; <UNDEFINED> instruction: 0xf04f920d
    7aec:	ldmdavs	sp, {r9}
    7af0:	bl	fe2c5ae4 <fu_device_get_progress@plt+0xfe2c24e0>
    7af4:	strtmi	r4, [r0], -r1, lsl #12
    7af8:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7afc:	bl	ff3c5af0 <fu_device_get_progress@plt+0xff3c24ec>
    7b00:	movwls	r2, #49920	; 0xc300
    7b04:			; <UNDEFINED> instruction: 0xf7fe4607
    7b08:			; <UNDEFINED> instruction: 0x2c00fa13
    7b0c:	stmdavs	r3!, {r0, r2, r3, r4, r6, ip, lr, pc}
    7b10:	tstlt	r3, r1, lsl #12
    7b14:	addsmi	r6, r8, #1769472	; 0x1b0000
    7b18:	strtmi	sp, [r0], -r4
    7b1c:	stcl	7, cr15, [lr], #-1004	; 0xfffffc14
    7b20:	subsle	r2, r2, r0, lsl #16
    7b24:	ldmdavs	r3!, {r1, r2, r5, r6, r7, r8, ip, sp, pc}
    7b28:	stmdbmi	r7, {r0, r1, r4, r6, r7, r8, ip, sp, pc}^
    7b2c:	bmi	11d0f34 <fu_device_get_progress@plt+0x11cd930>
    7b30:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    7b34:			; <UNDEFINED> instruction: 0xf501447a
    7b38:	ldrbtmi	r7, [r8], #-295	; 0xfffffed9
    7b3c:	b	13c5b30 <fu_device_get_progress@plt+0x13c252c>
    7b40:	tstlt	r8, ip, lsl #16
    7b44:	stmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b48:	blmi	f5a458 <fu_device_get_progress@plt+0xf56e54>
    7b4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7b50:	blls	361bc0 <fu_device_get_progress@plt+0x35e5bc>
    7b54:	qdsuble	r4, sl, pc	; <UNPREDICTABLE>
    7b58:	andlt	r4, lr, r8, lsr #12
    7b5c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7b60:	suble	r2, r8, r0, lsl #30
    7b64:	stmdaeq	r5, {r2, r8, r9, fp, sp, lr, pc}
    7b68:	ldrdpl	pc, [r4], -r8
    7b6c:			; <UNDEFINED> instruction: 0xf7fbb955
    7b70:	strmi	lr, [r1], -sl, lsl #17
    7b74:			; <UNDEFINED> instruction: 0xf7fb4620
    7b78:	ldmdbmi	r7!, {r3, r5, r7, fp, sp, lr, pc}
    7b7c:			; <UNDEFINED> instruction: 0xf7fb4479
    7b80:	bllt	1c41d18 <fu_device_get_progress@plt+0x1c3e714>
    7b84:			; <UNDEFINED> instruction: 0x46204631
    7b88:	blx	1845b8e <fu_device_get_progress@plt+0x184258a>
    7b8c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7b90:			; <UNDEFINED> instruction: 0xf8d8d0d6
    7b94:	movwcs	ip, #4144	; 0x1030
    7b98:	mlapl	r8, r8, r8, pc	; <UNPREDICTABLE>
    7b9c:			; <UNDEFINED> instruction: 0x461a4638
    7ba0:			; <UNDEFINED> instruction: 0xf8cdaf0c
    7ba4:			; <UNDEFINED> instruction: 0x4619c018
    7ba8:	stceq	0, cr15, [r6], {79}	; 0x4f
    7bac:	strls	r9, [r8, -r2, lsl #10]
    7bb0:	strls	r2, [r7, #-1280]	; 0xfffffb00
    7bb4:	strpl	lr, [r4, #-2509]	; 0xfffff633
    7bb8:	stmib	sp, {r0, r1, r8, sl, ip, pc}^
    7bbc:			; <UNDEFINED> instruction: 0xf7fbc500
    7bc0:	strmi	lr, [r5], -r0, lsl #26
    7bc4:	strcs	fp, [r1, #-824]	; 0xfffffcc8
    7bc8:	stmdbmi	r4!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    7bcc:	bmi	910fd4 <fu_device_get_progress@plt+0x90d9d0>
    7bd0:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    7bd4:			; <UNDEFINED> instruction: 0xf501447a
    7bd8:	ldrbtmi	r7, [r8], #-295	; 0xfffffed9
    7bdc:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7be0:			; <UNDEFINED> instruction: 0xf7fbe7ae
    7be4:	blmi	8420cc <fu_device_get_progress@plt+0x83eac8>
    7be8:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    7bec:	ldrtmi	r4, [r0], -r1, lsl #12
    7bf0:	ldcl	7, cr15, [r4], {251}	; 0xfb
    7bf4:			; <UNDEFINED> instruction: 0xf7fbe7a4
    7bf8:	ldrtmi	lr, [sp], -lr, lsr #18
    7bfc:	strtmi	r9, [r0], -fp
    7c00:	blx	4c5c04 <fu_device_get_progress@plt+0x4c2600>
    7c04:	stmdbls	fp, {r0, r3, r4, r8, r9, fp, lr}
    7c08:	ldrbtmi	r4, [fp], #-1594	; 0xfffff9c6
    7c0c:	ldrtmi	r9, [r0], -r0
    7c10:	stmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c14:			; <UNDEFINED> instruction: 0x4639e794
    7c18:			; <UNDEFINED> instruction: 0xf7ff4620
    7c1c:			; <UNDEFINED> instruction: 0xf7fbfe97
    7c20:			; <UNDEFINED> instruction: 0x9c0ce91a
    7c24:	andcs	r4, sl, #18432	; 0x4800
    7c28:	ldrbtmi	r6, [fp], #-2212	; 0xfffff75c
    7c2c:	strmi	r9, [r1], -r0, lsl #8
    7c30:			; <UNDEFINED> instruction: 0xf7fb4630
    7c34:			; <UNDEFINED> instruction: 0xe783e8f2
    7c38:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c3c:			; <UNDEFINED> instruction: 0x000191b2
    7c40:	andeq	r0, r0, r0, ror #6
    7c44:	andeq	r9, r1, r4, lsr #10
    7c48:	andeq	r7, r0, r2, lsl #13
    7c4c:	muleq	r0, ip, r0
    7c50:	andeq	r6, r0, lr, lsr #32
    7c54:	andeq	r9, r1, r4, asr #2
    7c58:	andeq	r6, r0, r4, lsl #31
    7c5c:	andeq	r7, r0, r2, ror #11
    7c60:	andeq	r6, r0, ip, lsr #25
    7c64:	andeq	r5, r0, lr, lsl #31
    7c68:	andeq	r7, r0, lr, lsr #5
    7c6c:	andeq	r7, r0, r6, ror #4
    7c70:	andeq	r7, r0, lr, lsl #5
    7c74:	mvnsmi	lr, sp, lsr #18
    7c78:	ldmdbmi	r9, {r1, r2, r3, r9, sl, lr}^
    7c7c:	bmi	1673ebc <fu_device_get_progress@plt+0x16708b8>
    7c80:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    7c84:	stmpl	sl, {r3, r4, r6, r8, r9, fp, lr}
    7c88:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    7c8c:			; <UNDEFINED> instruction: 0xf04f920d
    7c90:	ldmdavs	sp, {r9}
    7c94:	b	fee45c88 <fu_device_get_progress@plt+0xfee42684>
    7c98:	strtmi	r4, [r0], -r1, lsl #12
    7c9c:	ldmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ca0:	b	fff45c94 <fu_device_get_progress@plt+0xfff42690>
    7ca4:	movwls	r2, #49920	; 0xc300
    7ca8:			; <UNDEFINED> instruction: 0xf7fe4607
    7cac:			; <UNDEFINED> instruction: 0x2c00f941
    7cb0:	stmdavs	r3!, {r0, r2, r3, r4, r6, ip, lr, pc}
    7cb4:	tstlt	r3, r1, lsl #12
    7cb8:	addsmi	r6, r8, #1769472	; 0x1b0000
    7cbc:	strtmi	sp, [r0], -r4
    7cc0:	bl	fe745cb4 <fu_device_get_progress@plt+0xfe7426b0>
    7cc4:	subsle	r2, r2, r0, lsl #16
    7cc8:	ldmdavs	r3!, {r1, r2, r5, r6, r7, r8, ip, sp, pc}
    7ccc:	stmdbmi	r7, {r0, r1, r4, r6, r7, r8, ip, sp, pc}^
    7cd0:	bmi	11d10d8 <fu_device_get_progress@plt+0x11cdad4>
    7cd4:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    7cd8:			; <UNDEFINED> instruction: 0xf501447a
    7cdc:	ldrbtmi	r7, [r8], #-300	; 0xfffffed4
    7ce0:	ldmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ce4:	tstlt	r8, ip, lsl #16
    7ce8:	ldmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cec:	blmi	f5a5fc <fu_device_get_progress@plt+0xf56ff8>
    7cf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7cf4:	blls	361d64 <fu_device_get_progress@plt+0x35e760>
    7cf8:	qdsuble	r4, sl, pc	; <UNPREDICTABLE>
    7cfc:	andlt	r4, lr, r8, lsr #12
    7d00:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7d04:	suble	r2, r8, r0, lsl #30
    7d08:	stmdaeq	r5, {r2, r8, r9, fp, sp, lr, pc}
    7d0c:	ldrdpl	pc, [r4], -r8
    7d10:			; <UNDEFINED> instruction: 0xf7fab955
    7d14:			; <UNDEFINED> instruction: 0x4601efb8
    7d18:			; <UNDEFINED> instruction: 0xf7fa4620
    7d1c:	ldmdbmi	r7!, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    7d20:			; <UNDEFINED> instruction: 0xf7fa4479
    7d24:	bllt	1c43b74 <fu_device_get_progress@plt+0x1c40570>
    7d28:			; <UNDEFINED> instruction: 0x46204631
    7d2c:	blx	fe3c5d30 <fu_device_get_progress@plt+0xfe3c272c>
    7d30:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7d34:			; <UNDEFINED> instruction: 0xf8d8d0d6
    7d38:	movwcs	ip, #4144	; 0x1030
    7d3c:	mlapl	r8, r8, r8, pc	; <UNPREDICTABLE>
    7d40:			; <UNDEFINED> instruction: 0x461a4638
    7d44:			; <UNDEFINED> instruction: 0xf8cdaf0c
    7d48:			; <UNDEFINED> instruction: 0x4619c018
    7d4c:	stceq	0, cr15, [r4], {79}	; 0x4f
    7d50:	strls	r9, [r8, -r2, lsl #10]
    7d54:	strls	r2, [r7, #-1280]	; 0xfffffb00
    7d58:	strpl	lr, [r4, #-2509]	; 0xfffff633
    7d5c:	stmib	sp, {r0, r1, r8, sl, ip, pc}^
    7d60:			; <UNDEFINED> instruction: 0xf7fbc500
    7d64:	strmi	lr, [r5], -lr, lsr #24
    7d68:	strcs	fp, [r1, #-824]	; 0xfffffcc8
    7d6c:	stmdbmi	r4!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    7d70:	bmi	911178 <fu_device_get_progress@plt+0x90db74>
    7d74:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    7d78:			; <UNDEFINED> instruction: 0xf501447a
    7d7c:	ldrbtmi	r7, [r8], #-300	; 0xfffffed4
    7d80:	stmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d84:			; <UNDEFINED> instruction: 0xf7fbe7ae
    7d88:	blmi	841f28 <fu_device_get_progress@plt+0x83e924>
    7d8c:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    7d90:	ldrtmi	r4, [r0], -r1, lsl #12
    7d94:	stc	7, cr15, [r2], {251}	; 0xfb
    7d98:			; <UNDEFINED> instruction: 0xf7fbe7a4
    7d9c:			; <UNDEFINED> instruction: 0x463de85c
    7da0:	strtmi	r9, [r0], -fp
    7da4:			; <UNDEFINED> instruction: 0xf940f7ff
    7da8:	stmdbls	fp, {r0, r3, r4, r8, r9, fp, lr}
    7dac:	ldrbtmi	r4, [fp], #-1594	; 0xfffff9c6
    7db0:	ldrtmi	r9, [r0], -r0
    7db4:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7db8:			; <UNDEFINED> instruction: 0x4639e794
    7dbc:			; <UNDEFINED> instruction: 0xf7ff4620
    7dc0:			; <UNDEFINED> instruction: 0xf7fbfdc5
    7dc4:	stcls	8, cr14, [ip], {72}	; 0x48
    7dc8:	andcs	r4, sl, #18432	; 0x4800
    7dcc:	ldrbtmi	r6, [fp], #-2212	; 0xfffff75c
    7dd0:	strmi	r9, [r1], -r0, lsl #8
    7dd4:			; <UNDEFINED> instruction: 0xf7fb4630
    7dd8:	str	lr, [r3, r0, lsr #16]
    7ddc:	stmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7de0:	andeq	r9, r1, lr
    7de4:	andeq	r0, r0, r0, ror #6
    7de8:	andeq	r9, r1, r0, lsl #7
    7dec:	ldrdeq	r7, [r0], -lr
    7df0:	strdeq	r6, [r0], -r8
    7df4:	andeq	r5, r0, sl, lsl #29
    7df8:	andeq	r8, r1, r0, lsr #31
    7dfc:	andeq	r6, r0, r0, ror #27
    7e00:	andeq	r7, r0, lr, lsr r4
    7e04:	andeq	r6, r0, r8, lsl #22
    7e08:	andeq	r5, r0, sl, ror #27
    7e0c:	andeq	r7, r0, sl, lsl #2
    7e10:	andeq	r7, r0, r2, lsr #2
    7e14:	andeq	r7, r0, r2, lsr r1
    7e18:	ldrblt	r4, [r0, #-2845]!	; 0xfffff4e3
    7e1c:			; <UNDEFINED> instruction: 0x4604447b
    7e20:	ldmdavs	lr, {r0, r2, r3, r9, sl, lr}
    7e24:	blx	1ac5e28 <fu_device_get_progress@plt+0x1ac2824>
    7e28:	stmibne	r3!, {r3, r4, r6, r8, ip, sp, pc}
    7e2c:	bcc	e1f9c <fu_device_get_progress@plt+0xde998>
    7e30:	stmdale	r5, {r0, r1, r2, r9, fp, sp}
    7e34:			; <UNDEFINED> instruction: 0xf002e8df
    7e38:	streq	r0, [r6], #-1030	; 0xfffffbfa
    7e3c:	stmdbne	r6, {r2, sl}
    7e40:	ldcllt	0, cr2, [r0, #-4]!
    7e44:			; <UNDEFINED> instruction: 0xf7fd6898
    7e48:	bmi	4c7784 <fu_device_get_progress@plt+0x4c4180>
    7e4c:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    7e50:	ldmdami	r1, {r0, r1, r9, sl, lr}
    7e54:			; <UNDEFINED> instruction: 0xf7fb4478
    7e58:	strtmi	lr, [r9], -ip, ror #18
    7e5c:			; <UNDEFINED> instruction: 0xf7ff4620
    7e60:	stmdacc	r0, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    7e64:	andcs	fp, r1, r8, lsl pc
    7e68:	ldmvs	r8, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7e6c:	mrc2	7, 1, pc, cr10, cr13, {7}
    7e70:	orrcs	r4, r0, sl, lsl #20
    7e74:			; <UNDEFINED> instruction: 0x4603447a
    7e78:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    7e7c:	ldmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e80:	strtmi	r4, [r0], -r9, lsr #12
    7e84:	mrc2	7, 7, pc, cr6, cr15, {7}
    7e88:	svclt	0x00183800
    7e8c:	ldcllt	0, cr2, [r0, #-4]!
    7e90:	andeq	r9, r1, ip, ror #3
    7e94:	ldrdeq	r7, [r0], -sl
    7e98:	andeq	r5, r0, r4, lsl sp
    7e9c:	andeq	r7, r0, ip, asr #1
    7ea0:	andeq	r5, r0, lr, ror #25
    7ea4:			; <UNDEFINED> instruction: 0x460cb538
    7ea8:			; <UNDEFINED> instruction: 0xf7fe4605
    7eac:	strmi	pc, [r1], -r1, asr #16
    7eb0:			; <UNDEFINED> instruction: 0xf7fa4628
    7eb4:	strtmi	lr, [r1], -sl, lsl #30
    7eb8:	ldrhtmi	lr, [r8], -sp
    7ebc:	svclt	0x00acf7ff
    7ec0:	mvnsmi	lr, #737280	; 0xb4000
    7ec4:	strmi	fp, [r6], -r5, lsl #1
    7ec8:			; <UNDEFINED> instruction: 0xf7fe460d
    7ecc:			; <UNDEFINED> instruction: 0x4601f831
    7ed0:			; <UNDEFINED> instruction: 0xf7fa4630
    7ed4:	blmi	1583ac4 <fu_device_get_progress@plt+0x15804c0>
    7ed8:			; <UNDEFINED> instruction: 0xf8d3447b
    7edc:	strmi	r8, [r4], -r0
    7ee0:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ee4:	ldrtmi	r4, [r0], -r1, lsl #12
    7ee8:	mcr	7, 7, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7eec:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ef0:			; <UNDEFINED> instruction: 0xf7fe4681
    7ef4:	msrlt	CPSR_fs, #1900544	; 0x1d0000
    7ef8:	strmi	r6, [r1], -r3, lsr #16
    7efc:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    7f00:	mulle	r3, r8, r2
    7f04:			; <UNDEFINED> instruction: 0xf7fb4620
    7f08:	bicslt	lr, r8, sl, ror sl
    7f0c:	stmdavs	fp!, {r0, r2, r7, r8, ip, sp, pc}
    7f10:	stmdbmi	r7, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    7f14:	bmi	11d1b1c <fu_device_get_progress@plt+0x11ce518>
    7f18:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    7f1c:			; <UNDEFINED> instruction: 0xf501447a
    7f20:	ldrbtmi	r7, [r8], #-306	; 0xfffffece
    7f24:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f28:	andlt	r4, r5, r8, lsr r6
    7f2c:	mvnshi	lr, #12386304	; 0xbd0000
    7f30:	strtmi	r4, [r0], -r9, lsr #12
    7f34:			; <UNDEFINED> instruction: 0xff70f7ff
    7f38:			; <UNDEFINED> instruction: 0x2700b998
    7f3c:	andlt	r4, r5, r8, lsr r6
    7f40:	mvnshi	lr, #12386304	; 0xbd0000
    7f44:	smladxcs	r0, sp, r9, r4
    7f48:	ldmdami	lr!, {r0, r2, r3, r4, r5, r9, fp, lr}
    7f4c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7f50:	teqvc	r2, r1, lsl #10	; <UNPREDICTABLE>
    7f54:			; <UNDEFINED> instruction: 0xf7fb4478
    7f58:	ldrtmi	lr, [r8], -r2, asr #16
    7f5c:	pop	{r0, r2, ip, sp, pc}
    7f60:			; <UNDEFINED> instruction: 0xf7fb83f0
    7f64:	strmi	lr, [r1], -ip, asr #19
    7f68:			; <UNDEFINED> instruction: 0xf7fa4630
    7f6c:			; <UNDEFINED> instruction: 0xf44feeae
    7f70:	movwcs	r5, #512	; 0x200
    7f74:	svc	0x0026f7fa
    7f78:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    7f7c:			; <UNDEFINED> instruction: 0xf1b9d141
    7f80:	suble	r0, r3, r0, lsl #30
    7f84:	streq	lr, [r8, -r4, lsl #22]
    7f88:	cmnlt	r3, #8060928	; 0x7b0000
    7f8c:	strtmi	r4, [r0], -r9, lsr #12
    7f90:			; <UNDEFINED> instruction: 0xf95cf7ff
    7f94:	sbcsle	r2, r0, r0, lsl #16
    7f98:	ldrtmi	r2, [r0], -r4, lsl #2
    7f9c:	svc	0x00f0f7fa
    7fa0:	strtmi	r4, [r0], -r9, lsr #12
    7fa4:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    7fa8:	sbcle	r2, r6, r0, lsl #16
    7fac:	andcc	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    7fb0:	strle	r0, [ip], #-1819	; 0xfffff8e5
    7fb4:	orrcs	r4, r0, r4, lsr #20
    7fb8:	ldrbtmi	r4, [sl], #-2084	; 0xfffff7dc
    7fbc:			; <UNDEFINED> instruction: 0xf7fb4478
    7fc0:			; <UNDEFINED> instruction: 0x4629e8b8
    7fc4:			; <UNDEFINED> instruction: 0xf7ff4620
    7fc8:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
    7fcc:	movwcs	sp, #181	; 0xb5
    7fd0:	mvnshi	r4, #48, 12	; 0x3000000
    7fd4:			; <UNDEFINED> instruction: 0xf7fa2101
    7fd8:			; <UNDEFINED> instruction: 0x4630efd4
    7fdc:	addmi	pc, r0, #1325400064	; 0x4f000000
    7fe0:	strcs	r2, [r1, -r0, lsl #6]
    7fe4:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fe8:			; <UNDEFINED> instruction: 0xf7fae7a8
    7fec:	strmi	lr, [r1], -ip, asr #28
    7ff0:			; <UNDEFINED> instruction: 0xf7fa4620
    7ff4:	ldmdbmi	r6, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    7ff8:			; <UNDEFINED> instruction: 0xf7fa4479
    7ffc:	stmdacs	r0, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    8000:	strcs	sp, [r1, -r4, asr #1]
    8004:	andlt	r4, r5, r8, lsr r6
    8008:	mvnshi	lr, #12386304	; 0xbd0000
    800c:	svc	0x0022f7fa
    8010:	strtmi	r9, [r0], -r3
    8014:			; <UNDEFINED> instruction: 0xf808f7ff
    8018:	stmdbls	r3, {r1, r2, r3, r8, r9, fp, lr}
    801c:	ldrbtmi	r4, [fp], #-1594	; 0xfffff9c6
    8020:	strtmi	r9, [r8], -r0
    8024:	mrc	7, 7, APSR_nzcv, cr8, cr10, {7}
    8028:	svclt	0x0000e788
    802c:	andeq	r9, r1, r0, lsr r1
    8030:	muleq	r0, sl, r2
    8034:			; <UNDEFINED> instruction: 0x00006cb4
    8038:	andeq	r5, r0, r6, asr #24
    803c:	andeq	r7, r0, r8, ror #4
    8040:	andeq	r7, r0, r6
    8044:	andeq	r5, r0, r4, lsl ip
    8048:	ldrdeq	r6, [r0], -sl
    804c:	andeq	r5, r0, ip, lsr #23
    8050:	andeq	r6, r0, r8, lsl #22
    8054:	andeq	r6, r0, lr, asr #30
    8058:	ldrbmi	lr, [r0, sp, lsr #18]!
    805c:	strmi	r4, [sp], -r4, lsl #12
    8060:			; <UNDEFINED> instruction: 0xff66f7fd
    8064:	strtmi	r4, [r0], -r1, lsl #12
    8068:	mcr	7, 1, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    806c:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
    8070:			; <UNDEFINED> instruction: 0x4606681f
    8074:			; <UNDEFINED> instruction: 0xff5cf7fd
    8078:	stmdavs	r3!, {r2, r3, r4, r8, r9, ip, sp, pc}
    807c:	tstlt	r3, r1, lsl #12
    8080:	addsmi	r6, r8, #1769472	; 0x1b0000
    8084:	strtmi	sp, [r0], -r3
    8088:	ldmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    808c:	cmnlt	sp, r8, asr #3
    8090:	cmnlt	fp, fp, lsr #16
    8094:	smlsdcs	r0, r0, r9, r4
    8098:	ldmdami	r1, {r4, r6, r9, fp, lr}^
    809c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    80a0:	teqvc	r7, r1, lsl #10	; <UNPREDICTABLE>
    80a4:			; <UNDEFINED> instruction: 0xf7fa4478
    80a8:	shadd8mi	lr, r8, sl
    80ac:			; <UNDEFINED> instruction: 0x87f0e8bd
    80b0:	ldrtmi	r4, [r0], -r9, lsr #12
    80b4:	mrc2	7, 5, pc, cr0, cr15, {7}
    80b8:	strcs	fp, [r0, -r8, lsl #19]
    80bc:	pop	{r3, r4, r5, r9, sl, lr}
    80c0:	stmdbmi	r8, {r4, r5, r6, r7, r8, r9, sl, pc}^
    80c4:	bmi	1211ccc <fu_device_get_progress@plt+0x120e6c8>
    80c8:	ldrbtmi	r4, [r9], #-2120	; 0xfffff7b8
    80cc:			; <UNDEFINED> instruction: 0xf501447a
    80d0:	ldrbtmi	r7, [r8], #-311	; 0xfffffec9
    80d4:	svc	0x0082f7fa
    80d8:	pop	{r3, r4, r5, r9, sl, lr}
    80dc:			; <UNDEFINED> instruction: 0xf7fb87f0
    80e0:	strmi	lr, [r1], -lr, lsl #18
    80e4:			; <UNDEFINED> instruction: 0xf7fa4620
    80e8:			; <UNDEFINED> instruction: 0xf44fedf0
    80ec:	movwcs	r5, #512	; 0x200
    80f0:	mcr	7, 3, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    80f4:	smladcs	r1, r8, r9, fp
    80f8:	pop	{r3, r4, r5, r9, sl, lr}
    80fc:	strdcs	r8, [r4, -r0]
    8100:			; <UNDEFINED> instruction: 0xf7fa4620
    8104:	ldmdbmi	sl!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    8108:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    810c:	ldc	7, cr15, [ip, #1000]	; 0x3e8
    8110:	bl	1b6d18 <fu_device_get_progress@plt+0x1b3714>
    8114:			; <UNDEFINED> instruction: 0xf8d80807
    8118:	ldmdblt	r7, {r4, ip, sp, lr}^
    811c:	ldc	7, cr15, [r2, #1000]!	; 0x3e8
    8120:	ldrtmi	r4, [r0], -r1, lsl #12
    8124:	ldcl	7, cr15, [r0, #1000]	; 0x3e8
    8128:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    812c:	stc	7, cr15, [ip, #1000]	; 0x3e8
    8130:	ldrtmi	fp, [r0], -r8, lsl #23
    8134:	tstcs	r0, sl, lsr #12
    8138:	mrc2	7, 4, pc, cr2, cr14, {7}
    813c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8140:			; <UNDEFINED> instruction: 0x4629d0bb
    8144:			; <UNDEFINED> instruction: 0xf94ef003
    8148:	stmiblt	r8!, {r0, r1, r2, r9, sl, lr}
    814c:			; <UNDEFINED> instruction: 0xf7fb4630
    8150:	ldr	lr, [r3, sl, asr #18]!
    8154:	ldrtmi	r4, [r0], -r9, lsr #12
    8158:	ldc2	7, cr15, [sl], #-1020	; 0xfffffc04
    815c:	adcle	r2, ip, r0, lsl #16
    8160:	tstcs	r1, r0, lsr #12
    8164:	svc	0x000cf7fa
    8168:	vst1.8	{d20-d22}, [pc :128], r0
    816c:	movwcs	r4, #640	; 0x280
    8170:			; <UNDEFINED> instruction: 0xf7fa2701
    8174:	str	lr, [r1, r6, ror #30]!
    8178:	strtmi	r2, [r0], -r0, lsl #6
    817c:	andscc	pc, lr, r8, lsr #17
    8180:			; <UNDEFINED> instruction: 0xf7fa2101
    8184:			; <UNDEFINED> instruction: 0x4620eefe
    8188:	addmi	pc, r0, #1325400064	; 0x4f000000
    818c:	strcs	r2, [r1, -r0, lsl #6]
    8190:	svc	0x0056f7fa
    8194:	bmi	642104 <fu_device_get_progress@plt+0x63eb00>
    8198:	ldmdami	r8, {r7, r8, sp}
    819c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    81a0:	svc	0x00c6f7fa
    81a4:	ldrtmi	r4, [r9], -sl, lsr #12
    81a8:			; <UNDEFINED> instruction: 0xf7fe4630
    81ac:	pkhtbmi	pc, r1, r9, asr #28	; <UNPREDICTABLE>
    81b0:	addle	r2, r2, r0, lsl #16
    81b4:	ldrtmi	r4, [sl], -fp, lsr #12
    81b8:			; <UNDEFINED> instruction: 0xf0024639
    81bc:	pkhbtmi	pc, r2, r7, lsl #28	; <UNPREDICTABLE>
    81c0:			; <UNDEFINED> instruction: 0xf1ba4648
    81c4:	sbcle	r0, r2, r0, lsl #30
    81c8:	stmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81cc:			; <UNDEFINED> instruction: 0xf7fa4650
    81d0:	sbfx	lr, r8, #31, #15
    81d4:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    81d8:	andeq	r7, r0, r8, lsl r1
    81dc:	andeq	r6, r0, r2, lsr fp
    81e0:	andeq	r5, r0, r4, asr #21
    81e4:	andeq	r7, r0, sl, ror #1
    81e8:			; <UNDEFINED> instruction: 0x000067b4
    81ec:	muleq	r0, r6, sl
    81f0:			; <UNDEFINED> instruction: 0x00006eba
    81f4:	andeq	r6, r0, lr, lsr #29
    81f8:	andeq	r6, r0, r4, asr lr
    81fc:	andeq	r5, r0, sl, asr #19
    8200:	svcmi	0x00f0e92d
    8204:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    8208:	ldrmi	r8, [sp], -r4, lsl #22
    820c:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8210:			; <UNDEFINED> instruction: 0xf8df460c
    8214:			; <UNDEFINED> instruction: 0x46063438
    8218:	addlt	r4, fp, sl, ror r4
    821c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8220:			; <UNDEFINED> instruction: 0xf04f9309
    8224:			; <UNDEFINED> instruction: 0xf7fd0300
    8228:	strmi	pc, [r1], -r3, lsl #29
    822c:			; <UNDEFINED> instruction: 0xf7fa4630
    8230:	strtmi	lr, [r9], -ip, asr #26
    8234:	strtmi	r4, [r0], -r6, lsl #12
    8238:	mcr	7, 7, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    823c:	strmi	r4, [r4], -r7, lsl #12
    8240:			; <UNDEFINED> instruction: 0xf0002800
    8244:			; <UNDEFINED> instruction: 0x46298093
    8248:			; <UNDEFINED> instruction: 0xf7ff4630
    824c:	strmi	pc, [r4], -r5, ror #27
    8250:			; <UNDEFINED> instruction: 0xf0002800
    8254:			; <UNDEFINED> instruction: 0xf018809a
    8258:	svclt	0x000c0f08
    825c:	beq	843a0 <fu_device_get_progress@plt+0x80d9c>
    8260:	beq	c843a4 <fu_device_get_progress@plt+0xc80da0>
    8264:	stc2	0, cr15, [sl]
    8268:	andcs	r4, r0, #45088768	; 0x2b00000
    826c:			; <UNDEFINED> instruction: 0x46814639
    8270:	ldc2	0, cr15, [ip, #-0]
    8274:	rsble	r2, pc, r0, lsl #16
    8278:	ldrbtmi	r4, [fp], #-3061	; 0xfffff40b
    827c:			; <UNDEFINED> instruction: 0xf7fa681c
    8280:	strmi	lr, [r1], -r4, asr #31
    8284:			; <UNDEFINED> instruction: 0xf7fa4630
    8288:			; <UNDEFINED> instruction: 0xf7fbed20
    828c:	strmi	lr, [r0], r8, lsl #16
    8290:			; <UNDEFINED> instruction: 0xf0002800
    8294:			; <UNDEFINED> instruction: 0x4629815b
    8298:			; <UNDEFINED> instruction: 0xf7fe4630
    829c:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    82a0:			; <UNDEFINED> instruction: 0xf01ad05a
    82a4:			; <UNDEFINED> instruction: 0xf0000810
    82a8:			; <UNDEFINED> instruction: 0xf01a8161
    82ac:			; <UNDEFINED> instruction: 0xf0000a20
    82b0:	ldmdbne	r3!, {r0, r2, r4, r5, r6, r8, pc}
    82b4:			; <UNDEFINED> instruction: 0xf64f9304
    82b8:	cfldrdhi	mvd7, [fp], {255}	; 0xff
    82bc:	rsble	r4, r8, r3, lsr #5
    82c0:	ldm	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    82c4:	strbmi	r4, [r8], -r1, lsl #12
    82c8:	ldcl	7, cr15, [lr], #1000	; 0x3e8
    82cc:	ldmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    82d0:			; <UNDEFINED> instruction: 0xf8b19904
    82d4:	strmi	sl, [r0], r2, lsr #32
    82d8:	svc	0x0096f7fa
    82dc:	ldrtmi	r4, [r0], -r1, lsl #12
    82e0:	ldcl	7, cr15, [r2], #1000	; 0x3e8
    82e4:	mrc	7, 4, APSR_nzcv, cr8, cr10, {7}
    82e8:	subsle	r4, r2, r0, lsr #11
    82ec:	movweq	lr, #19386	; 0x4bba
    82f0:	movwcs	fp, #7960	; 0x1f18
    82f4:	svclt	0x001845d0
    82f8:	blcs	10f00 <fu_device_get_progress@plt+0xd8fc>
    82fc:	blne	13c828 <fu_device_get_progress@plt+0x139224>
    8300:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    8304:	svclt	0x00184580
    8308:	cfstrscs	mvf2, [r0], {-0}
    830c:			; <UNDEFINED> instruction: 0xf7fad141
    8310:	strmi	lr, [r0], r2, lsr #27
    8314:	stm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8318:	strbmi	r4, [r8], -r1, lsl #12
    831c:	ldcl	7, cr15, [r4], {250}	; 0xfa
    8320:	svc	0x00e6f7fa
    8324:			; <UNDEFINED> instruction: 0xf8b19904
    8328:	strmi	fp, [r2], r2, lsr #32
    832c:	svc	0x006cf7fa
    8330:	ldrtmi	r4, [r0], -r1, lsl #12
    8334:	stcl	7, cr15, [r8], {250}	; 0xfa
    8338:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    833c:	andcs	r4, sl, #68157440	; 0x4100000
    8340:	andge	pc, r0, sp, asr #17
    8344:	andlt	pc, r4, sp, asr #17
    8348:	movwls	r4, #9731	; 0x2603
    834c:	strtmi	r4, [r8], -r1, asr #23
    8350:			; <UNDEFINED> instruction: 0xf7fa447b
    8354:	and	lr, r0, r2, ror #26
    8358:	ldrtmi	r2, [r8], -r0, lsl #8
    835c:	svc	0x0010f7fa
    8360:	svceq	0x0000f1b9
    8364:	strbmi	sp, [r8], -r2
    8368:	ldmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    836c:	blmi	feddae5c <fu_device_get_progress@plt+0xfedd7858>
    8370:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8374:	blls	2623e4 <fu_device_get_progress@plt+0x25ede0>
    8378:			; <UNDEFINED> instruction: 0xf040405a
    837c:	strtmi	r8, [r0], -r2, ror #2
    8380:	ldc	0, cr11, [sp], #44	; 0x2c
    8384:	pop	{r2, r8, r9, fp, pc}
    8388:	shsub8mi	r8, r8, r0
    838c:	mrc	7, 7, APSR_nzcv, cr8, cr10, {7}
    8390:	blls	142348 <fu_device_get_progress@plt+0x13ed44>
    8394:	ldrbtvc	pc, [pc], #1615	; 839c <fu_device_get_progress@plt+0x4d98>	; <UNPREDICTABLE>
    8398:	adcmi	r8, r3, #6912	; 0x1b00
    839c:			; <UNDEFINED> instruction: 0xf7fbd049
    83a0:	strmi	lr, [r1], -r8, asr #16
    83a4:			; <UNDEFINED> instruction: 0xf7fa4648
    83a8:			; <UNDEFINED> instruction: 0xf7fbec90
    83ac:	bls	14274c <fu_device_get_progress@plt+0x13f148>
    83b0:	strhtge	pc, [r0], -r2	; <UNPREDICTABLE>
    83b4:			; <UNDEFINED> instruction: 0xf7fa4680
    83b8:	strmi	lr, [r1], -r8, lsr #30
    83bc:			; <UNDEFINED> instruction: 0xf7fa4630
    83c0:			; <UNDEFINED> instruction: 0xf7faec84
    83c4:	strmi	lr, [r0, #3972]!	; 0xf84
    83c8:	bl	feebc49c <fu_device_get_progress@plt+0xfeeb8e98>
    83cc:	svclt	0x00180304
    83d0:	ldrbmi	r2, [r0, #769]	; 0x301
    83d4:	movwcs	fp, #3864	; 0xf18
    83d8:	blne	13714c <fu_device_get_progress@plt+0x133b48>
    83dc:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    83e0:	svclt	0x00184580
    83e4:	bllt	9113ec <fu_device_get_progress@plt+0x90dde8>
    83e8:	ldc	7, cr15, [r4, #-1000]!	; 0xfffffc18
    83ec:			; <UNDEFINED> instruction: 0xf7fb4680
    83f0:	strmi	lr, [r1], -r0, lsr #16
    83f4:			; <UNDEFINED> instruction: 0xf7fa4648
    83f8:			; <UNDEFINED> instruction: 0xf7fbec68
    83fc:	bls	1426fc <fu_device_get_progress@plt+0x13f0f8>
    8400:	strhtlt	pc, [r0], -r2	; <UNPREDICTABLE>
    8404:			; <UNDEFINED> instruction: 0xf7fa4682
    8408:	strmi	lr, [r1], -r0, lsl #30
    840c:			; <UNDEFINED> instruction: 0xf7fa4630
    8410:			; <UNDEFINED> instruction: 0xf7faec5c
    8414:			; <UNDEFINED> instruction: 0x4641ef5c
    8418:			; <UNDEFINED> instruction: 0xf8cd220a
    841c:			; <UNDEFINED> instruction: 0xf8cda000
    8420:	strmi	fp, [r3], -r4
    8424:	blmi	fe36d034 <fu_device_get_progress@plt+0xfe369a30>
    8428:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    842c:	ldcl	7, cr15, [r4], #1000	; 0x3e8
    8430:			; <UNDEFINED> instruction: 0xf7fae793
    8434:			; <UNDEFINED> instruction: 0x4601edda
    8438:			; <UNDEFINED> instruction: 0xf7fa4648
    843c:			; <UNDEFINED> instruction: 0xf7faec46
    8440:	stmdavs	r4, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}^
    8444:	stccs	0, cr9, [r0], {6}
    8448:	rschi	pc, r7, r0
    844c:	vmla.f64	d4, d24, d4
    8450:			; <UNDEFINED> instruction: 0xf04f9a10
    8454:			; <UNDEFINED> instruction: 0xf8dd0b00
    8458:	ldrbtmi	r9, [fp], #-24	; 0xffffffe8
    845c:	blmi	fe06d078 <fu_device_get_progress@plt+0xfe069a74>
    8460:	strls	r4, [r7, -r8, lsr #13]
    8464:	mcr	4, 0, r4, cr8, cr11, {3}
    8468:	blmi	1fd6eb0 <fu_device_get_progress@plt+0x1fd38ac>
    846c:	mcr	4, 0, r4, cr9, cr11, {3}
    8470:	sub	r3, r8, r0, lsl sl
    8474:	bcs	fe443cdc <fu_device_get_progress@plt+0xfe4406d8>
    8478:	muf<illegal precision>	f2, f1, f0
    847c:	smladcs	r0, r0, sl, r0
    8480:	mrc	7, 2, APSR_nzcv, cr6, cr10, {7}
    8484:	beq	443cec <fu_device_get_progress@plt+0x4406e8>
    8488:	blx	ff844492 <fu_device_get_progress@plt+0xff840e8e>
    848c:	ldmdbmi	r8!, {r0, r1, r2, r4, r5, r6, r9, fp, lr}^
    8490:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    8494:	strvc	lr, [r0, -sp, asr #19]
    8498:	stmdacs	r1, {r0, r3, r4, r5, r6, sl, lr}
    849c:	svclt	0x00144620
    84a0:	beq	845e4 <fu_device_get_progress@plt+0x80fe0>
    84a4:	beq	fe0845e8 <fu_device_get_progress@plt+0xfe080fe4>
    84a8:	ldcl	7, cr15, [r8], #-1000	; 0xfffffc18
    84ac:	strls	r9, [r0, -r1, lsl #14]
    84b0:	bmi	1c19d84 <fu_device_get_progress@plt+0x1c16780>
    84b4:			; <UNDEFINED> instruction: 0x4601447a
    84b8:	strmi	r4, [pc], -r0, lsr #12
    84bc:	ldrbtmi	r4, [r9], #-2414	; 0xfffff692
    84c0:	stcl	7, cr15, [ip], #-1000	; 0xfffffc18
    84c4:	ldrbmi	r4, [r2], -r9, lsr #12
    84c8:	strmi	r4, [r4], r3, asr #12
    84cc:	strbtmi	r4, [r5], -r0, lsr #12
    84d0:			; <UNDEFINED> instruction: 0xf8baf003
    84d4:			; <UNDEFINED> instruction: 0x46034639
    84d8:	ldrmi	r4, [pc], -r0, lsr #12
    84dc:	svc	0x00c0f7fa
    84e0:	strtmi	r4, [r0], -r9, lsr #12
    84e4:	svc	0x00bcf7fa
    84e8:	rsbsle	r2, fp, r0, lsl #30
    84ec:	tstlt	r8, r8, lsl #16
    84f0:	ldc	7, cr15, [r2, #-1000]	; 0xfffffc18
    84f4:			; <UNDEFINED> instruction: 0xf10b4620
    84f8:			; <UNDEFINED> instruction: 0xf7fa0b01
    84fc:			; <UNDEFINED> instruction: 0xf8d9ef74
    8500:	ldrmi	r3, [fp, #4]
    8504:			; <UNDEFINED> instruction: 0xf8d9d279
    8508:	andcs	r3, r0, #0
    850c:			; <UNDEFINED> instruction: 0xf8539208
    8510:	strtmi	r5, [r8], -fp, lsr #32
    8514:	stc2l	0, cr15, [sl], #4
    8518:	strmi	r4, [r1], -r2, asr #12
    851c:			; <UNDEFINED> instruction: 0xf7fe4630
    8520:			; <UNDEFINED> instruction: 0x4604fc9f
    8524:	subsle	r2, r1, r0, lsl #16
    8528:			; <UNDEFINED> instruction: 0xf003a908
    852c:			; <UNDEFINED> instruction: 0x4603faf7
    8530:	orrsle	r2, pc, r0, lsl #16
    8534:			; <UNDEFINED> instruction: 0xf7fa9f08
    8538:	andcs	lr, r8, #36352	; 0x8e00
    853c:	ldrtmi	r4, [r8], -r1, lsl #12
    8540:	mrc	7, 4, APSR_nzcv, cr8, cr10, {7}
    8544:	rsbsle	r2, r2, r0, lsl #16
    8548:	ldr	r9, [r3, r5, lsl #22]
    854c:	stc	7, cr15, [r2], {250}	; 0xfa
    8550:	andls	r4, r4, r4, asr #12
    8554:			; <UNDEFINED> instruction: 0xf7fe4630
    8558:	blmi	1247afc <fu_device_get_progress@plt+0x12444f8>
    855c:	strbmi	r9, [r2], -r4, lsl #18
    8560:	andls	r4, r0, fp, ror r4
    8564:			; <UNDEFINED> instruction: 0xf7fa4628
    8568:	usat	lr, #22, r8, asr #24
    856c:	svc	0x0060f7fa
    8570:	strbmi	r4, [r8], -r1, lsl #12
    8574:	bl	fea46564 <fu_device_get_progress@plt+0xfea42f60>
    8578:	mrc	7, 5, APSR_nzcv, cr10, cr10, {7}
    857c:	mvnsvc	pc, #82837504	; 0x4f00000
    8580:			; <UNDEFINED> instruction: 0xf47f4298
    8584:			; <UNDEFINED> instruction: 0xf7faae92
    8588:	blmi	f83728 <fu_device_get_progress@plt+0xf80124>
    858c:	strbmi	r2, [r4], -sl, lsl #4
    8590:			; <UNDEFINED> instruction: 0x4601447b
    8594:			; <UNDEFINED> instruction: 0xf7fa4628
    8598:	ldrb	lr, [lr], r0, asr #24
    859c:	svc	0x0048f7fa
    85a0:	strbmi	r4, [r8], -r1, lsl #12
    85a4:	bl	fe446594 <fu_device_get_progress@plt+0xfe442f90>
    85a8:	svc	0x00e6f7fa
    85ac:	mvnsvc	pc, #82837504	; 0x4f00000
    85b0:			; <UNDEFINED> instruction: 0xf47f4298
    85b4:			; <UNDEFINED> instruction: 0xf7faae7e
    85b8:	blmi	cc36f8 <fu_device_get_progress@plt+0xcc00f4>
    85bc:	ldrbmi	r2, [r4], -sl, lsl #4
    85c0:			; <UNDEFINED> instruction: 0x4601447b
    85c4:			; <UNDEFINED> instruction: 0xf7fa4628
    85c8:	strb	lr, [r6], r8, lsr #24
    85cc:	cdp	8, 1, cr9, cr8, cr8, {0}
    85d0:	svcls	0x00079a10
    85d4:			; <UNDEFINED> instruction: 0xf7fab108
    85d8:	strcs	lr, [r0], #-3232	; 0xfffff360
    85dc:			; <UNDEFINED> instruction: 0xf7fa9806
    85e0:	ssat	lr, #27, r2, asr #29
    85e4:	bls	443e4c <fu_device_get_progress@plt+0x440848>
    85e8:	stmdals	r8, {r0, r1, r2, r8, r9, sl, fp, ip, pc}
    85ec:			; <UNDEFINED> instruction: 0xf7fab108
    85f0:			; <UNDEFINED> instruction: 0x4620ec94
    85f4:	mrc	7, 7, APSR_nzcv, cr6, cr10, {7}
    85f8:	blls	1425bc <fu_device_get_progress@plt+0x13efb8>
    85fc:	svcls	0x00072401
    8600:	bls	443e68 <fu_device_get_progress@plt+0x440864>
    8604:			; <UNDEFINED> instruction: 0xf7fa611c
    8608:			; <UNDEFINED> instruction: 0x4601eb3e
    860c:			; <UNDEFINED> instruction: 0xf7fa4630
    8610:			; <UNDEFINED> instruction: 0x4621eb5c
    8614:	ldc	7, cr15, [r4], #1000	; 0x3e8
    8618:			; <UNDEFINED> instruction: 0xf7fae7e0
    861c:	blmi	6c3694 <fu_device_get_progress@plt+0x6c0090>
    8620:	ldrbtmi	r2, [fp], #-519	; 0xfffffdf9
    8624:	strtmi	r4, [r8], -r1, lsl #12
    8628:	svc	0x00b8f7fa
    862c:			; <UNDEFINED> instruction: 0x4603e7d6
    8630:	strbmi	r9, [r0], -r8, lsl #18
    8634:	bls	443e9c <fu_device_get_progress@plt+0x440898>
    8638:	movwls	r9, #36615	; 0x8f07
    863c:	stc	7, cr15, [r4], {250}	; 0xfa
    8640:			; <UNDEFINED> instruction: 0xf7fae7d3
    8644:	svclt	0x0000ebf0
    8648:	andeq	r8, r1, r8, ror sl
    864c:	andeq	r0, r0, r0, ror #6
    8650:	andeq	r8, r1, lr, lsl #27
    8654:	andeq	r6, r0, ip, asr #26
    8658:	andeq	r8, r1, r0, lsr #18
    865c:	andeq	r6, r0, lr, lsr #25
    8660:	andeq	r6, r0, r6, asr #23
    8664:	andeq	r6, r0, ip, asr #25
    8668:	strdeq	r5, [r0], -ip
    866c:			; <UNDEFINED> instruction: 0xffffda7f
    8670:	andeq	r6, r0, ip, lsr #18
    8674:			; <UNDEFINED> instruction: 0xffffda41
    8678:	andeq	r6, r0, sl, lsl r9
    867c:	andeq	r6, r0, r8, asr #21
    8680:	andeq	r6, r0, r4, asr #21
    8684:			; <UNDEFINED> instruction: 0x00006ab8
    8688:	strdeq	r6, [r0], -r2
    868c:			; <UNDEFINED> instruction: 0x4605b570
    8690:			; <UNDEFINED> instruction: 0xf7fd460c
    8694:	strmi	pc, [r1], -sp, asr #24
    8698:			; <UNDEFINED> instruction: 0xf7fa4628
    869c:	bmi	5032fc <fu_device_get_progress@plt+0x4ffcf8>
    86a0:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    86a4:	ldmdami	r2, {r0, r2, r9, sl, lr}
    86a8:			; <UNDEFINED> instruction: 0xf7fa4478
    86ac:	strtmi	lr, [r1], -r2, asr #26
    86b0:			; <UNDEFINED> instruction: 0xf7ff4628
    86b4:	lsrslt	pc, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    86b8:	strtmi	r4, [r2], -r8, lsr #12
    86bc:			; <UNDEFINED> instruction: 0xf7ff2100
    86c0:			; <UNDEFINED> instruction: 0x4605f839
    86c4:			; <UNDEFINED> instruction: 0x4621b178
    86c8:	ldc2	0, cr15, [r6], #-0
    86cc:			; <UNDEFINED> instruction: 0xf7fa4606
    86d0:			; <UNDEFINED> instruction: 0x4604ebda
    86d4:			; <UNDEFINED> instruction: 0x4630b116
    86d8:	ldcl	7, cr15, [r2, #-1000]	; 0xfffffc18
    86dc:			; <UNDEFINED> instruction: 0xf7fa4628
    86e0:	strtmi	lr, [r0], -r2, lsl #29
    86e4:	strcs	fp, [r0], #-3440	; 0xfffff290
    86e8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    86ec:	andeq	r6, r0, sl, lsr #21
    86f0:	andeq	r5, r0, r0, asr #9
    86f4:	ldrblt	r4, [r0, #-2850]!	; 0xfffff4de
    86f8:	stmdami	r2!, {r0, r2, r9, sl, lr}
    86fc:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    8700:			; <UNDEFINED> instruction: 0xf7fa681e
    8704:	stmibpl	fp!, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    8708:			; <UNDEFINED> instruction: 0x460407da
    870c:			; <UNDEFINED> instruction: 0x0798d412
    8710:	smmlaeq	r9, r7, r4, sp
    8714:			; <UNDEFINED> instruction: 0x071ad41d
    8718:	ldreq	sp, [fp], -r3, lsr #8
    871c:	stmdavs	r1!, {r0, r3, r5, sl, ip, lr, pc}^
    8720:	stmdbcc	r1, {r5, r9, sl, lr}
    8724:	stcl	7, cr15, [ip], #1000	; 0x3e8
    8728:	tstcs	r0, r0, lsr #12
    872c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8730:	blt	ff446720 <fu_device_get_progress@plt+0xff44311c>
    8734:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    8738:	ldc	7, cr15, [r4], {250}	; 0xfa
    873c:	ldreq	r5, [r8, fp, lsr #19]
    8740:	ldmdbmi	r2, {r0, r1, r2, r5, r6, r7, r8, sl, ip, lr, pc}
    8744:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8748:	stc	7, cr15, [ip], {250}	; 0xfa
    874c:	ldrbeq	r5, [r9, -fp, lsr #19]
    8750:	stmdbmi	pc, {r0, r5, r6, r7, r8, sl, ip, lr, pc}	; <UNPREDICTABLE>
    8754:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8758:	stc	7, cr15, [r4], {250}	; 0xfa
    875c:	ldreq	r5, [sl, -fp, lsr #19]
    8760:	stmdbmi	ip, {r0, r1, r3, r4, r6, r7, r8, sl, ip, lr, pc}
    8764:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8768:	bl	fff46758 <fu_device_get_progress@plt+0xfff43154>
    876c:	ldreq	r5, [fp], -fp, lsr #19
    8770:	stmdbmi	r9, {r0, r2, r4, r6, r7, r8, sl, ip, lr, pc}
    8774:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8778:	bl	ffd46768 <fu_device_get_progress@plt+0xffd43164>
    877c:	svclt	0x0000e7cf
    8780:	andeq	r8, r1, ip, lsl #18
    8784:			; <UNDEFINED> instruction: 0x000057b6
    8788:	andeq	r6, r0, r2, lsr sl
    878c:	andeq	r6, r0, r2, lsr sl
    8790:	andeq	r6, r0, lr, lsr #20
    8794:	andeq	r6, r0, lr, lsr #20
    8798:	andeq	r6, r0, lr, lsr #20
    879c:	svclt	0x00004770
    87a0:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    87a4:	addlt	r4, r4, r8, ror r4
    87a8:			; <UNDEFINED> instruction: 0xf7fa240c
    87ac:	blmi	3832ec <fu_device_get_progress@plt+0x37fce8>
    87b0:	andcs	r9, r0, #0, 8
    87b4:	movwls	r4, #5243	; 0x147b
    87b8:	andls	r4, r2, #11264	; 0x2c00
    87bc:	ldrbtmi	r2, [fp], #-580	; 0xfffffdbc
    87c0:	subscs	r4, r0, r1, lsl #12
    87c4:	stc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    87c8:	strmi	r2, [r4], -r8, lsl #2
    87cc:	bl	7c67bc <fu_device_get_progress@plt+0x7c31b8>
    87d0:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    87d4:	strtmi	r4, [r0], -r2, lsl #12
    87d8:	andlt	r6, r4, sl, lsl r0
    87dc:	svclt	0x0000bd10
    87e0:	andeq	r6, r0, r0, lsl #26
    87e4:			; <UNDEFINED> instruction: 0xffffffe5
    87e8:	andeq	r0, r0, pc, lsr #32
    87ec:	andeq	r8, r1, r2, asr #16
    87f0:			; <UNDEFINED> instruction: 0x4604b510
    87f4:	mrc	7, 3, APSR_nzcv, cr0, cr10, {7}
    87f8:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    87fc:	subvs	r6, r8, fp, lsl #16
    8800:			; <UNDEFINED> instruction: 0x4620b93b
    8804:			; <UNDEFINED> instruction: 0xf7fa2150
    8808:	blmi	183f20 <fu_device_get_progress@plt+0x18091c>
    880c:	orrvs	r4, r3, fp, ror r4
    8810:			; <UNDEFINED> instruction: 0x4620bd10
    8814:	ldcl	7, cr15, [sl, #1000]!	; 0x3e8
    8818:	svclt	0x0000e7f3
    881c:	andeq	r8, r1, sl, lsl r8
    8820:	andeq	r0, r0, sp, asr r0
    8824:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    8828:	svchi	0x005bf3bf
    882c:	addlt	r4, r2, r8, ror r4
    8830:	vtbl.8	d6, {d31}, d3
    8834:	movwls	r8, #8027	; 0x1f5b
    8838:			; <UNDEFINED> instruction: 0xb1239b01
    883c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    8840:	mullt	r2, r8, r8
    8844:			; <UNDEFINED> instruction: 0xf100bd10
    8848:	strtmi	r0, [r0], -r8, lsl #8
    884c:	bl	11c683c <fu_device_get_progress@plt+0x11c3238>
    8850:	rscsle	r2, r3, r0, lsl #16
    8854:			; <UNDEFINED> instruction: 0xffa4f7ff
    8858:	strtmi	r4, [r0], -r1, lsl #12
    885c:	mrc	7, 0, APSR_nzcv, cr2, cr10, {7}
    8860:	svclt	0x0000e7ec
    8864:	andeq	r8, r1, r8, ror #15
    8868:	ldrdeq	r8, [r1], -r6
    886c:			; <UNDEFINED> instruction: 0x4604b510
    8870:			; <UNDEFINED> instruction: 0xffd8f7ff
    8874:	strtmi	r4, [r0], -r1, lsl #12
    8878:	b	9c6868 <fu_device_get_progress@plt+0x9c3264>
    887c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    8880:	stmiapl	r0, {r0, r1, r3, r4, fp, sp, lr}^
    8884:			; <UNDEFINED> instruction: 0xf7fab108
    8888:	blmi	1c3a80 <fu_device_get_progress@plt+0x1c047c>
    888c:	ldrbtmi	r2, [fp], #-336	; 0xfffffeb0
    8890:			; <UNDEFINED> instruction: 0xf7fa6858
    8894:	stmibvs	r3, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    8898:	pop	{r5, r9, sl, lr}
    889c:			; <UNDEFINED> instruction: 0x47184010
    88a0:	muleq	r1, r6, r7
    88a4:	andeq	r8, r1, r6, lsl #15
    88a8:			; <UNDEFINED> instruction: 0xf7ffb508
    88ac:			; <UNDEFINED> instruction: 0x2100ffbb
    88b0:			; <UNDEFINED> instruction: 0x4008e8bd
    88b4:	ldclt	7, cr15, [r4], #1000	; 0x3e8
    88b8:			; <UNDEFINED> instruction: 0x4604b538
    88bc:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    88c0:			; <UNDEFINED> instruction: 0xf7ff681d
    88c4:	cmplt	ip, pc, lsr #31	; <UNPREDICTABLE>
    88c8:	strmi	r6, [r1], -r3, lsr #16
    88cc:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    88d0:	mulle	r3, r8, r2
    88d4:			; <UNDEFINED> instruction: 0xf7fa4620
    88d8:			; <UNDEFINED> instruction: 0xb108ed92
    88dc:			; <UNDEFINED> instruction: 0xbd385960
    88e0:	stmdbmi	r6, {r0, r2, r9, fp, lr}
    88e4:	ldrbtmi	r4, [sl], #-2054	; 0xfffff7fa
    88e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    88ec:	bl	1dc68dc <fu_device_get_progress@plt+0x1dc32d8>
    88f0:	ldclt	0, cr2, [r8, #-0]
    88f4:	andeq	r8, r1, r6, asr r7
    88f8:	andeq	r6, r0, sl, asr #23
    88fc:	andeq	r6, r0, r8, lsr #24
    8900:	andeq	r5, r0, lr, ror r2
    8904:			; <UNDEFINED> instruction: 0x4604b538
    8908:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    890c:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    8910:			; <UNDEFINED> instruction: 0xff88f7ff
    8914:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    8918:	tstlt	r3, r1, lsl #12
    891c:	addsmi	r6, r8, #1769472	; 0x1b0000
    8920:	strtmi	sp, [r0], -r3
    8924:	stcl	7, cr15, [sl, #-1000]!	; 0xfffffc18
    8928:	stmdavs	r8!, {r3, r8, ip, sp, pc}^
    892c:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    8930:	stmdami	r7, {r1, r2, r9, fp, lr}
    8934:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8938:	ldrbtmi	r3, [r8], #-284	; 0xfffffee4
    893c:	bl	13c692c <fu_device_get_progress@plt+0x13c3328>
    8940:	ldclt	0, cr2, [r8, #-0]
    8944:	andeq	r8, r1, sl, lsl #14
    8948:	ldrdeq	r6, [r0], -ip
    894c:	andeq	r6, r0, sl, ror fp
    8950:	andeq	r5, r0, lr, lsr #4
    8954:	ldrblt	r4, [r0, #-2842]!	; 0xfffff4e6
    8958:			; <UNDEFINED> instruction: 0x4604447b
    895c:	ldmdavs	lr, {r0, r2, r3, r9, sl, lr}
    8960:			; <UNDEFINED> instruction: 0xff60f7ff
    8964:	stmdavs	r3!, {r2, r3, r5, r7, r8, ip, sp, pc}
    8968:	tstlt	r3, r1, lsl #12
    896c:	addsmi	r6, r8, #1769472	; 0x1b0000
    8970:	strtmi	sp, [r0], -r3
    8974:	stcl	7, cr15, [r2, #-1000]	; 0xfffffc18
    8978:			; <UNDEFINED> instruction: 0xb1adb158
    897c:	adcmi	r5, r8, #160, 18	; 0x280000
    8980:	tstlt	r8, r6
    8984:	bl	fff46974 <fu_device_get_progress@plt+0xfff43370>
    8988:			; <UNDEFINED> instruction: 0xf7fa4628
    898c:	lsrpl	lr, lr, #19
    8990:	stmdbmi	ip, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    8994:	stmdami	sp, {r2, r3, r9, fp, lr}
    8998:	pop	{r0, r3, r4, r5, r6, sl, lr}
    899c:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
    89a0:	ldrbtmi	r3, [r8], #-308	; 0xfffffecc
    89a4:	bllt	646994 <fu_device_get_progress@plt+0x643390>
    89a8:	bmi	29add4 <fu_device_get_progress@plt+0x2977d0>
    89ac:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    89b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    89b4:	teqcc	r4, sl, ror r4
    89b8:			; <UNDEFINED> instruction: 0xf7fa4478
    89bc:	svclt	0x0000bb0d
    89c0:			; <UNDEFINED> instruction: 0x000186bc
    89c4:	andeq	r6, r0, r8, ror fp
    89c8:	andeq	r6, r0, r2, lsl fp
    89cc:	andeq	r5, r0, r6, asr #3
    89d0:	andeq	r6, r0, r2, ror #22
    89d4:	andeq	r6, r0, r8, lsl fp
    89d8:			; <UNDEFINED> instruction: 0x000051b0
    89dc:	ldrblt	r4, [r0, #-2832]!	; 0xfffff4f0
    89e0:			; <UNDEFINED> instruction: 0x4604447b
    89e4:	ldmdavs	sp, {r1, r2, r3, r9, sl, lr}
    89e8:			; <UNDEFINED> instruction: 0xf7ff4405
    89ec:	cmplt	ip, fp, lsl pc	; <UNPREDICTABLE>
    89f0:	strmi	r6, [r1], -r3, lsr #16
    89f4:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    89f8:	mulle	r3, r8, r2
    89fc:			; <UNDEFINED> instruction: 0xf7fa4620
    8a00:	strdlt	lr, [r8, -lr]
    8a04:	ldcllt	0, cr6, [r0, #-440]!	; 0xfffffe48
    8a08:	bmi	1dae28 <fu_device_get_progress@plt+0x1d7824>
    8a0c:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    8a10:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8a14:	cmpcc	r0, sl, ror r4
    8a18:			; <UNDEFINED> instruction: 0xf7fa4478
    8a1c:	svclt	0x0000badd
    8a20:	andeq	r8, r1, r4, lsr r6
    8a24:	andeq	r6, r0, r2, lsl #22
    8a28:	muleq	r0, ip, sl
    8a2c:	andeq	r5, r0, r0, asr r1
    8a30:	ldrblt	r4, [r0, #-2846]!	; 0xfffff4e2
    8a34:			; <UNDEFINED> instruction: 0x4604447b
    8a38:			; <UNDEFINED> instruction: 0xf7ff681e
    8a3c:	stmibne	r5!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8a40:	stmdavs	r3!, {r2, r6, r8, r9, ip, sp, pc}
    8a44:	tstlt	r3, r1, lsl #12
    8a48:	addsmi	r6, r8, #1769472	; 0x1b0000
    8a4c:	strtmi	sp, [r0], -r3
    8a50:	ldcl	7, cr15, [r4], {250}	; 0xfa
    8a54:	ldmdami	r6, {r4, r5, r6, r7, r8, ip, sp, pc}
    8a58:			; <UNDEFINED> instruction: 0xf7fa4478
    8a5c:	ldmdbmi	r5, {r1, r2, r3, r9, fp, sp, lr, pc}
    8a60:	ldrbtmi	r6, [r9], #-2154	; 0xfffff796
    8a64:			; <UNDEFINED> instruction: 0xf7fa4605
    8a68:	stmibpl	r0!, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    8a6c:			; <UNDEFINED> instruction: 0xf7fab138
    8a70:	ldmdbmi	r1, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    8a74:			; <UNDEFINED> instruction: 0x46024479
    8a78:			; <UNDEFINED> instruction: 0xf7fa4628
    8a7c:	stmdavs	r9!, {r2, r4, r5, r6, r9, fp, sp, lr, pc}^
    8a80:	stmdbcc	r1, {r3, r5, r9, sl, lr}
    8a84:	bl	f46a74 <fu_device_get_progress@plt+0xf43470>
    8a88:	tstcs	r0, r8, lsr #12
    8a8c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8a90:	stmdblt	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a94:	bmi	29aec0 <fu_device_get_progress@plt+0x2978bc>
    8a98:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    8a9c:	smccc	33866	; 0x844a
    8aa0:			; <UNDEFINED> instruction: 0xf7fa4478
    8aa4:	mulcs	r0, ip, sl
    8aa8:	svclt	0x0000bd70
    8aac:	andeq	r8, r1, r0, ror #11
    8ab0:	andeq	r5, r0, ip, asr r4
    8ab4:	andeq	r6, r0, lr, ror sl
    8ab8:	andeq	r6, r0, r4, lsl #21
    8abc:	andeq	r6, r0, r6, ror sl
    8ac0:	andeq	r6, r0, r4, lsl sl
    8ac4:	andeq	r5, r0, r8, asr #1
    8ac8:	svclt	0x00004770
    8acc:	addlt	fp, r4, r0, lsl r5
    8ad0:	stc	7, cr15, [lr], #1000	; 0x3e8
    8ad4:	stmdami	lr, {r2, r9, sl, lr}
    8ad8:			; <UNDEFINED> instruction: 0xf7fa4478
    8adc:	blmi	382fbc <fu_device_get_progress@plt+0x37f9b8>
    8ae0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    8ae4:	andcc	lr, r1, #3358720	; 0x334000
    8ae8:	sbccs	r4, r4, #11264	; 0x2c00
    8aec:			; <UNDEFINED> instruction: 0x4601447b
    8af0:	strcs	r4, [ip], #-1568	; 0xfffff9e0
    8af4:			; <UNDEFINED> instruction: 0xf7fa9400
    8af8:	smlabbcs	r4, lr, fp, lr
    8afc:			; <UNDEFINED> instruction: 0xf7fa4604
    8b00:	blmi	1c3120 <fu_device_get_progress@plt+0x1bfb1c>
    8b04:			; <UNDEFINED> instruction: 0x4602447b
    8b08:	andsvs	r4, sl, r0, lsr #12
    8b0c:	ldclt	0, cr11, [r0, #-16]
    8b10:			; <UNDEFINED> instruction: 0x00006ab8
    8b14:			; <UNDEFINED> instruction: 0xffffffe3
    8b18:	andeq	r0, r0, r1, lsr r0
    8b1c:	andeq	r8, r1, ip, lsl r5
    8b20:			; <UNDEFINED> instruction: 0x4604b510
    8b24:	ldcl	7, cr15, [r8], {250}	; 0xfa
    8b28:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    8b2c:	subvs	r6, r8, fp, lsl #16
    8b30:			; <UNDEFINED> instruction: 0x4620b93b
    8b34:			; <UNDEFINED> instruction: 0xf7fa2150
    8b38:	blmi	183bf0 <fu_device_get_progress@plt+0x1805ec>
    8b3c:	orrvs	r4, r3, fp, ror r4
    8b40:			; <UNDEFINED> instruction: 0x4620bd10
    8b44:	stcl	7, cr15, [r2], #-1000	; 0xfffffc18
    8b48:	svclt	0x0000e7f3
    8b4c:	strdeq	r8, [r1], -r6
    8b50:	andeq	r0, r0, r5, lsl r0
    8b54:	cmpcs	r0, r6, lsl #22
    8b58:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    8b5c:	ldmdavs	r8, {r2, r9, sl, lr}^
    8b60:	ldc	7, cr15, [r6], {250}	; 0xfa
    8b64:	strtmi	r6, [r0], -r3, lsl #19
    8b68:			; <UNDEFINED> instruction: 0x4010e8bd
    8b6c:	svclt	0x00004718
    8b70:	andeq	r8, r1, r6, asr #9
    8b74:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    8b78:	svchi	0x005bf3bf
    8b7c:	addlt	r4, r2, r8, ror r4
    8b80:	vtbl.8	d6, {d31}, d3
    8b84:	movwls	r8, #8027	; 0x1f5b
    8b88:			; <UNDEFINED> instruction: 0xb1239b01
    8b8c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    8b90:	mullt	r2, r8, r8
    8b94:			; <UNDEFINED> instruction: 0xf100bd10
    8b98:	strtmi	r0, [r0], -r8, lsl #8
    8b9c:	ldmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ba0:	rscsle	r2, r3, r0, lsl #16
    8ba4:			; <UNDEFINED> instruction: 0xff92f7ff
    8ba8:	strtmi	r4, [r0], -r1, lsl #12
    8bac:	stcl	7, cr15, [sl], #-1000	; 0xfffffc18
    8bb0:	svclt	0x0000e7ec
    8bb4:	andeq	r8, r1, r4, lsr #9
    8bb8:	muleq	r1, r2, r4
    8bbc:			; <UNDEFINED> instruction: 0xf7ffb508
    8bc0:	ldrdcs	pc, [r0, -r9]
    8bc4:			; <UNDEFINED> instruction: 0x4008e8bd
    8bc8:	bllt	ac6bb8 <fu_device_get_progress@plt+0xac35b4>
    8bcc:			; <UNDEFINED> instruction: 0x4604b570
    8bd0:	b	2c6bc0 <fu_device_get_progress@plt+0x2c35bc>
    8bd4:	strtmi	r4, [r0], -r1, lsl #12
    8bd8:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8bdc:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8be0:			; <UNDEFINED> instruction: 0xf7ff4605
    8be4:	mvnlt	pc, r7, asr #31
    8be8:	strmi	r6, [r1], -r3, lsr #16
    8bec:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    8bf0:	mulle	r3, r8, r2
    8bf4:			; <UNDEFINED> instruction: 0xf7fa4620
    8bf8:	orrslt	lr, r0, r2, lsl #24
    8bfc:	strcs	r6, [r0], #-2155	; 0xfffff795
    8c00:	bicslt	r4, r3, r6, lsr #12
    8c04:			; <UNDEFINED> instruction: 0xf853682b
    8c08:	strcc	r0, [r1], #-36	; 0xffffffdc
    8c0c:			; <UNDEFINED> instruction: 0xf9c0f001
    8c10:	adcmi	r6, r3, #7012352	; 0x6b0000
    8c14:	ldmle	r5!, {r1, r2, sl, lr}^
    8c18:			; <UNDEFINED> instruction: 0xf7fa4628
    8c1c:			; <UNDEFINED> instruction: 0x4630ebb4
    8c20:	bmi	1f81e8 <fu_device_get_progress@plt+0x1f4be4>
    8c24:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    8c28:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8c2c:			; <UNDEFINED> instruction: 0xf7fa4478
    8c30:	ldmdblt	r5, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    8c34:	ldrtmi	r4, [r0], -lr, lsr #12
    8c38:			; <UNDEFINED> instruction: 0x2600bd70
    8c3c:	svclt	0x0000e7ec
    8c40:	andeq	r6, r0, r4, ror r9
    8c44:	andeq	r6, r0, r6, lsr #20
    8c48:	andeq	r4, r0, ip, lsr pc
    8c4c:			; <UNDEFINED> instruction: 0x4604b538
    8c50:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    8c54:			; <UNDEFINED> instruction: 0xf7ff681d
    8c58:	cmplt	ip, sp, lsl #31	; <UNPREDICTABLE>
    8c5c:	strmi	r6, [r1], -r3, lsr #16
    8c60:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    8c64:	mulle	r3, r8, r2
    8c68:			; <UNDEFINED> instruction: 0xf7fa4620
    8c6c:	smlabtlt	r8, r8, fp, lr
    8c70:	vldmdblt	r8!, {d5-<overflow reg d52>}
    8c74:	bmi	1db094 <fu_device_get_progress@plt+0x1d7a90>
    8c78:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    8c7c:	tstcc	r8, sl, ror r4
    8c80:			; <UNDEFINED> instruction: 0xf7fa4478
    8c84:			; <UNDEFINED> instruction: 0xf64fe9ac
    8c88:	ldclt	0, cr7, [r8, #-1020]!	; 0xfffffc04
    8c8c:	andeq	r8, r1, lr, asr #7
    8c90:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    8c94:	andeq	r6, r0, r0, lsr #18
    8c98:	andeq	r4, r0, r8, ror #29
    8c9c:	ldrblt	r4, [r0, #-2831]!	; 0xfffff4f1
    8ca0:			; <UNDEFINED> instruction: 0x4604447b
    8ca4:	ldmdavs	lr, {r0, r2, r3, r9, sl, lr}
    8ca8:			; <UNDEFINED> instruction: 0xff64f7ff
    8cac:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    8cb0:	tstlt	r3, r1, lsl #12
    8cb4:	addsmi	r6, r8, #1769472	; 0x1b0000
    8cb8:	strtmi	sp, [r0], -r3
    8cbc:	bl	fe7c6cac <fu_device_get_progress@plt+0xfe7c36a8>
    8cc0:			; <UNDEFINED> instruction: 0x51a5b108
    8cc4:	stmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    8cc8:	stmdami	r7, {r1, r2, r9, fp, lr}
    8ccc:	pop	{r0, r3, r4, r5, r6, sl, lr}
    8cd0:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
    8cd4:	ldrbtmi	r3, [r8], #-304	; 0xfffffed0
    8cd8:	ldmdblt	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cdc:	andeq	r8, r1, r0, lsl #7
    8ce0:	andeq	r6, r0, r4, lsl #19
    8ce4:	andeq	r6, r0, sl, asr #17
    8ce8:	muleq	r0, r2, lr
    8cec:	ldrdgt	pc, [r8], #143	; 0x8f
    8cf0:	mvnsmi	lr, sp, lsr #18
    8cf4:			; <UNDEFINED> instruction: 0x460544fc
    8cf8:			; <UNDEFINED> instruction: 0xf8dc460c
    8cfc:	ldrmi	r8, [r7], -r0
    8d00:			; <UNDEFINED> instruction: 0xf7ff461e
    8d04:	cmplt	sp, #55, 30	; 0xdc	; <UNPREDICTABLE>
    8d08:	strmi	r6, [r1], -fp, lsr #16
    8d0c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    8d10:	mulle	r3, r8, r2
    8d14:			; <UNDEFINED> instruction: 0xf7fa4628
    8d18:	movwlt	lr, #35698	; 0x8b72
    8d1c:	eorsle	r2, sp, r0, lsl #24
    8d20:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}
    8d24:	stmdbmi	r5!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    8d28:	stmdami	r6!, {r0, r2, r5, r9, fp, lr}
    8d2c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8d30:	ldrbtmi	r3, [r8], #-328	; 0xfffffeb8
    8d34:	ldmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d38:	ldmfd	sp!, {sp}
    8d3c:			; <UNDEFINED> instruction: 0xf85581f0
    8d40:	biclt	r0, r8, r8
    8d44:	stmdacs	r1, {r1, fp, ip, sp}
    8d48:			; <UNDEFINED> instruction: 0x4633d81d
    8d4c:			; <UNDEFINED> instruction: 0x4621463a
    8d50:			; <UNDEFINED> instruction: 0xf0004628
    8d54:	stmdacc	r0, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    8d58:	andcs	fp, r1, r8, lsl pc
    8d5c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8d60:	bmi	69b1cc <fu_device_get_progress@plt+0x697bc8>
    8d64:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    8d68:	hvccc	33866	; 0x844a
    8d6c:			; <UNDEFINED> instruction: 0xf7fa4478
    8d70:	andcs	lr, r0, r6, lsr r9
    8d74:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8d78:			; <UNDEFINED> instruction: 0xf0004620
    8d7c:	stmiblt	r0, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
    8d80:			; <UNDEFINED> instruction: 0xf8452301
    8d84:	ldrtmi	r3, [r3], -r8
    8d88:			; <UNDEFINED> instruction: 0x4621463a
    8d8c:			; <UNDEFINED> instruction: 0xf0004628
    8d90:	stmdacc	r0, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8d94:	andcs	fp, r1, r8, lsl pc
    8d98:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8d9c:	bmi	39b1d8 <fu_device_get_progress@plt+0x397bd4>
    8da0:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    8da4:	hvccc	33866	; 0x844a
    8da8:			; <UNDEFINED> instruction: 0xf7fa4478
    8dac:			; <UNDEFINED> instruction: 0x4620e918
    8db0:			; <UNDEFINED> instruction: 0xf845e7e0
    8db4:	strb	r0, [r5, r8]
    8db8:	andeq	r8, r1, ip, lsr #6
    8dbc:	andeq	r6, r0, r4, lsr #18
    8dc0:	andeq	r5, r0, r2, lsr #29
    8dc4:	andeq	r4, r0, r6, lsr lr
    8dc8:	andeq	r6, r0, sl, ror #17
    8dcc:	andeq	r6, r0, r4, lsr r8
    8dd0:	strdeq	r4, [r0], -ip
    8dd4:	andeq	r6, r0, lr, lsr #17
    8dd8:	andeq	r6, r0, r4, lsl r8
    8ddc:	andeq	r4, r0, r0, asr #27
    8de0:	mvnsmi	lr, sp, lsr #18
    8de4:	bmi	f1a648 <fu_device_get_progress@plt+0xf17044>
    8de8:	blmi	f1a668 <fu_device_get_progress@plt+0xf17064>
    8dec:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
    8df0:	strmi	r4, [ip], -r5, lsl #12
    8df4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8df8:			; <UNDEFINED> instruction: 0xf04f9305
    8dfc:	movwcs	r0, #768	; 0x300
    8e00:	movwcc	lr, #14797	; 0x39cd
    8e04:	mrc2	7, 5, pc, cr6, cr15, {7}
    8e08:	stmdavs	fp!, {r0, r2, r5, r8, r9, ip, sp, pc}
    8e0c:	tstlt	r3, r1, lsl #12
    8e10:	addsmi	r6, r8, #1769472	; 0x1b0000
    8e14:	strtmi	sp, [r8], -r3
    8e18:	b	ffc46e08 <fu_device_get_progress@plt+0xffc43804>
    8e1c:	cmnlt	ip, #208, 2	; 0x34
    8e20:	stmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e24:	strmi	r6, [r1], -r3, lsr #16
    8e28:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    8e2c:	andle	r4, r3, r3, lsl #5
    8e30:			; <UNDEFINED> instruction: 0xf7fa4620
    8e34:	tstlt	r8, #228, 20	; 0xe4000
    8e38:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, r9, ip, sp, pc}
    8e3c:	stmdbmi	r8!, {r0, r1, r3, r4, r6, r8, r9, ip, sp, pc}
    8e40:	bmi	a11e48 <fu_device_get_progress@plt+0xa0e844>
    8e44:	ldrbtmi	r4, [r9], #-2088	; 0xfffff7d8
    8e48:	smccc	1098	; 0x44a
    8e4c:			; <UNDEFINED> instruction: 0xf7fa4478
    8e50:	and	lr, r9, r6, asr #17
    8e54:	strcs	r4, [r0], #-2341	; 0xfffff6db
    8e58:	stmdami	r6!, {r0, r2, r5, r9, fp, lr}
    8e5c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8e60:	ldrbtmi	r3, [r8], #-352	; 0xfffffea0
    8e64:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e68:	blmi	71b6fc <fu_device_get_progress@plt+0x7180f8>
    8e6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e70:	blls	162ee0 <fu_device_get_progress@plt+0x15f8dc>
    8e74:	qsuble	r4, sl, ip
    8e78:	andlt	r4, r6, r0, lsr #12
    8e7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8e80:	strcs	r4, [r0], #-2334	; 0xfffff6e2
    8e84:	ldmdami	pc, {r1, r2, r3, r4, r9, fp, lr}	; <UNPREDICTABLE>
    8e88:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8e8c:	ldrbtmi	r3, [r8], #-352	; 0xfffffea0
    8e90:	stmia	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e94:	smlattcs	r0, r8, r7, lr
    8e98:	blge	11a720 <fu_device_get_progress@plt+0x11711c>
    8e9c:	strls	sl, [r1], -r3, lsl #20
    8ea0:			; <UNDEFINED> instruction: 0xf7f99100
    8ea4:	strmi	lr, [r4], -r2, lsl #31
    8ea8:	sbcsle	r2, sp, r0, lsl #16
    8eac:	ldrdeq	lr, [r3, -sp]
    8eb0:	ldmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8eb4:			; <UNDEFINED> instruction: 0x463a4633
    8eb8:	strtmi	r4, [r8], -r0, lsl #13
    8ebc:			; <UNDEFINED> instruction: 0xf7ff4641
    8ec0:			; <UNDEFINED> instruction: 0x4604ff15
    8ec4:	svceq	0x0000f1b8
    8ec8:	strbmi	sp, [r0], -lr, asr #1
    8ecc:	ldmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ed0:			; <UNDEFINED> instruction: 0xf7f9e7ca
    8ed4:	svclt	0x0000efa8
    8ed8:	andeq	r7, r1, r2, lsr #29
    8edc:	andeq	r0, r0, r0, ror #6
    8ee0:	andeq	r6, r0, sl, lsl #16
    8ee4:	andeq	r5, r0, r8, lsl #27
    8ee8:	andeq	r4, r0, ip, lsl sp
    8eec:	strdeq	r6, [r0], -r4
    8ef0:	andeq	r6, r0, lr, lsr r7
    8ef4:	andeq	r4, r0, r6, lsl #26
    8ef8:	andeq	r7, r1, r4, lsr #28
    8efc:	andeq	r6, r0, r8, asr #15
    8f00:	andeq	r6, r0, lr, lsr r7
    8f04:	ldrdeq	r4, [r0], -sl
    8f08:	andle	r2, r8, r1, lsl #16
    8f0c:	andle	r2, r9, r2, lsl #16
    8f10:	andle	r2, r1, r3, lsl #16
    8f14:	ldrbmi	r2, [r0, -r0]!
    8f18:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    8f1c:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    8f20:			; <UNDEFINED> instruction: 0x47704478
    8f24:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    8f28:	svclt	0x00004770
    8f2c:	andeq	r6, r0, r6, asr #13
    8f30:			; <UNDEFINED> instruction: 0x000066bc
    8f34:	muleq	r0, sl, ip
    8f38:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
    8f3c:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    8f40:	strmi	fp, [r4], -r4, lsl #1
    8f44:	ldrdhi	pc, [r0], -r3
    8f48:			; <UNDEFINED> instruction: 0xf7fa460e
    8f4c:	strmi	lr, [r1], -lr, asr #16
    8f50:			; <UNDEFINED> instruction: 0xf7f94620
    8f54:			; <UNDEFINED> instruction: 0xf7f9eeba
    8f58:	strmi	lr, [r5], -r2, lsr #31
    8f5c:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    8f60:	rsble	r2, r4, r0, lsl #24
    8f64:	strmi	r6, [r1], -r3, lsr #16
    8f68:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    8f6c:	mulle	r4, r8, r2
    8f70:			; <UNDEFINED> instruction: 0xf7fa4620
    8f74:	stmdacs	r0, {r2, r6, r9, fp, sp, lr, pc}
    8f78:	orrlt	sp, r6, r9, asr r0
    8f7c:	cmnlt	r3, r3, lsr r8
    8f80:	bmi	f9b47c <fu_device_get_progress@plt+0xf97e78>
    8f84:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    8f88:	cmncc	r8, sl, ror r4
    8f8c:			; <UNDEFINED> instruction: 0xf7fa4478
    8f90:	stccs	8, cr14, [r0, #-152]	; 0xffffff68
    8f94:	strtmi	sp, [r8], -fp, ror #2
    8f98:	pop	{r2, ip, sp, pc}
    8f9c:	stmdavs	pc!, {r4, r5, r6, r7, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    8fa0:	subsle	r2, r4, r0, lsl #30
    8fa4:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    8fa8:	ldrdls	pc, [r0], -r3
    8fac:	ldmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fb0:	strtmi	r4, [r0], -r1, lsl #12
    8fb4:	mcr	7, 4, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    8fb8:	svc	0x0070f7f9
    8fbc:	strmi	r6, [r7], -r3, asr #16
    8fc0:	ldmdble	r5, {r0, r8, r9, fp, sp}
    8fc4:	andcc	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    8fc8:	andsle	r2, r1, r3, lsl #22
    8fcc:	svc	0x0042f7f9
    8fd0:	ldrdge	pc, [r4], -r7
    8fd4:			; <UNDEFINED> instruction: 0xf8549003
    8fd8:			; <UNDEFINED> instruction: 0xf7ff0009
    8fdc:	blmi	ac8e38 <fu_device_get_progress@plt+0xac5834>
    8fe0:	andcs	r9, r0, #49152	; 0xc000
    8fe4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8fe8:	ldrtmi	sl, [r0], -r0
    8fec:	svc	0x0014f7f9
    8ff0:			; <UNDEFINED> instruction: 0xf7fa4638
    8ff4:			; <UNDEFINED> instruction: 0xf854e9c8
    8ff8:	blcs	55020 <fu_device_get_progress@plt+0x51a1c>
    8ffc:	blcc	bd0c8 <fu_device_get_progress@plt+0xb9ac4>
    9000:	ldmdble	lr, {r0, r8, r9, fp, sp}
    9004:	svc	0x0026f7f9
    9008:	andmi	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    900c:	andcs	r4, r0, #31744	; 0x7c00
    9010:	ldrbtmi	r4, [fp], #-1559	; 0xfffff9e9
    9014:	strmi	r9, [r1], -r0, lsl #8
    9018:			; <UNDEFINED> instruction: 0xf7f94630
    901c:			; <UNDEFINED> instruction: 0x4628eefe
    9020:			; <UNDEFINED> instruction: 0xf7fa463d
    9024:			; <UNDEFINED> instruction: 0x4628e9b0
    9028:	pop	{r2, ip, sp, pc}
    902c:	ldmdbmi	r8, {r4, r5, r6, r7, r8, r9, sl, pc}
    9030:	ldmdami	r9, {r3, r4, r9, fp, lr}
    9034:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9038:	ldrbtmi	r3, [r8], #-376	; 0xfffffe88
    903c:	svc	0x00cef7f9
    9040:	ldrtmi	lr, [r1], -r7, lsr #15
    9044:			; <UNDEFINED> instruction: 0xf0004620
    9048:	strmi	pc, [r7], -r5, ror #19
    904c:			; <UNDEFINED> instruction: 0xf7f9e7e7
    9050:	blmi	4c4c60 <fu_device_get_progress@plt+0x4c165c>
    9054:	ldrbtmi	r4, [fp], #-1594	; 0xfffff9c6
    9058:	ldrtmi	r4, [r0], -r1, lsl #12
    905c:	b	fe7c704c <fu_device_get_progress@plt+0xfe7c3a48>
    9060:			; <UNDEFINED> instruction: 0x4631e7dd
    9064:			; <UNDEFINED> instruction: 0xf0004620
    9068:	strmi	pc, [r7], -r9, lsl #27
    906c:			; <UNDEFINED> instruction: 0x2700e7d7
    9070:	svclt	0x0000e7d5
    9074:	andeq	r8, r1, r2, ror #1
    9078:	andeq	r6, r0, sl, asr #13
    907c:	andeq	r5, r0, r8, asr #24
    9080:	ldrdeq	r4, [r0], -ip
    9084:	andeq	r8, r1, sl, ror r0
    9088:	andeq	r6, r0, ip, lsl r6
    908c:	andeq	r6, r0, sl, lsl r6
    9090:	andeq	r6, r0, ip, lsl r6
    9094:	andeq	r6, r0, r6, ror #10
    9098:	andeq	r4, r0, lr, lsr #22
    909c:	muleq	r0, r2, r5
    90a0:			; <UNDEFINED> instruction: 0x4615b5f0
    90a4:	addlt	r4, r9, r8, lsr sl
    90a8:			; <UNDEFINED> instruction: 0x46044b38
    90ac:			; <UNDEFINED> instruction: 0x460e447a
    90b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    90b4:			; <UNDEFINED> instruction: 0xf04f9307
    90b8:	movwcs	r0, #768	; 0x300
    90bc:			; <UNDEFINED> instruction: 0xf7ff9306
    90c0:	msrlt	CPSR_s, #5696	; 0x1640
    90c4:	strmi	r6, [r1], -r3, lsr #16
    90c8:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    90cc:	mulle	r3, r8, r2
    90d0:			; <UNDEFINED> instruction: 0xf7fa4620
    90d4:			; <UNDEFINED> instruction: 0xb1d0e994
    90d8:			; <UNDEFINED> instruction: 0xf7fab376
    90dc:	ldmdavs	r3!, {r4, r5, r6, fp, sp, lr, pc}
    90e0:	tstlt	r3, r1, lsl #12
    90e4:	addmi	r6, r3, #1769472	; 0x1b0000
    90e8:	ldrtmi	sp, [r0], -r3
    90ec:	stmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90f0:	cmnlt	r5, #16, 6	; 0x40000000
    90f4:	cmplt	r3, #2818048	; 0x2b0000
    90f8:	strcs	r4, [r0], #-2341	; 0xfffff6db
    90fc:	stmdami	r6!, {r0, r2, r5, r9, fp, lr}
    9100:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9104:	ldrbtmi	r3, [r8], #-400	; 0xfffffe70
    9108:	svc	0x0068f7f9
    910c:	stmdbmi	r3!, {r0, r3, sp, lr, pc}
    9110:	bmi	8d2118 <fu_device_get_progress@plt+0x8ceb14>
    9114:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    9118:	orrscc	r4, r0, sl, ror r4
    911c:			; <UNDEFINED> instruction: 0xf7f94478
    9120:	bmi	884ea0 <fu_device_get_progress@plt+0x88189c>
    9124:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    9128:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    912c:	subsmi	r9, sl, r7, lsl #22
    9130:	strtmi	sp, [r0], -r8, lsr #2
    9134:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    9138:	strcs	r4, [r0], #-2332	; 0xfffff6e4
    913c:	ldmdami	sp, {r2, r3, r4, r9, fp, lr}
    9140:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9144:	ldrbtmi	r3, [r8], #-400	; 0xfffffe70
    9148:	svc	0x0048f7f9
    914c:	strtmi	lr, [r0], -r9, ror #15
    9150:			; <UNDEFINED> instruction: 0xf7ff4629
    9154:			; <UNDEFINED> instruction: 0x4607fef1
    9158:	stmdacs	r0, {r2, r9, sl, lr}
    915c:	stmdbge	r6, {r0, r5, r6, r7, ip, lr, pc}
    9160:	b	147150 <fu_device_get_progress@plt+0x143b4c>
    9164:	bls	191d6c <fu_device_get_progress@plt+0x18e768>
    9168:	stmib	sp, {r2, r8, sl, ip, pc}^
    916c:	stmib	sp, {r1, r8, r9, ip, sp}^
    9170:	strmi	r3, [r1], -r0, lsl #6
    9174:			; <UNDEFINED> instruction: 0xf7fa4630
    9178:	strmi	lr, [r4], -ip, lsl #19
    917c:			; <UNDEFINED> instruction: 0xf7fa4638
    9180:	strb	lr, [lr, r0, lsl #16]
    9184:	mcr	7, 2, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    9188:	andeq	r7, r1, r4, ror #23
    918c:	andeq	r0, r0, r0, ror #6
    9190:	andeq	r6, r0, r0, asr r5
    9194:	andeq	r5, r0, lr, asr #21
    9198:	andeq	r4, r0, r2, ror #20
    919c:	andeq	r6, r0, sl, lsr r5
    91a0:	andeq	r6, r0, r4, lsl #9
    91a4:	andeq	r4, r0, ip, asr #20
    91a8:	andeq	r7, r1, sl, ror #22
    91ac:	andeq	r6, r0, r0, lsl r5
    91b0:	andeq	r6, r0, r6, lsl #9
    91b4:	andeq	r4, r0, r2, lsr #20
    91b8:	ldrlt	r4, [r0, #-2317]	; 0xfffff6f3
    91bc:			; <UNDEFINED> instruction: 0x46044479
    91c0:	stmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91c4:	andcs	fp, r1, r8, lsl #18
    91c8:	stmdbmi	sl, {r4, r8, sl, fp, ip, sp, pc}
    91cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    91d0:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91d4:	stmdbmi	r8, {r3, r6, r8, ip, sp, pc}
    91d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    91dc:	ldmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91e0:	svclt	0x00142800
    91e4:	andcs	r2, r3, r0
    91e8:	andcs	fp, r2, r0, lsl sp
    91ec:	svclt	0x0000bd10
    91f0:	andeq	r6, r0, r0, lsr #8
    91f4:	strdeq	r5, [r0], -r2
    91f8:	andeq	r6, r0, r6, lsl #8
    91fc:	mvnsmi	lr, sp, lsr #18
    9200:			; <UNDEFINED> instruction: 0x460e4617
    9204:			; <UNDEFINED> instruction: 0xf7f94605
    9208:	strmi	lr, [r4], -r8, lsl #27
    920c:			; <UNDEFINED> instruction: 0xf7f94630
    9210:	strmi	lr, [r6], -r0, ror #28
    9214:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9218:	strtmi	r4, [r0], -r1, lsl #12
    921c:	ldcl	7, cr15, [r4, #-996]	; 0xfffffc1c
    9220:			; <UNDEFINED> instruction: 0xf7fa4680
    9224:	strmi	lr, [r1], -r6, lsl #18
    9228:			; <UNDEFINED> instruction: 0xf7f94628
    922c:			; <UNDEFINED> instruction: 0xf7faed4e
    9230:	strmi	lr, [r1], -r0, ror #16
    9234:			; <UNDEFINED> instruction: 0xf7fa4640
    9238:			; <UNDEFINED> instruction: 0xf7fae838
    923c:			; <UNDEFINED> instruction: 0x4601e8fa
    9240:			; <UNDEFINED> instruction: 0xf7f94620
    9244:	strmi	lr, [r0], r2, asr #26
    9248:	ldm	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    924c:	strtmi	r4, [r8], -r1, lsl #12
    9250:	ldc	7, cr15, [sl, #-996]!	; 0xfffffc1c
    9254:	ldmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9258:	strbmi	r4, [r0], -r1, lsl #12
    925c:	ldc	7, cr15, [r2, #996]	; 0x3e4
    9260:	stmia	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9264:	strtmi	r4, [r0], -r1, lsl #12
    9268:	stc	7, cr15, [lr, #-996]!	; 0xfffffc1c
    926c:			; <UNDEFINED> instruction: 0xf7fa4680
    9270:	strmi	lr, [r1], -r0, ror #17
    9274:			; <UNDEFINED> instruction: 0xf7f94628
    9278:			; <UNDEFINED> instruction: 0xf7f9ed28
    927c:			; <UNDEFINED> instruction: 0x4601ed5a
    9280:			; <UNDEFINED> instruction: 0xf7f94640
    9284:			; <UNDEFINED> instruction: 0xf7faeef0
    9288:			; <UNDEFINED> instruction: 0x4601e8d4
    928c:			; <UNDEFINED> instruction: 0xf7f94620
    9290:			; <UNDEFINED> instruction: 0x4603ed1c
    9294:	ldrmi	r4, [sp], -r8, lsr #12
    9298:	ldc2l	7, cr15, [r8], {255}	; 0xff
    929c:	andsle	r2, fp, r2, lsl #16
    92a0:	svclt	0x00142803
    92a4:	vst4.8	{d18,d20,d22,d24}, [pc], r0
    92a8:	strtmi	r7, [r8], -sp, lsl #3
    92ac:	mrc	7, 2, APSR_nzcv, cr4, cr9, {7}
    92b0:			; <UNDEFINED> instruction: 0x46204631
    92b4:	mcr	7, 0, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    92b8:			; <UNDEFINED> instruction: 0x46204639
    92bc:	svc	0x0014f7f9
    92c0:	tstlt	r6, r5, lsl #12
    92c4:			; <UNDEFINED> instruction: 0xf7fa4630
    92c8:	tstlt	r4, lr, lsl #17
    92cc:			; <UNDEFINED> instruction: 0xf7fa4620
    92d0:	strtmi	lr, [r8], -sl, lsl #17
    92d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    92d8:	orrvc	pc, r0, pc, asr #8
    92dc:	svclt	0x0000e7e5
    92e0:	addlt	fp, r3, r0, lsr r5
    92e4:			; <UNDEFINED> instruction: 0xf7f99001
    92e8:	movwcs	lr, #3352	; 0xd18
    92ec:	ldrmi	r9, [sl], -r1, lsl #18
    92f0:			; <UNDEFINED> instruction: 0xf7f94605
    92f4:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    92f8:	tstlt	r5, r4, lsl #12
    92fc:			; <UNDEFINED> instruction: 0xf7fa4628
    9300:			; <UNDEFINED> instruction: 0x4620e872
    9304:	ldclt	0, cr11, [r0, #-12]!
    9308:	ldm	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    930c:	strtmi	r4, [r8], -r1, lsl #12
    9310:	ldcl	7, cr15, [sl], {249}	; 0xf9
    9314:	stmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9318:	svcvc	0x0088f5b0
    931c:	strcs	fp, [r2], #-3848	; 0xfffff0f8
    9320:			; <UNDEFINED> instruction: 0xf5b0d0eb
    9324:	svclt	0x00087f8d
    9328:	rscle	r2, r6, r3, lsl #8
    932c:	svcvc	0x0080f5b0
    9330:	strcs	fp, [r0], #-3860	; 0xfffff0ec
    9334:	strb	r2, [r0, r2, lsl #8]!
    9338:	mvnsmi	lr, sp, lsr #18
    933c:	ldrmi	fp, [r7], -r2, lsl #1
    9340:	tstls	r1, lr, lsl r6
    9344:			; <UNDEFINED> instruction: 0xf7f94605
    9348:	stmdbls	r1, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    934c:			; <UNDEFINED> instruction: 0x463a4633
    9350:			; <UNDEFINED> instruction: 0xf7f94604
    9354:	stmdblt	r0, {r1, r2, r3, r9, sl, fp, sp, lr, pc}^
    9358:	tstlt	r4, r0, lsl #10
    935c:			; <UNDEFINED> instruction: 0xf7fa4620
    9360:	strtmi	lr, [r8], -r2, asr #16
    9364:	pop	{r1, ip, sp, pc}
    9368:			; <UNDEFINED> instruction: 0xf7fa81f0
    936c:	strmi	lr, [r1], -r2, ror #16
    9370:			; <UNDEFINED> instruction: 0xf7f94628
    9374:	strmi	lr, [r0], sl, lsr #25
    9378:	ldmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    937c:	strtmi	r4, [r0], -r1, lsl #12
    9380:	stc	7, cr15, [r2], #996	; 0x3e4
    9384:	svc	0x00b4f7f9
    9388:	strbmi	r4, [r0], -r1, lsl #12
    938c:	svc	0x008cf7f9
    9390:	stmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9394:	strtmi	r4, [r8], -r1, lsl #12
    9398:	ldc	7, cr15, [r6], {249}	; 0xf9
    939c:			; <UNDEFINED> instruction: 0xf7fa4680
    93a0:	strmi	lr, [r1], -r8, asr #16
    93a4:			; <UNDEFINED> instruction: 0xf7f94620
    93a8:			; <UNDEFINED> instruction: 0xf7faec90
    93ac:	strmi	lr, [r1], -r6, ror #17
    93b0:			; <UNDEFINED> instruction: 0xf7f94640
    93b4:			; <UNDEFINED> instruction: 0xf7faece8
    93b8:			; <UNDEFINED> instruction: 0x4601e83c
    93bc:			; <UNDEFINED> instruction: 0xf7f94628
    93c0:	strmi	lr, [r0], r4, lsl #25
    93c4:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93c8:	strtmi	r4, [r0], -r1, lsl #12
    93cc:	ldcl	7, cr15, [ip], #-996	; 0xfffffc1c
    93d0:	stc	7, cr15, [lr], #996	; 0x3e4
    93d4:	strbmi	r4, [r0], -r1, lsl #12
    93d8:	mcr	7, 2, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    93dc:			; <UNDEFINED> instruction: 0x46204631
    93e0:	mcr	7, 0, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    93e4:	stmdacs	r0, {r7, r9, sl, lr}
    93e8:			; <UNDEFINED> instruction: 0x4628d0b6
    93ec:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
    93f0:			; <UNDEFINED> instruction: 0x463a4633
    93f4:	stmdacs	r3, {r0, r6, r9, sl, lr}
    93f8:	andle	r4, r6, r8, lsr #12
    93fc:	blx	fe445406 <fu_device_get_progress@plt+0xfe441e02>
    9400:	strbmi	r4, [r0], -r5, lsl #12
    9404:	mrc	7, 5, APSR_nzcv, cr12, cr9, {7}
    9408:			; <UNDEFINED> instruction: 0xf000e7a7
    940c:	strmi	pc, [r5], -fp, lsl #20
    9410:	svclt	0x0000e7f7
    9414:	strdlt	fp, [r3], r0
    9418:	strmi	r4, [r4], -pc, lsl #12
    941c:	ldc2	7, cr15, [r6], {255}	; 0xff
    9420:	andsle	r2, sl, r2, lsl #16
    9424:			; <UNDEFINED> instruction: 0xf7ff4620
    9428:	stmdacs	r3, {r0, r4, sl, fp, ip, sp, lr, pc}
    942c:	ldrtmi	sp, [r9], -r5, asr #2
    9430:			; <UNDEFINED> instruction: 0xf0004620
    9434:			; <UNDEFINED> instruction: 0x4606f855
    9438:			; <UNDEFINED> instruction: 0x463ab158
    943c:			; <UNDEFINED> instruction: 0x46204631
    9440:	mrc2	7, 6, pc, cr12, cr15, {7}
    9444:	ldrtmi	r4, [r0], -r5, lsl #12
    9448:	mrc	7, 4, APSR_nzcv, cr10, cr9, {7}
    944c:	andlt	r4, r3, r8, lsr #12
    9450:	strcs	fp, [r0, #-3568]	; 0xfffff210
    9454:	andlt	r4, r3, r8, lsr #12
    9458:			; <UNDEFINED> instruction: 0xf7f9bdf0
    945c:	strmi	lr, [r1], -r6, asr #27
    9460:			; <UNDEFINED> instruction: 0xf7f94620
    9464:			; <UNDEFINED> instruction: 0x4639ec32
    9468:	ldm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    946c:			; <UNDEFINED> instruction: 0xf0004605
    9470:			; <UNDEFINED> instruction: 0x4601fc1d
    9474:			; <UNDEFINED> instruction: 0xf7f94628
    9478:	strmi	lr, [r6], -r8, lsr #24
    947c:	rscle	r2, r8, r0, lsl #16
    9480:			; <UNDEFINED> instruction: 0xf0002100
    9484:			; <UNDEFINED> instruction: 0x4605fcd7
    9488:			; <UNDEFINED> instruction: 0xf7ffb168
    948c:			; <UNDEFINED> instruction: 0x463afa15
    9490:	strtmi	r4, [r0], -r1, lsl #12
    9494:	mrc2	7, 5, pc, cr2, cr15, {7}
    9498:	ldrtmi	r4, [r0], -r5, lsl #12
    949c:	svc	0x00a2f7f9
    94a0:	andlt	r4, r3, r8, lsr #12
    94a4:			; <UNDEFINED> instruction: 0xf7f9bdf0
    94a8:	blmi	284808 <fu_device_get_progress@plt+0x281204>
    94ac:	ldrbtmi	r2, [fp], #-520	; 0xfffffdf8
    94b0:	ldrtmi	r4, [r8], -r1, lsl #12
    94b4:	ldc	7, cr15, [r0], #996	; 0x3e4
    94b8:	blmi	1c347c <fu_device_get_progress@plt+0x1bfe78>
    94bc:	stmdbmi	r6, {r9, sp}
    94c0:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    94c4:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    94c8:	addscs	r4, fp, #120, 8	; 0x78000000
    94cc:	ldc	7, cr15, [lr], {249}	; 0xf9
    94d0:	andeq	r6, r0, sl, asr #4
    94d4:	andeq	r6, r0, sl, ror r2
    94d8:	andeq	r6, r0, r6, asr r2
    94dc:	andeq	r4, r0, r0, lsr #13
    94e0:	svcmi	0x00f0e92d
    94e4:	stc	12, cr4, [sp, #-780]!	; 0xfffffcf4
    94e8:	bmi	ff0ec100 <fu_device_get_progress@plt+0xff0e8afc>
    94ec:	blmi	ff0da6e4 <fu_device_get_progress@plt+0xff0d70e0>
    94f0:	addslt	r5, r1, r2, lsr #17
    94f4:			; <UNDEFINED> instruction: 0x4604447b
    94f8:	andls	r6, pc, #1179648	; 0x120000
    94fc:	andeq	pc, r0, #79	; 0x4f
    9500:			; <UNDEFINED> instruction: 0x910b4abf
    9504:			; <UNDEFINED> instruction: 0x4618589b
    9508:	bcc	444d34 <fu_device_get_progress@plt+0x441730>
    950c:	mcr	7, 0, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    9510:			; <UNDEFINED> instruction: 0xf7f99009
    9514:	strmi	lr, [r1], -sl, ror #26
    9518:			; <UNDEFINED> instruction: 0xf7f94620
    951c:			; <UNDEFINED> instruction: 0xf7f9ebd6
    9520:	stmdavs	r3, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
    9524:	movwls	r9, #24583	; 0x6007
    9528:			; <UNDEFINED> instruction: 0xf0002b00
    952c:	blmi	fed69aac <fu_device_get_progress@plt+0xfed664a8>
    9530:	ldrbtmi	r4, [fp], #-2741	; 0xfffff54b
    9534:	movwcs	r9, #778	; 0x30a
    9538:	movwls	r9, #25349	; 0x6305
    953c:	blmi	fecda72c <fu_device_get_progress@plt+0xfecd7128>
    9540:	bcs	444d68 <fu_device_get_progress@plt+0x441764>
    9544:	mcr	4, 0, r4, cr8, cr11, {3}
    9548:	blls	1d7f90 <fu_device_get_progress@plt+0x1d498c>
    954c:	vnmls.f32	s18, s18, s10
    9550:	ldmdavs	fp, {r4, r9, fp}
    9554:	eorvc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    9558:	stcl	7, cr15, [r4, #996]!	; 0x3e4
    955c:	ldrtmi	r4, [r8], -r5, lsl #12
    9560:	mcrr2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
    9564:	strmi	r6, [r2], r6, asr #16
    9568:			; <UNDEFINED> instruction: 0xf0002e00
    956c:	strcs	r8, [r0], -r1, lsr #2
    9570:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    9574:			; <UNDEFINED> instruction: 0x46ab46b0
    9578:	ldrdcc	pc, [r0], -sl
    957c:	eorpl	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    9580:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9584:			; <UNDEFINED> instruction: 0xf7ff4628
    9588:			; <UNDEFINED> instruction: 0x4649f997
    958c:	svc	0x00eef7f9
    9590:	andls	r9, r8, lr, lsl #22
    9594:	andeq	pc, r8, r3, lsl #2
    9598:	bl	fecc7584 <fu_device_get_progress@plt+0xfecc3f80>
    959c:	strtmi	r4, [r8], -r4, lsl #12
    95a0:			; <UNDEFINED> instruction: 0xf9b0f7ff
    95a4:	stmdbls	r8, {r1, r2, r3, r8, sl, fp, ip, pc}
    95a8:	rsbvs	r4, r5, sl, lsr #12
    95ac:			; <UNDEFINED> instruction: 0xf1044603
    95b0:	eorvs	r0, r3, r8
    95b4:	ldc	7, cr15, [r8, #-996]!	; 0xfffffc1c
    95b8:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    95bc:			; <UNDEFINED> instruction: 0xf7f94620
    95c0:			; <UNDEFINED> instruction: 0x4604ee54
    95c4:			; <UNDEFINED> instruction: 0x46214658
    95c8:	ldcl	7, cr15, [r4], #996	; 0x3e4
    95cc:			; <UNDEFINED> instruction: 0xf7f94620
    95d0:			; <UNDEFINED> instruction: 0xf8daecea
    95d4:	ldrmi	r3, [r8, #4]
    95d8:	bicle	r4, sp, #100663296	; 0x6000000
    95dc:	stmvc	r9, {r1, r2, r8, sl, ip, sp, lr, pc}
    95e0:			; <UNDEFINED> instruction: 0x4640465d
    95e4:	bl	fe3475d0 <fu_device_get_progress@plt+0xfe343fcc>
    95e8:	strmi	r9, [r4], -sl, lsl #22
    95ec:	ldmhi	fp, {r3, r4, fp, sp, lr}
    95f0:	ldrtmi	r6, [r8], -r0, lsr #32
    95f4:			; <UNDEFINED> instruction: 0xf00080a3
    95f8:			; <UNDEFINED> instruction: 0x4603fc79
    95fc:			; <UNDEFINED> instruction: 0x71a34638
    9600:	ldc2	0, cr15, [lr], {0}
    9604:	movwcs	fp, #368	; 0x170
    9608:	ldrtmi	r2, [r8], -r1, lsl #4
    960c:	eorvc	r7, r3, #-2147483592	; 0x80000038
    9610:	adcvc	r7, r3, #805306374	; 0x30000006
    9614:	ldc2	0, cr15, [r4], {0}
    9618:			; <UNDEFINED> instruction: 0x460122ff
    961c:	andeq	pc, fp, r4, lsl #2
    9620:	stc	7, cr15, [r2, #-996]	; 0xfffffc1c
    9624:	ldrdcs	pc, [r4], -sl
    9628:			; <UNDEFINED> instruction: 0xf8c4686b
    962c:			; <UNDEFINED> instruction: 0xf8c4610a
    9630:	blcs	11a70 <fu_device_get_progress@plt+0xe46c>
    9634:			; <UNDEFINED> instruction: 0x2600d03c
    9638:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    963c:	bleq	d45a78 <fu_device_get_progress@plt+0xd42474>
    9640:	vst1.32	{d20-d22}, [pc :256], r2
    9644:	and	r7, r9, r9, lsl #15
    9648:	ldrdcc	lr, [sp], -sp
    964c:	tstlt	r8, pc, lsl r4
    9650:	stcl	7, cr15, [r2], #-996	; 0xfffffc1c
    9654:	strcc	r6, [r1], -fp, ror #16
    9658:	eorle	r4, r9, #-536870903	; 0xe0000009
    965c:	ldrbmi	r6, [r9], -fp, lsr #16
    9660:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    9664:	svc	0x0082f7f9
    9668:	ldrsbtgt	pc, [r4], -sp	; <UNPREDICTABLE>
    966c:			; <UNDEFINED> instruction: 0x4641463a
    9670:	andls	pc, ip, sp, asr #17
    9674:	andge	pc, r4, sp, asr #17
    9678:	andgt	pc, r8, sp, asr #17
    967c:	andgt	pc, r0, sp, asr #17
    9680:	eorsge	pc, r8, sp, asr #17
    9684:	strtmi	r4, [r0], -r3, lsl #12
    9688:	bl	fea47674 <fu_device_get_progress@plt+0xfea44070>
    968c:	bicsle	r2, fp, r0, lsl #16
    9690:	tstcs	r8, lr, lsl #22
    9694:	beq	fe444efc <fu_device_get_progress@plt+0xfe4418f8>
    9698:	bcs	444f00 <fu_device_get_progress@plt+0x4418fc>
    969c:			; <UNDEFINED> instruction: 0xf7f9689b
    96a0:	stmdals	lr, {r3, r6, r8, sl, fp, sp, lr, pc}
    96a4:	bicsle	r2, r3, r0, lsl #16
    96a8:	strcc	r6, [r1], -fp, ror #16
    96ac:	bicsle	r4, r5, #-536870903	; 0xe0000009
    96b0:	strtmi	r4, [r0], -r1, asr #12
    96b4:	ldcl	7, cr15, [r8, #996]	; 0x3e4
    96b8:	strtmi	r4, [r8], -r4, lsl #12
    96bc:	mcr	7, 3, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    96c0:			; <UNDEFINED> instruction: 0xf7f94620
    96c4:	bls	1c488c <fu_device_get_progress@plt+0x1c1288>
    96c8:	strmi	r4, [r3], -r1, lsr #12
    96cc:	ldrmi	r9, [sl], #-2057	; 0xfffff7f7
    96d0:			; <UNDEFINED> instruction: 0xf7f99206
    96d4:	blls	20489c <fu_device_get_progress@plt+0x201298>
    96d8:	ldmdavs	fp, {r0, r2, r9, fp, ip, pc}^
    96dc:	andls	r3, r5, #268435456	; 0x10000000
    96e0:			; <UNDEFINED> instruction: 0xf63f4293
    96e4:	blls	1b53b4 <fu_device_get_progress@plt+0x1b1db0>
    96e8:	streq	pc, [fp, -r3, lsl #2]
    96ec:	orrcs	r4, r0, r8, asr #20
    96f0:	blls	19b818 <fu_device_get_progress@plt+0x198214>
    96f4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    96f8:	ldc	7, cr15, [sl, #-996]	; 0xfffffc1c
    96fc:			; <UNDEFINED> instruction: 0xf7f94638
    9700:	blmi	1184308 <fu_device_get_progress@plt+0x1180d04>
    9704:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    9708:	strmi	r7, [r6], -r2, asr #2
    970c:	andvc	pc, r6, r0, asr #17
    9710:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
    9714:	teqvc	r3, r0, lsr r0
    9718:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}^
    971c:	ldmdale	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}^
    9720:	blls	2661f4 <fu_device_get_progress@plt+0x262bf0>
    9724:	blcs	23898 <fu_device_get_progress@plt+0x20294>
    9728:	strcs	sp, [r0], #-69	; 0xffffffbb
    972c:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    9730:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    9734:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    9738:	strcs	r4, [fp, #-1696]	; 0xfffff960
    973c:			; <UNDEFINED> instruction: 0xf8dae006
    9740:	strcc	r3, [r1], #-4
    9744:	adcmi	r9, r3, #57344	; 0xe000
    9748:	ldmdble	r4!, {r0, r2, r4, sl, lr}
    974c:	ldrdcc	pc, [r0], -sl
    9750:			; <UNDEFINED> instruction: 0xf8534649
    9754:			; <UNDEFINED> instruction: 0xf7f90024
    9758:			; <UNDEFINED> instruction: 0xf8ddef0a
    975c:			; <UNDEFINED> instruction: 0x462ac038
    9760:			; <UNDEFINED> instruction: 0xf8cd4639
    9764:			; <UNDEFINED> instruction: 0xf8cdb00c
    9768:			; <UNDEFINED> instruction: 0xf8cd8004
    976c:			; <UNDEFINED> instruction: 0xf8cdc008
    9770:	strmi	ip, [r3], -r0
    9774:			; <UNDEFINED> instruction: 0xf7f94630
    9778:	stmdacs	r0, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    977c:			; <UNDEFINED> instruction: 0x4604d1df
    9780:			; <UNDEFINED> instruction: 0xf7f99807
    9784:	stmdals	r9, {r9, sl, fp, sp, lr, pc}
    9788:			; <UNDEFINED> instruction: 0xf7f99409
    978c:			; <UNDEFINED> instruction: 0x4630edfc
    9790:	bl	4c777c <fu_device_get_progress@plt+0x4c4178>
    9794:	blmi	61c020 <fu_device_get_progress@plt+0x618a1c>
    9798:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    979c:	blls	3e380c <fu_device_get_progress@plt+0x3e0208>
    97a0:	qsuble	r4, sl, r4
    97a4:	andslt	r9, r1, r9, lsl #16
    97a8:	blhi	144aa4 <fu_device_get_progress@plt+0x1414a0>
    97ac:	svchi	0x00f0e8bd
    97b0:	stmvc	r9, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    97b4:			; <UNDEFINED> instruction: 0x4639e715
    97b8:			; <UNDEFINED> instruction: 0xf7f94630
    97bc:			; <UNDEFINED> instruction: 0x4604edf0
    97c0:			; <UNDEFINED> instruction: 0xf7f9e7de
    97c4:	vstrls	d14, [r7, #-288]	; 0xfffffee0
    97c8:	andcs	r4, r0, #21504	; 0x5400
    97cc:	ldrbtmi	r6, [fp], #-2156	; 0xfffff794
    97d0:	strmi	r9, [r1], -r0, lsl #8
    97d4:			; <UNDEFINED> instruction: 0xf7f9980b
    97d8:	strtmi	lr, [r8], -r0, lsr #22
    97dc:	ldcl	7, cr15, [r2, #996]	; 0x3e4
    97e0:	blcs	3040c <fu_device_get_progress@plt+0x2ce08>
    97e4:	strcs	sp, [r0], #-211	; 0xffffff2d
    97e8:	strcs	lr, [fp, -sp, asr #15]
    97ec:			; <UNDEFINED> instruction: 0xf7f9e77e
    97f0:	svclt	0x0000eb1a
    97f4:	andeq	r7, r1, r4, lsr #15
    97f8:	andeq	r0, r0, r0, ror #6
    97fc:	muleq	r1, ip, r7
    9800:	andeq	r0, r0, r0, asr r3
    9804:	andeq	r6, r0, lr, lsl r2
    9808:	andeq	r6, r0, ip, lsl r2
    980c:	andeq	r4, r0, r4, lsr #12
    9810:	andeq	r6, r0, r0, lsl #1
    9814:	andeq	r4, r0, r2, ror r4
    9818:	andeq	r5, r0, r2, lsr r0
    981c:	strdeq	r7, [r1], -r8
    9820:			; <UNDEFINED> instruction: 0x00005fbe
    9824:	strmi	r4, [r8], -r2, lsl #12
    9828:	svcmi	0x00f0e92d
    982c:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    9830:	blmi	febec448 <fu_device_get_progress@plt+0xfebe8e44>
    9834:	bcs	fe44505c <fu_device_get_progress@plt+0xfe441a58>
    9838:	addlt	r4, fp, lr, lsr #21
    983c:	stmdbge	r8, {r1, r3, r4, r5, r6, sl, lr}
    9840:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9844:			; <UNDEFINED> instruction: 0xf04f9309
    9848:			; <UNDEFINED> instruction: 0xf7f90300
    984c:	stmibmi	sl!, {r4, r7, r9, sl, fp, sp, lr, pc}
    9850:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9854:			; <UNDEFINED> instruction: 0xf7f99003
    9858:	stmdacs	r0, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    985c:	msrhi	CPSR_xc, r0, asr #32
    9860:	strmi	r9, [r5], -r3, lsl #22
    9864:	blcs	67dd8 <fu_device_get_progress@plt+0x647d4>
    9868:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    986c:	blls	230080 <fu_device_get_progress@plt+0x22ca7c>
    9870:	ldrdmi	pc, [r6], -r2
    9874:			; <UNDEFINED> instruction: 0xf040429c
    9878:	blls	e9d08 <fu_device_get_progress@plt+0xe6704>
    987c:	strls	r3, [r8], #-3083	; 0xfffff3f5
    9880:	blcs	282f4 <fu_device_get_progress@plt+0x24cf0>
    9884:	msrhi	CPSR_fs, r0
    9888:			; <UNDEFINED> instruction: 0xf5b44b9c
    988c:	cdp	15, 0, cr7, cr8, cr9, {4}
    9890:	andls	sl, r4, r0, lsl sl
    9894:	mcr	4, 0, r4, cr9, cr11, {3}
    9898:			; <UNDEFINED> instruction: 0xf04f3a10
    989c:	movwls	r0, #8971	; 0x230b
    98a0:	movwcs	lr, #10717	; 0x29dd
    98a4:	streq	lr, [r2, #-2819]	; 0xfffff4fd
    98a8:	sbchi	pc, r2, r0, asr #1
    98ac:	bne	445118 <fu_device_get_progress@plt+0x441b14>
    98b0:	strtmi	r2, [r8], -r6, lsl #4
    98b4:	ldc	7, cr15, [sl, #-996]!	; 0xfffffc1c
    98b8:	stmdacs	r0, {r1, r2, ip, pc}
    98bc:	sbchi	pc, r5, r0, asr #32
    98c0:	blx	fe2c58c8 <fu_device_get_progress@plt+0xfe2c22c4>
    98c4:	strmi	r7, [r7], -r9, lsr #19
    98c8:	blx	ffcc58d2 <fu_device_get_progress@plt+0xffcc22ce>
    98cc:	ldrdcc	pc, [r7], -r5
    98d0:			; <UNDEFINED> instruction: 0xf0002b01
    98d4:			; <UNDEFINED> instruction: 0xf8d580c7
    98d8:			; <UNDEFINED> instruction: 0xf5a4310e
    98dc:	movwls	r7, #22921	; 0x5989
    98e0:			; <UNDEFINED> instruction: 0xf0002b00
    98e4:			; <UNDEFINED> instruction: 0xf1b980cc
    98e8:			; <UNDEFINED> instruction: 0xf5050f07
    98ec:	vhsub.s8	d23, d16, d9
    98f0:			; <UNDEFINED> instruction: 0xf04f80d7
    98f4:			; <UNDEFINED> instruction: 0xf44f0b00
    98f8:	ldrtmi	r7, [sl], r9, lsl #13
    98fc:	strls	r4, [r7, #-1556]	; 0xfffff9ec
    9900:			; <UNDEFINED> instruction: 0xf1056865
    9904:	strbmi	r0, [r8, #2056]	; 0x808
    9908:			; <UNDEFINED> instruction: 0xf7fed84c
    990c:			; <UNDEFINED> instruction: 0xf854ffcd
    9910:	strmi	r1, [r7], -r8, lsl #22
    9914:			; <UNDEFINED> instruction: 0xf862f7ff
    9918:	strtmi	r4, [r0], -r9, lsr #12
    991c:	ldc	7, cr15, [lr, #-996]!	; 0xfffffc1c
    9920:	ldrtmi	r4, [r8], -r4, lsl #12
    9924:			; <UNDEFINED> instruction: 0xf7ff4621
    9928:	tstlt	r4, r5, lsl r8	; <UNPREDICTABLE>
    992c:			; <UNDEFINED> instruction: 0xf7f94620
    9930:	svccs	0x0000ec28
    9934:	sbcshi	pc, r7, r0
    9938:			; <UNDEFINED> instruction: 0x46504639
    993c:	blx	1945946 <fu_device_get_progress@plt+0x1942342>
    9940:			; <UNDEFINED> instruction: 0xf7f94638
    9944:	blls	184e8c <fu_device_get_progress@plt+0x181888>
    9948:	bleq	85d7c <fu_device_get_progress@plt+0x82778>
    994c:	ldrbmi	r4, [fp, #-1094]	; 0xfffffbba
    9950:	stmdbeq	r8, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    9954:	blls	1fda34 <fu_device_get_progress@plt+0x1fa430>
    9958:	svceq	0x0007f1b9
    995c:	streq	lr, [r6], #-2819	; 0xfffff4fd
    9960:	ldrbmi	sp, [r7], -lr, asr #17
    9964:	bge	4451cc <fu_device_get_progress@plt+0x441bc8>
    9968:	b	1d47954 <fu_device_get_progress@plt+0x1d44350>
    996c:	andcs	r4, r0, #100, 22	; 0x19000
    9970:	andls	pc, r0, sp, asr #17
    9974:			; <UNDEFINED> instruction: 0x4601447b
    9978:			; <UNDEFINED> instruction: 0xf7f94650
    997c:	tstlt	r7, lr, asr #20
    9980:			; <UNDEFINED> instruction: 0xf7f94638
    9984:	bmi	1804e4c <fu_device_get_progress@plt+0x1801848>
    9988:	ldrbtmi	r4, [sl], #-2905	; 0xfffff4a7
    998c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9990:	subsmi	r9, sl, r9, lsl #22
    9994:	adchi	pc, r9, r0, asr #32
    9998:	andlt	r9, fp, r6, lsl #16
    999c:	blhi	144c98 <fu_device_get_progress@plt+0x141694>
    99a0:	svchi	0x00f0e8bd
    99a4:	b	15c7990 <fu_device_get_progress@plt+0x15c438c>
    99a8:	movweq	pc, #33193	; 0x81a9	; <UNPREDICTABLE>
    99ac:	andcs	r9, r0, #67108864	; 0x4000000
    99b0:			; <UNDEFINED> instruction: 0x46574b55
    99b4:	ldrbtmi	r9, [fp], #-1280	; 0xfffffb00
    99b8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    99bc:			; <UNDEFINED> instruction: 0xf7f90a10
    99c0:	ldrb	lr, [ip, ip, lsr #20]
    99c4:			; <UNDEFINED> instruction: 0x46384657
    99c8:	ldc	7, cr15, [r4], #-996	; 0xfffffc1c
    99cc:	tstlt	r7, r5, lsl #12
    99d0:			; <UNDEFINED> instruction: 0xf7f94638
    99d4:	stccs	13, cr14, [r0, #-32]	; 0xffffffe0
    99d8:			; <UNDEFINED> instruction: 0xf7f9d0d5
    99dc:	strmi	lr, [r1], -r6, lsl #22
    99e0:	beq	fe445248 <fu_device_get_progress@plt+0xfe441c44>
    99e4:	ldmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99e8:			; <UNDEFINED> instruction: 0xf7f94604
    99ec:	svcls	0x0004eb90
    99f0:	strls	r3, [r4, -r1, lsl #14]
    99f4:	strtmi	r4, [r8], -r1, lsl #12
    99f8:	stmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99fc:	strtmi	r4, [r0], -r1, lsl #12
    9a00:	b	16c79ec <fu_device_get_progress@plt+0x16c43e8>
    9a04:	bls	b062c <fu_device_get_progress@plt+0xad028>
    9a08:	ldrtmi	r4, [r2], #-1576	; 0xfffff9d8
    9a0c:	andls	r1, r2, #161792	; 0x27800
    9a10:			; <UNDEFINED> instruction: 0xf7f99608
    9a14:	blls	104dbc <fu_device_get_progress@plt+0x1017b8>
    9a18:	adcsmi	r7, fp, #634880	; 0x9b000
    9a1c:			; <UNDEFINED> instruction: 0x9c08d960
    9a20:	movwcs	lr, #10717	; 0x29dd
    9a24:	svcvc	0x0089f5b4
    9a28:	streq	lr, [r2, #-2819]	; 0xfffff4fd
    9a2c:	svcge	0x003ef4bf
    9a30:	b	447a1c <fu_device_get_progress@plt+0x444418>
    9a34:	andcs	r4, r0, #54272	; 0xd400
    9a38:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    9a3c:	strmi	r9, [r1], -r6, lsl #4
    9a40:	beq	4452a8 <fu_device_get_progress@plt+0x441ca4>
    9a44:	stmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a48:			; <UNDEFINED> instruction: 0xf7f9e79d
    9a4c:	blmi	c44264 <fu_device_get_progress@plt+0xc40c60>
    9a50:	ldrbtmi	r2, [fp], #-519	; 0xfffffdf9
    9a54:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    9a58:			; <UNDEFINED> instruction: 0xf7f90a10
    9a5c:	movwcs	lr, #3488	; 0xda0
    9a60:	ldr	r9, [r0, r6, lsl #6]
    9a64:	tsteq	fp, r5, lsl #2	; <UNPREDICTABLE>
    9a68:			; <UNDEFINED> instruction: 0xf0004638
    9a6c:			; <UNDEFINED> instruction: 0xf8d5fb31
    9a70:			; <UNDEFINED> instruction: 0xf5a4310e
    9a74:	movwls	r7, #22921	; 0x5989
    9a78:			; <UNDEFINED> instruction: 0xf47f2b00
    9a7c:			; <UNDEFINED> instruction: 0xf44faf34
    9a80:	str	r7, [r0, r9, lsl #13]!
    9a84:	stmib	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a88:	strtmi	r9, [sl], -r3, lsl #22
    9a8c:	ldmdbvc	ip, {r1, r2, r8, sl, ip, pc}^
    9a90:	strls	r4, [r0], #-2848	; 0xfffff4e0
    9a94:			; <UNDEFINED> instruction: 0x4601447b
    9a98:			; <UNDEFINED> instruction: 0xf7f94650
    9a9c:			; <UNDEFINED> instruction: 0xe772e9be
    9aa0:	bge	445308 <fu_device_get_progress@plt+0x441d04>
    9aa4:			; <UNDEFINED> instruction: 0xf7f9e760
    9aa8:	blmi	704208 <fu_device_get_progress@plt+0x700c04>
    9aac:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    9ab0:	ldrbmi	r4, [r0], -r1, lsl #12
    9ab4:	ldcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
    9ab8:	movwls	r2, #25344	; 0x6300
    9abc:			; <UNDEFINED> instruction: 0xf7f9e763
    9ac0:	bls	2441f0 <fu_device_get_progress@plt+0x240bec>
    9ac4:	blmi	570ad8 <fu_device_get_progress@plt+0x56d4d4>
    9ac8:	strtmi	r9, [sl], -r1, lsl #4
    9acc:	ldrdmi	pc, [r6], -r4
    9ad0:	strls	r4, [r6, #-1147]	; 0xfffffb85
    9ad4:	strmi	r9, [r1], -r0, lsl #8
    9ad8:			; <UNDEFINED> instruction: 0xf7f94650
    9adc:			; <UNDEFINED> instruction: 0xe752e99e
    9ae0:	movwls	r2, #25345	; 0x6301
    9ae4:	ldrbmi	lr, [r7], -pc, asr #14
    9ae8:			; <UNDEFINED> instruction: 0xf7f9e749
    9aec:	svclt	0x0000e99c
    9af0:	andeq	r0, r0, r0, ror #6
    9af4:	andeq	r7, r1, r4, asr r4
    9af8:	andeq	r4, r0, r6, ror #29
    9afc:			; <UNDEFINED> instruction: 0x00005ebc
    9b00:	andeq	r5, r0, r8, ror #29
    9b04:	andeq	r7, r1, r6, lsl #6
    9b08:	andeq	r5, r0, r6, asr #29
    9b0c:	andeq	r5, r0, r6, ror #27
    9b10:	andeq	r5, r0, sl, ror #27
    9b14:	andeq	r5, r0, ip, lsr sp
    9b18:	andeq	r5, r0, sl, lsl #26
    9b1c:	andeq	r5, r0, r0, lsr #26
    9b20:	addlt	fp, r2, r0, ror r5
    9b24:	tstls	r1, r6, lsl #12
    9b28:			; <UNDEFINED> instruction: 0xf956f000
    9b2c:			; <UNDEFINED> instruction: 0xf7fe4604
    9b30:	stmdbls	r1, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    9b34:			; <UNDEFINED> instruction: 0xf7fe4605
    9b38:	strtmi	pc, [r9], -sp, lsl #30
    9b3c:			; <UNDEFINED> instruction: 0xf0004620
    9b40:			; <UNDEFINED> instruction: 0xf7f9fa63
    9b44:			; <UNDEFINED> instruction: 0x4601ea52
    9b48:			; <UNDEFINED> instruction: 0xf7f94630
    9b4c:			; <UNDEFINED> instruction: 0x4606e8be
    9b50:	b	ff747b3c <fu_device_get_progress@plt+0xff744538>
    9b54:	strtmi	r4, [r0], -r1, lsl #12
    9b58:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9b5c:	ldrtmi	r4, [r0], -r1, lsl #12
    9b60:	stmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9b64:			; <UNDEFINED> instruction: 0x4620b114
    9b68:	ldc	7, cr15, [ip], #-996	; 0xfffffc1c
    9b6c:			; <UNDEFINED> instruction: 0x4628b115
    9b70:	ldc	7, cr15, [r8], #-996	; 0xfffffc1c
    9b74:	andlt	r2, r2, r1
    9b78:	svclt	0x0000bd70
    9b7c:			; <UNDEFINED> instruction: 0x4605b538
    9b80:			; <UNDEFINED> instruction: 0xf7f9460c
    9b84:			; <UNDEFINED> instruction: 0x4601ea32
    9b88:			; <UNDEFINED> instruction: 0xf7f94628
    9b8c:			; <UNDEFINED> instruction: 0x4621e89e
    9b90:	stc	7, cr15, [sl, #-996]	; 0xfffffc1c
    9b94:			; <UNDEFINED> instruction: 0xf0004605
    9b98:	strmi	pc, [r1], -r9, lsl #17
    9b9c:			; <UNDEFINED> instruction: 0xf7f94628
    9ba0:			; <UNDEFINED> instruction: 0xb190e894
    9ba4:			; <UNDEFINED> instruction: 0xf0002100
    9ba8:	msrlt	CPSR_f, r5, asr #18
    9bac:	mcr2	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    9bb0:	ldrhtmi	lr, [r8], -sp
    9bb4:	ldmlt	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bb8:	stmdb	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9bbc:	andcs	r4, r8, #4, 22	; 0x1000
    9bc0:			; <UNDEFINED> instruction: 0x4601447b
    9bc4:			; <UNDEFINED> instruction: 0xf7f94620
    9bc8:	andcs	lr, r0, sl, ror #25
    9bcc:	svclt	0x0000bd38
    9bd0:	andeq	r5, r0, r8, lsr fp
    9bd4:	addlt	fp, r4, r0, lsl r5
    9bd8:	b	fe647bc4 <fu_device_get_progress@plt+0xfe6445c0>
    9bdc:	stmdami	pc, {r2, r9, sl, lr}	; <UNPREDICTABLE>
    9be0:			; <UNDEFINED> instruction: 0xf7f94478
    9be4:	blmi	3c3eb4 <fu_device_get_progress@plt+0x3c08b0>
    9be8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    9bec:	andcc	lr, r1, #3358720	; 0x334000
    9bf0:	sbccs	r4, r0, #12, 22	; 0x3000
    9bf4:			; <UNDEFINED> instruction: 0x4601447b
    9bf8:	strcs	r4, [ip], #-1568	; 0xfffff9e0
    9bfc:			; <UNDEFINED> instruction: 0xf7f99400
    9c00:			; <UNDEFINED> instruction: 0xf44feb0a
    9c04:	strmi	r7, [r4], -r2, lsl #3
    9c08:	stmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c0c:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    9c10:	strtmi	r4, [r0], -r2, lsl #12
    9c14:	andlt	r6, r4, sl, lsl r0
    9c18:	svclt	0x0000bd10
    9c1c:	andeq	r5, r0, r8, asr #25
    9c20:	andeq	r0, r0, pc, lsr r0
    9c24:	andeq	r0, r0, r9, rrx
    9c28:	andeq	r7, r1, lr, lsl r4
    9c2c:	stmdbmi	sl, {r0, r3, r8, r9, fp, lr}
    9c30:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    9c34:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    9c38:	ldmdapl	r8, {r2, r9, sl, lr}^
    9c3c:			; <UNDEFINED> instruction: 0xf7f96815
    9c40:	rscscs	lr, pc, #466944	; 0x72000
    9c44:	stmdbne	r6!, {r8, sp}^
    9c48:	ldfnes	f5, [r0, #-384]!	; 0xfffffe80
    9c4c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9c50:	bllt	fe2c7c3c <fu_device_get_progress@plt+0xfe2c4638>
    9c54:	andeq	r7, r1, lr, asr r0
    9c58:	andeq	r0, r0, r4, ror #6
    9c5c:	strdeq	r7, [r1], -r6
    9c60:			; <UNDEFINED> instruction: 0x4604b538
    9c64:	ldc	7, cr15, [r8], #-996	; 0xfffffc1c
    9c68:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    9c6c:	subvs	r6, r8, fp, lsl #16
    9c70:	cmpcs	r0, fp, lsl #19
    9c74:			; <UNDEFINED> instruction: 0xf7f94620
    9c78:	strmi	lr, [r5], -ip, lsl #23
    9c7c:	b	11c7c68 <fu_device_get_progress@plt+0x11c4664>
    9c80:	strtmi	r4, [r0], -r1, lsl #12
    9c84:	bl	fe147c70 <fu_device_get_progress@plt+0xfe14466c>
    9c88:	blmi	1dc4a8 <fu_device_get_progress@plt+0x1d8ea4>
    9c8c:			; <UNDEFINED> instruction: 0x61aa447a
    9c90:	strvs	r4, [r3], #1147	; 0x47b
    9c94:			; <UNDEFINED> instruction: 0x4620bd38
    9c98:	bl	fee47c84 <fu_device_get_progress@plt+0xfee44680>
    9c9c:	svclt	0x0000e7e9
    9ca0:	andeq	r7, r1, r2, asr #7
    9ca4:	andeq	r0, r0, r5, lsl r1
    9ca8:	andeq	r0, r0, r1, rrx
    9cac:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    9cb0:	svchi	0x005bf3bf
    9cb4:	addlt	r4, r2, r8, ror r4
    9cb8:	vtbl.8	d6, {d31}, d3
    9cbc:	movwls	r8, #8027	; 0x1f5b
    9cc0:			; <UNDEFINED> instruction: 0xb1239b01
    9cc4:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    9cc8:	mullt	r2, r8, r8
    9ccc:			; <UNDEFINED> instruction: 0xf100bd10
    9cd0:	strtmi	r0, [r0], -r8, lsl #8
    9cd4:	stmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9cd8:	rscsle	r2, r3, r0, lsl #16
    9cdc:			; <UNDEFINED> instruction: 0xff7af7ff
    9ce0:	strtmi	r4, [r0], -r1, lsl #12
    9ce4:	bl	ff3c7cd0 <fu_device_get_progress@plt+0xff3c46cc>
    9ce8:	svclt	0x0000e7ec
    9cec:	andeq	r7, r1, r8, ror r3
    9cf0:	andeq	r7, r1, r6, ror #6
    9cf4:	mvnsmi	lr, #737280	; 0xb4000
    9cf8:	strmi	fp, [r5], -r3, lsl #1
    9cfc:	ldrmi	r4, [r6], -ip, lsl #12
    9d00:			; <UNDEFINED> instruction: 0xffd4f7ff
    9d04:	strtmi	r4, [r8], -r1, lsl #12
    9d08:	svc	0x00def7f8
    9d0c:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    9d10:	ldrdhi	pc, [r0], -r3
    9d14:	streq	lr, [r8, -r0, lsl #22]
    9d18:	ldmdbvc	fp!, {r0, r2, r9, sl, lr}
    9d1c:			; <UNDEFINED> instruction: 0xf855bb83
    9d20:	strtmi	r3, [r1], -r8
    9d24:	strcs	r4, [r0], #-2587	; 0xfffff5e5
    9d28:	ldmdavs	fp, {r4, r5, r9, sl, lr}^
    9d2c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    9d30:			; <UNDEFINED> instruction: 0xf7f93400
    9d34:			; <UNDEFINED> instruction: 0xf855ea04
    9d38:	ldmdavs	sl, {r3, ip, sp}^
    9d3c:			; <UNDEFINED> instruction: 0xf8dfb1ea
    9d40:			; <UNDEFINED> instruction: 0xf8df9058
    9d44:	ldrbtmi	r8, [r9], #88	; 0x58
    9d48:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    9d4c:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    9d50:	mcr2	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    9d54:	strbmi	r4, [r9], -r2, lsr #12
    9d58:	strmi	r3, [r5], -r1, lsl #8
    9d5c:			; <UNDEFINED> instruction: 0xf7f94630
    9d60:	strtmi	lr, [sl], -r2, lsl #18
    9d64:	ldrtmi	r4, [r0], -r1, asr #12
    9d68:	ldm	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d6c:			; <UNDEFINED> instruction: 0xf7f94628
    9d70:	ldmdavs	fp!, {r2, r5, fp, sp, lr, pc}
    9d74:	adcmi	r6, r2, #5898240	; 0x5a0000
    9d78:	andlt	sp, r3, r7, ror #17
    9d7c:	mvnshi	lr, #12386304	; 0xbd0000
    9d80:	vldmdbne	fp!, {s8-s14}
    9d84:	ldrtmi	r4, [r0], -r1, lsr #12
    9d88:			; <UNDEFINED> instruction: 0xf7f9447a
    9d8c:	bfi	lr, sl, (invalid: 22:6)
    9d90:	andeq	r7, r1, lr, lsl r3
    9d94:	muleq	r0, r0, fp
    9d98:	andeq	r5, r0, r2, lsl #23
    9d9c:	andeq	r4, r0, r0, lsl #16
    9da0:	andeq	r5, r0, ip, lsr #22
    9da4:			; <UNDEFINED> instruction: 0x4604b570
    9da8:			; <UNDEFINED> instruction: 0xff80f7ff
    9dac:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
    9db0:	strtmi	r4, [r0], -r1, lsl #12
    9db4:	svc	0x0088f7f8
    9db8:	stmiapl	r0, {r0, r1, r3, r5, fp, sp, lr}^
    9dbc:	b	ff8c7da8 <fu_device_get_progress@plt+0xff8c47a4>
    9dc0:	cmpcs	r0, r8, ror #16
    9dc4:	b	ff947db0 <fu_device_get_progress@plt+0xff9447ac>
    9dc8:	strtmi	r6, [r0], -r3, lsl #19
    9dcc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9dd0:	svclt	0x00004718
    9dd4:	andeq	r7, r1, lr, ror r2
    9dd8:			; <UNDEFINED> instruction: 0xf7ffb508
    9ddc:	tstcs	r0, r7, ror #30	; <UNPREDICTABLE>
    9de0:			; <UNDEFINED> instruction: 0x4008e8bd
    9de4:	blt	747dd0 <fu_device_get_progress@plt+0x7447cc>
    9de8:			; <UNDEFINED> instruction: 0x4604b538
    9dec:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    9df0:			; <UNDEFINED> instruction: 0xf7ff681d
    9df4:	cmplt	ip, fp, asr pc	; <UNPREDICTABLE>
    9df8:	strmi	r6, [r1], -r3, lsr #16
    9dfc:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    9e00:	mulle	r3, r8, r2
    9e04:			; <UNDEFINED> instruction: 0xf7f94620
    9e08:	strdlt	lr, [r8, -sl]
    9e0c:			; <UNDEFINED> instruction: 0xbd385960
    9e10:	stmdbmi	r6, {r0, r2, r9, fp, lr}
    9e14:	ldrbtmi	r4, [sl], #-2054	; 0xfffff7fa
    9e18:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9e1c:	ldm	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e20:	ldclt	0, cr2, [r8, #-0]
    9e24:	andeq	r7, r1, lr, lsr r2
    9e28:	andeq	r5, r0, r6, asr #21
    9e2c:	strdeq	r5, [r0], -ip
    9e30:	andeq	r3, r0, lr, asr #26
    9e34:	ldrblt	r4, [r0, #-2835]!	; 0xfffff4ed
    9e38:			; <UNDEFINED> instruction: 0x4604447b
    9e3c:	ldmdavs	lr, {r0, r2, r3, r9, sl, lr}
    9e40:			; <UNDEFINED> instruction: 0xff34f7ff
    9e44:	stmdavs	r3!, {r2, r4, r7, r8, ip, sp, pc}
    9e48:	tstlt	r3, r1, lsl #12
    9e4c:	addsmi	r6, r8, #1769472	; 0x1b0000
    9e50:	strtmi	sp, [r0], -r3
    9e54:	b	ff4c7e40 <fu_device_get_progress@plt+0xff4c483c>
    9e58:	stmibpl	r3!, {r6, r8, ip, sp, pc}
    9e5c:	addsmi	r6, r5, #5898240	; 0x5a0000
    9e60:	ldmdavs	fp, {r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, pc}
    9e64:			; <UNDEFINED> instruction: 0xf8532000
    9e68:	ldcllt	0, cr0, [r0, #-148]!	; 0xffffff6c
    9e6c:	bmi	1dc28c <fu_device_get_progress@plt+0x1d8c88>
    9e70:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    9e74:	tstcc	r8, sl, ror r4
    9e78:			; <UNDEFINED> instruction: 0xf7f94478
    9e7c:			; <UNDEFINED> instruction: 0x2000e8b0
    9e80:	svclt	0x0000bd70
    9e84:	strdeq	r7, [r1], -r4
    9e88:	andeq	r5, r0, r2, lsr #21
    9e8c:	andeq	r5, r0, r8, ror #20
    9e90:	strdeq	r3, [r0], -r0
    9e94:			; <UNDEFINED> instruction: 0x4604b538
    9e98:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    9e9c:			; <UNDEFINED> instruction: 0xf7ff681d
    9ea0:	cmnlt	ip, r5, lsl #30	; <UNPREDICTABLE>
    9ea4:	strmi	r6, [r1], -r3, lsr #16
    9ea8:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    9eac:	mulle	r3, r8, r2
    9eb0:			; <UNDEFINED> instruction: 0xf7f94620
    9eb4:			; <UNDEFINED> instruction: 0xb128eaa4
    9eb8:	ldmdavs	r8, {r0, r1, r5, r6, r8, fp, ip, lr}^
    9ebc:	ldmdavs	fp, {r3, r8, ip, sp, pc}
    9ec0:	ldclt	8, cr6, [r8, #-96]!	; 0xffffffa0
    9ec4:	bmi	1dc2e4 <fu_device_get_progress@plt+0x1d8ce0>
    9ec8:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    9ecc:	teqcc	r0, sl, ror r4
    9ed0:			; <UNDEFINED> instruction: 0xf7f94478
    9ed4:	andcs	lr, r0, r4, lsl #17
    9ed8:	svclt	0x0000bd38
    9edc:	muleq	r1, r2, r1
    9ee0:	andeq	r5, r0, sl, asr #20
    9ee4:	andeq	r5, r0, r0, lsl sl
    9ee8:	muleq	r0, r8, ip
    9eec:			; <UNDEFINED> instruction: 0x4604b510
    9ef0:	mrc2	7, 6, pc, cr12, cr15, {7}
    9ef4:	stmdavs	r3!, {r2, r3, r4, r7, r8, ip, sp, pc}
    9ef8:	tstlt	r3, r1, lsl #12
    9efc:	addsmi	r6, r8, #1769472	; 0x1b0000
    9f00:	strtmi	sp, [r0], -r3
    9f04:	b	1ec7ef0 <fu_device_get_progress@plt+0x1ec48ec>
    9f08:			; <UNDEFINED> instruction: 0xf7f9b148
    9f0c:	strmi	lr, [r1], -r0, lsl #18
    9f10:			; <UNDEFINED> instruction: 0xf7f84620
    9f14:			; <UNDEFINED> instruction: 0xf7f8eeda
    9f18:	sbclt	lr, r0, #104, 30	; 0x1a0
    9f1c:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    9f20:	stmdami	r6, {r0, r2, r9, fp, lr}
    9f24:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9f28:	ldrbtmi	r3, [r8], #-336	; 0xfffffeb0
    9f2c:	ldmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f30:	ldclt	0, cr2, [r0, #-1020]	; 0xfffffc04
    9f34:	strdeq	r5, [r0], -r0
    9f38:			; <UNDEFINED> instruction: 0x000059b6
    9f3c:	andeq	r3, r0, lr, lsr ip
    9f40:			; <UNDEFINED> instruction: 0x4605b538
    9f44:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    9f48:	strmi	r6, [r4], #-2076	; 0xfffff7e4
    9f4c:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    9f50:	stmdavs	fp!, {r0, r2, r3, r4, r6, r8, ip, sp, pc}
    9f54:	tstlt	r3, r1, lsl #12
    9f58:	addsmi	r6, r8, #1769472	; 0x1b0000
    9f5c:	strtmi	sp, [r8], -r3
    9f60:	b	1347f4c <fu_device_get_progress@plt+0x1344948>
    9f64:	stfned	f3, [r0, #-32]!	; 0xffffffe0
    9f68:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9f6c:	stmdami	r7, {r1, r2, r9, fp, lr}
    9f70:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9f74:	ldrbtmi	r3, [r8], #-364	; 0xfffffe94
    9f78:	ldmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f7c:	ldclt	0, cr2, [r8, #-0]
    9f80:	andeq	r7, r1, r6, ror #1
    9f84:	andeq	r5, r0, r4, lsr #19
    9f88:	andeq	r5, r0, sl, ror #18
    9f8c:	strdeq	r3, [r0], -r2
    9f90:	ldrblt	r4, [r0, #-2841]!	; 0xfffff4e7
    9f94:			; <UNDEFINED> instruction: 0x4606447b
    9f98:			; <UNDEFINED> instruction: 0xf7ff681c
    9f9c:	mvnslt	pc, r7, lsl #29
    9fa0:			; <UNDEFINED> instruction: 0x46016833
    9fa4:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    9fa8:	mulle	r3, r8, r2
    9fac:			; <UNDEFINED> instruction: 0xf7f94630
    9fb0:	lsrlt	lr, r6, #20
    9fb4:	strtmi	r5, [r6], #-2355	; 0xfffff6cd
    9fb8:	cmnlt	r5, sp, asr r8
    9fbc:	strtmi	r2, [r5], -r0, lsl #8
    9fc0:			; <UNDEFINED> instruction: 0xf853681b
    9fc4:	strcc	r0, [r1], #-36	; 0xffffffdc
    9fc8:	ldc2l	7, cr15, [r6], #-1016	; 0xfffffc08
    9fcc:	svc	0x00eaf7f8
    9fd0:	ldmdavs	sl, {r0, r1, r4, r5, fp, sp, lr}^
    9fd4:	strmi	r4, [r5], #-674	; 0xfffffd5e
    9fd8:			; <UNDEFINED> instruction: 0x4628d8f2
    9fdc:	stmdbmi	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    9fe0:	bmi	1d33e8 <fu_device_get_progress@plt+0x1cfde4>
    9fe4:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    9fe8:	orrcc	r4, r0, sl, ror r4
    9fec:			; <UNDEFINED> instruction: 0xf7f84478
    9ff0:	qsub8mi	lr, r8, r6
    9ff4:	svclt	0x0000bd70
    9ff8:	muleq	r1, r8, r0
    9ffc:	andeq	r5, r0, lr, lsr #18
    a000:	strdeq	r5, [r0], -r4
    a004:	andeq	r3, r0, ip, ror fp
    a008:	ldrblt	r4, [r0, #-2850]!	; 0xfffff4de
    a00c:	addlt	r4, r2, fp, ror r4
    a010:	ldmdavs	lr, {r2, r9, sl, lr}
    a014:			; <UNDEFINED> instruction: 0xf7ff460d
    a018:	andls	pc, r1, r9, asr #28
    a01c:	stmdavs	r3!, {r2, r3, r8, r9, ip, sp, pc}
    a020:	tstlt	r3, r1, lsl #12
    a024:	addsmi	r6, r8, #1769472	; 0x1b0000
    a028:	strtmi	sp, [r0], -r3
    a02c:	stmib	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a030:			; <UNDEFINED> instruction: 0xf7feb1b8
    a034:			; <UNDEFINED> instruction: 0x4601fbf7
    a038:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    a03c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    a040:	mulle	r3, r8, r2
    a044:			; <UNDEFINED> instruction: 0xf7f94628
    a048:	asrslt	lr, sl	; <illegal shifter operand>
    a04c:	stmibpl	r4!, {r3, r5, r9, sl, lr}
    a050:	ldm	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a054:	strtmi	r4, [r0], -r1, lsl #12
    a058:	pop	{r1, ip, sp, pc}
    a05c:			; <UNDEFINED> instruction: 0xf7f84070
    a060:	stmdbmi	sp, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    a064:	stmdami	lr, {r0, r2, r3, r9, fp, lr}
    a068:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    a06c:	ldrbtmi	r3, [r8], #-404	; 0xfffffe6c
    a070:	pop	{r1, ip, sp, pc}
    a074:			; <UNDEFINED> instruction: 0xf7f84070
    a078:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    a07c:	stmdami	fp, {r1, r3, r9, fp, lr}
    a080:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    a084:	ldrbtmi	r3, [r8], #-404	; 0xfffffe6c
    a088:	pop	{r1, ip, sp, pc}
    a08c:			; <UNDEFINED> instruction: 0xf7f84070
    a090:	svclt	0x0000bfa3
    a094:	andeq	r7, r1, r0, lsr #32
    a098:	andeq	r5, r0, ip, lsr #17
    a09c:	andeq	r5, r0, r2, ror r8
    a0a0:	strdeq	r3, [r0], -sl
    a0a4:	muleq	r0, r4, r8
    a0a8:	andeq	r5, r0, lr, lsr #8
    a0ac:	andeq	r3, r0, r2, ror #21
    a0b0:			; <UNDEFINED> instruction: 0x460cb570
    a0b4:			; <UNDEFINED> instruction: 0xf7f94605
    a0b8:	strmi	lr, [r1], -sl, lsr #16
    a0bc:			; <UNDEFINED> instruction: 0xf7f84628
    a0c0:	strtmi	lr, [r2], -r4, lsl #28
    a0c4:	pop	{r8, r9, sp}
    a0c8:			; <UNDEFINED> instruction: 0xf7f94070
    a0cc:	svclt	0x0000ba93
    a0d0:	ldrblt	r4, [r0, #-2847]!	; 0xfffff4e1
    a0d4:			; <UNDEFINED> instruction: 0x4605447b
    a0d8:	ldmdavs	ip, {r1, r2, r3, r9, sl, lr}
    a0dc:			; <UNDEFINED> instruction: 0xf7ff4404
    a0e0:	movtlt	pc, #24037	; 0x5de5	; <UNPREDICTABLE>
    a0e4:	strmi	r6, [r1], -fp, lsr #16
    a0e8:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    a0ec:	mulle	r3, r8, r2
    a0f0:			; <UNDEFINED> instruction: 0xf7f94628
    a0f4:	mvnslt	lr, r4, lsl #19
    a0f8:	rscscs	r3, pc, #4, 8	; 0x4000000
    a0fc:	strtmi	r2, [r0], -r0, lsl #2
    a100:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a104:			; <UNDEFINED> instruction: 0x4630b316
    a108:	stmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a10c:	addlt	r4, r3, #51380224	; 0x3100000
    a110:	blcs	fff5b998 <fu_device_get_progress@plt+0xfff58394>
    a114:	sadd8mi	fp, sl, r4
    a118:			; <UNDEFINED> instruction: 0xf7f822fe
    a11c:	stmdami	sp, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    a120:			; <UNDEFINED> instruction: 0xf7f84478
    a124:	orrlt	lr, r8, sl, asr #27
    a128:			; <UNDEFINED> instruction: 0x46204631
    a12c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}
    a130:			; <UNDEFINED> instruction: 0xf7f84070
    a134:	stmdbmi	r8, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    a138:	stmdami	r9, {r3, r9, fp, lr}
    a13c:	pop	{r0, r3, r4, r5, r6, sl, lr}
    a140:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
    a144:	ldrbtmi	r3, [r8], #-428	; 0xfffffe54
    a148:	svclt	0x0046f7f8
    a14c:	svclt	0x0000bd70
    a150:	andeq	r6, r1, r8, asr pc
    a154:	ldrdeq	r5, [r0], -r4
    a158:	ldrdeq	r5, [r0], -r8
    a15c:	muleq	r0, sl, r7
    a160:	andeq	r3, r0, r2, lsr #20
    a164:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    a168:	addlt	r4, r4, r8, ror r4
    a16c:			; <UNDEFINED> instruction: 0xf7f82410
    a170:	blmi	385928 <fu_device_get_progress@plt+0x382324>
    a174:	andcs	r9, r0, #0, 8
    a178:	movwls	r4, #5243	; 0x147b
    a17c:	andls	r4, r2, #11264	; 0x2c00
    a180:	ldrbtmi	r2, [fp], #-676	; 0xfffffd5c
    a184:	subscs	r4, r0, r1, lsl #12
    a188:	stmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a18c:	strmi	r2, [r4], -r0, lsr #2
    a190:	mrc	7, 1, APSR_nzcv, cr12, cr8, {7}
    a194:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    a198:	strtmi	r4, [r0], -r2, lsl #12
    a19c:	andlt	r6, r4, sl, lsl r0
    a1a0:	svclt	0x0000bd10
    a1a4:	andeq	r5, r0, ip, ror #16
    a1a8:	andeq	r0, r0, r9, lsr r0
    a1ac:	andeq	r0, r0, r3, rrx
    a1b0:	andeq	r6, r1, r2, lsr #29
    a1b4:	bmi	29c5e0 <fu_device_get_progress@plt+0x298fdc>
    a1b8:	ldrbtmi	r4, [r9], #-2826	; 0xfffff4f6
    a1bc:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    a1c0:	ldmdavs	r4, {r0, r1, r3, r6, r7, fp, ip, lr}
    a1c4:	ldrmi	r4, [r8], -r4, lsl #8
    a1c8:	svc	0x00acf7f8
    a1cc:	mvnscc	pc, #79	; 0x4f
    a1d0:	movweq	lr, #22980	; 0x59c4
    a1d4:	mvnvs	r2, r1, lsl #6
    a1d8:	svclt	0x0000bd10
    a1dc:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    a1e0:	andeq	r6, r1, ip, ror lr
    a1e4:	andeq	r0, r0, r4, ror #6
    a1e8:	ldrbmi	lr, [r0, sp, lsr #18]!
    a1ec:	strmi	fp, [r4], -r6, lsl #1
    a1f0:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a1f4:			; <UNDEFINED> instruction: 0x4d224921
    a1f8:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
    a1fc:	subvs	r6, r8, fp, lsl #16
    a200:	teqle	r6, r0, lsl #22
    a204:	cmpcs	r0, r0, lsr #12
    a208:	stmia	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a20c:	smladcs	r1, sp, fp, r4
    a210:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a214:	andcs	r2, r2, #4, 12	; 0x400000
    a218:	ldrdls	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a21c:	stmdavs	r1, {r0, r3, r4, r5, r6, r7, sl, lr}
    a220:	stmib	sp, {r2, r9, sl, lr}^
    a224:	strls	r7, [r3], -r4, lsl #16
    a228:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    a22c:	ldmdami	r7, {r8, sl, sp}
    a230:	stmib	sp, {r2, r7, r8, r9, sp}^
    a234:			; <UNDEFINED> instruction: 0xf8cd5500
    a238:	ldrbtmi	sl, [r8], #-8
    a23c:	mrc	7, 7, APSR_nzcv, cr10, cr8, {7}
    a240:	orrcs	r6, r8, #2162688	; 0x210000
    a244:	andge	pc, r8, sp, asr #17
    a248:	stmdavc	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a24c:	strls	r2, [r3], -r2, lsl #4
    a250:	strpl	lr, [r0, #-2509]	; 0xfffff633
    a254:	stmdami	lr, {r2, r7, r9, sl, lr}
    a258:	andgt	pc, r8, r9, asr #17
    a25c:			; <UNDEFINED> instruction: 0xf7f84478
    a260:	blmi	345e10 <fu_device_get_progress@plt+0x34280c>
    a264:			; <UNDEFINED> instruction: 0x61a3447b
    a268:	andeq	pc, ip, r9, asr #17
    a26c:	pop	{r1, r2, ip, sp, pc}
    a270:			; <UNDEFINED> instruction: 0x462087f0
    a274:	stmia	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a278:	svclt	0x0000e7c4
    a27c:	andeq	r6, r1, r0, asr #28
    a280:	muleq	r1, r6, sl
    a284:	andeq	r0, r0, r4, asr r3
    a288:	andeq	r6, r1, ip, lsl lr
    a28c:	andeq	r4, r0, sl, lsl #23
    a290:	andeq	r4, r0, ip, ror fp
    a294:	andeq	r0, r0, r9, ror r0
    a298:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    a29c:	svchi	0x005bf3bf
    a2a0:	addlt	r4, r2, r8, ror r4
    a2a4:	vtbl.8	d6, {d15-d16}, d3
    a2a8:	movwls	r8, #8027	; 0x1f5b
    a2ac:			; <UNDEFINED> instruction: 0xb1239b01
    a2b0:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    a2b4:	andlt	r6, r2, r8, lsl r9
    a2b8:			; <UNDEFINED> instruction: 0xf100bd10
    a2bc:			; <UNDEFINED> instruction: 0x46200410
    a2c0:	mcr	7, 0, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    a2c4:	rscsle	r2, r3, r0, lsl #16
    a2c8:			; <UNDEFINED> instruction: 0xff4cf7ff
    a2cc:	strtmi	r4, [r0], -r1, lsl #12
    a2d0:	ldm	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a2d4:	svclt	0x0000e7ec
    a2d8:	muleq	r1, r8, sp
    a2dc:	andeq	r6, r1, r6, lsl #27
    a2e0:	mvnsmi	lr, sp, lsr #18
    a2e4:			; <UNDEFINED> instruction: 0xf7ff4604
    a2e8:			; <UNDEFINED> instruction: 0x4601ffd7
    a2ec:			; <UNDEFINED> instruction: 0xf7f84620
    a2f0:	blmi	4456a8 <fu_device_get_progress@plt+0x4420a4>
    a2f4:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a2f8:	strmi	r1, [r5], -r6, asr #19
    a2fc:			; <UNDEFINED> instruction: 0xf7f868f0
    a300:	ldmdbvs	r0!, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    a304:	ldcl	7, cr15, [r8, #-992]	; 0xfffffc20
    a308:			; <UNDEFINED> instruction: 0xf7f96970
    a30c:	stmibpl	r8!, {r2, r3, r4, r5, fp, sp, lr, pc}^
    a310:	cmpcs	r0, r8, lsr #2
    a314:	ldcl	7, cr15, [r8], {248}	; 0xf8
    a318:			; <UNDEFINED> instruction: 0xf7f84631
    a31c:	blmi	1c6254 <fu_device_get_progress@plt+0x1c2c50>
    a320:	ldrbtmi	r2, [fp], #-336	; 0xfffffeb0
    a324:			; <UNDEFINED> instruction: 0xf7f96858
    a328:	stmibvs	r3, {r2, r4, r5, fp, sp, lr, pc}
    a32c:	pop	{r5, r9, sl, lr}
    a330:			; <UNDEFINED> instruction: 0x471841f0
    a334:	andeq	r6, r1, r4, asr #26
    a338:	andeq	r6, r1, r6, lsl sp
    a33c:	push	{r1, r3, r6, r8, r9, fp, lr}
    a340:			; <UNDEFINED> instruction: 0x460e43f0
    a344:	ldrbtmi	r4, [fp], #-2377	; 0xfffff6b7
    a348:	addlt	r4, r9, r9, asr #20
    a34c:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a350:	stmpl	sl, {r2, r9, sl, lr}
    a354:	stmdbeq	r7, {r8, r9, fp, sp, lr, pc}
    a358:	ldmdavs	r2, {r0, r2, r6, r7, r8, fp, ip, lr}
    a35c:			; <UNDEFINED> instruction: 0xf04f9207
    a360:			; <UNDEFINED> instruction: 0xf7f80200
    a364:			; <UNDEFINED> instruction: 0x4601ef52
    a368:			; <UNDEFINED> instruction: 0xf7f84628
    a36c:			; <UNDEFINED> instruction: 0xf7f8ecae
    a370:	movwcs	lr, #3990	; 0xf96
    a374:	strmi	r9, [r0], r6, lsl #6
    a378:			; <UNDEFINED> instruction: 0xff8ef7ff
    a37c:	suble	r2, r3, r0, lsl #24
    a380:	strmi	r6, [r1], -r3, lsr #16
    a384:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    a388:	mulle	r4, r8, r2
    a38c:			; <UNDEFINED> instruction: 0xf7f94620
    a390:	stmdacs	r0, {r1, r2, r4, r5, fp, sp, lr, pc}
    a394:	bicslt	sp, r6, r8, lsr r0
    a398:	biclt	r6, r3, r3, lsr r8
    a39c:	strcs	r4, [r0, #-2613]	; 0xfffff5cb
    a3a0:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    a3a4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    a3a8:			; <UNDEFINED> instruction: 0xf7f84478
    a3ac:	stmdals	r6, {r3, r4, r9, sl, fp, sp, lr, pc}
    a3b0:			; <UNDEFINED> instruction: 0xf7f8b108
    a3b4:	bmi	cc5a84 <fu_device_get_progress@plt+0xcc2480>
    a3b8:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    a3bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a3c0:	subsmi	r9, sl, r7, lsl #22
    a3c4:	strtmi	sp, [r8], -lr, asr #2
    a3c8:	pop	{r0, r3, ip, sp, pc}
    a3cc:	stmibpl	r0!, {r4, r5, r6, r7, r8, r9, pc}^
    a3d0:			; <UNDEFINED> instruction: 0xf7fc4631
    a3d4:			; <UNDEFINED> instruction: 0x4605ff3b
    a3d8:	rscle	r2, r8, r0, lsl #16
    a3dc:			; <UNDEFINED> instruction: 0xf7f859e5
    a3e0:			; <UNDEFINED> instruction: 0x4601ec52
    a3e4:			; <UNDEFINED> instruction: 0xf7f84628
    a3e8:			; <UNDEFINED> instruction: 0x4605ec70
    a3ec:	svc	0x0086f7f8
    a3f0:	strtmi	r4, [r8], -r1, lsl #12
    a3f4:	stcl	7, cr15, [r8], #-992	; 0xfffffc20
    a3f8:	andpl	pc, r0, #1325400064	; 0x4f000000
    a3fc:			; <UNDEFINED> instruction: 0xf7f82300
    a400:	ldmdblt	r8, {r1, r5, r6, r7, sl, fp, sp, lr, pc}^
    a404:	ldrb	r2, [r2, r1, lsl #10]
    a408:	strcs	r4, [r0, #-2590]	; 0xfffff5e2
    a40c:	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
    a410:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    a414:			; <UNDEFINED> instruction: 0xf7f84478
    a418:	strb	lr, [r8, r2, ror #27]
    a41c:			; <UNDEFINED> instruction: 0xf7fd59e0
    a420:			; <UNDEFINED> instruction: 0xf899f8af
    a424:	blge	19244c <fu_device_get_progress@plt+0x18ee48>
    a428:	strbmi	r4, [r0], -r1, lsl #12
    a42c:	svc	0x0090f7f8
    a430:	stmdacs	r0, {r0, r2, r9, sl, lr}
    a434:			; <UNDEFINED> instruction: 0xf7f8d1e6
    a438:	strmi	lr, [r1], -lr, lsl #26
    a43c:	smlattls	r5, r0, r9, r5
    a440:	mulvc	r8, r9, r8
    a444:			; <UNDEFINED> instruction: 0xf89cf7fd
    a448:	strne	lr, [r5], #-2525	; 0xfffff623
    a44c:	stmiavs	r4!, {r4, r8, r9, fp, lr}
    a450:	smlsdxls	r0, fp, r4, r4
    a454:	strmi	r9, [r2], -r2, lsl #8
    a458:	andls	r4, r1, #48, 12	; 0x3000000
    a45c:			; <UNDEFINED> instruction: 0xf7f8220a
    a460:	sbfx	lr, ip, #25, #5
    a464:	ldcl	7, cr15, [lr], {248}	; 0xf8
    a468:	strdeq	r6, [r1], -r2
    a46c:	andeq	r6, r1, r4, asr #18
    a470:	andeq	r0, r0, r0, ror #6
    a474:	andeq	r4, r0, ip, lsr #16
    a478:	ldrdeq	r5, [r0], -r6
    a47c:	andeq	r3, r0, r0, asr #15
    a480:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    a484:	ldrdeq	r5, [r0], -r0
    a488:	andeq	r5, r0, sl, ror #26
    a48c:	andeq	r3, r0, r4, asr r7
    a490:	andeq	r5, r0, r8, lsr #11
    a494:	push	{r1, r2, r4, r8, r9, fp, lr}
    a498:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    a49c:	bl	24510 <fu_device_get_progress@plt+0x20f0c>
    a4a0:			; <UNDEFINED> instruction: 0xf8d80803
    a4a4:	ldmdavs	sl, {r2, r4, ip, sp}^
    a4a8:	strmi	fp, [pc], -sl, ror #3
    a4ac:	ldmdavs	fp, {r8, sl, sp}
    a4b0:	eormi	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    a4b4:			; <UNDEFINED> instruction: 0xf0034620
    a4b8:	strmi	pc, [r3], -r5, asr #16
    a4bc:			; <UNDEFINED> instruction: 0x462042bb
    a4c0:			; <UNDEFINED> instruction: 0xf003d80b
    a4c4:			; <UNDEFINED> instruction: 0x4606f83f
    a4c8:			; <UNDEFINED> instruction: 0xf0034620
    a4cc:	strmi	pc, [r6], #-2145	; 0xfffff79f
    a4d0:	movwle	r4, #8894	; 0x22be
    a4d4:	pop	{r5, r9, sl, lr}
    a4d8:			; <UNDEFINED> instruction: 0xf8d881f0
    a4dc:	strcc	r3, [r1, #-20]	; 0xffffffec
    a4e0:	adcmi	r6, sl, #5898240	; 0x5a0000
    a4e4:	strcs	sp, [r0], #-2275	; 0xfffff71d
    a4e8:	pop	{r5, r9, sl, lr}
    a4ec:	svclt	0x000081f0
    a4f0:	muleq	r1, lr, fp
    a4f4:	svcmi	0x00f0e92d
    a4f8:	blhi	1459b4 <fu_device_get_progress@plt+0x1423b0>
    a4fc:	strcc	pc, [r8], #-2271	; 0xfffff721
    a500:	bcs	445d28 <fu_device_get_progress@plt+0x442724>
    a504:	strcs	pc, [r4], #-2271	; 0xfffff721
    a508:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
    a50c:	ldmpl	r3, {r3, ip, pc}^
    a510:	movwls	r6, #63515	; 0xf81b
    a514:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a518:	blmi	fff76ae4 <fu_device_get_progress@plt+0xfff734e0>
    a51c:	strmi	r4, [ip], -r4, lsl #13
    a520:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
    a524:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, r8, fp, lr}
    a528:	strbtmi	r4, [r5], #-1145	; 0xfffffb87
    a52c:	mcr	7, 3, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    a530:	stmdavc	r3!, {r4, r5, r7, r8, fp, ip, sp, pc}
    a534:	eorsle	r2, ip, r0, asr #22
    a538:	strcs	r2, [r1, #-1024]	; 0xfffffc00
    a53c:			; <UNDEFINED> instruction: 0xf7f84620
    a540:	bmi	ffd85638 <fu_device_get_progress@plt+0xffd82034>
    a544:	ldrbtmi	r4, [sl], #-3056	; 0xfffff410
    a548:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a54c:	subsmi	r9, sl, pc, lsl #22
    a550:	bicshi	pc, r7, r0, asr #32
    a554:	andslt	r4, r1, r8, lsr #12
    a558:	blhi	145854 <fu_device_get_progress@plt+0x142250>
    a55c:	svchi	0x00f0e8bd
    a560:	andscs	r1, r0, #160, 26	; 0x2800
    a564:			; <UNDEFINED> instruction: 0xf7f82100
    a568:			; <UNDEFINED> instruction: 0xf110ef70
    a56c:			; <UNDEFINED> instruction: 0x468036ff
    a570:	ldrbcc	pc, [pc, r1, asr #2]!	; <UNPREDICTABLE>
    a574:	svclt	0x00082f00
    a578:	svccc	0x00fff1b6
    a57c:	strcs	fp, [r0], #-3876	; 0xfffff0dc
    a580:	sbcsle	r4, fp, #38797312	; 0x2500000
    a584:	orrcs	r4, r0, r5, ror #21
    a588:	strcs	r4, [r3], -r5, ror #17
    a58c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    a590:	stcl	7, cr15, [lr, #992]	; 0x3e0
    a594:	ldrmi	r2, [r9], -r0, lsl #6
    a598:	movwls	r4, #1562	; 0x61a
    a59c:	strls	r4, [r1], -r0, asr #12
    a5a0:			; <UNDEFINED> instruction: 0xffb2f002
    a5a4:	stmdbvs	r8!, {r0, r9, sl, lr}^
    a5a8:	stc	7, cr15, [r4, #-992]	; 0xfffffc20
    a5ac:	blcs	1028640 <fu_device_get_progress@plt+0x102503c>
    a5b0:	stmdbvs	r8!, {r1, r6, r7, r8, ip, lr, pc}^
    a5b4:			; <UNDEFINED> instruction: 0xf7f82100
    a5b8:	ldmibmi	sl, {r2, r8, sl, fp, sp, lr, pc}^
    a5bc:	rscscc	pc, pc, #79	; 0x4f
    a5c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a5c4:	stcl	7, cr15, [r2, #-992]	; 0xfffffc20
    a5c8:	andls	r4, ip, r4, lsl #12
    a5cc:			; <UNDEFINED> instruction: 0xf7f86928
    a5d0:	stmdavs	r0!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    a5d4:			; <UNDEFINED> instruction: 0xf7f83001
    a5d8:			; <UNDEFINED> instruction: 0xf7f8ef50
    a5dc:			; <UNDEFINED> instruction: 0x6128ef98
    a5e0:	stmdacs	r0, {r5, r6, fp, sp, lr}
    a5e4:	rschi	pc, r7, r0
    a5e8:	blmi	ff41d12c <fu_device_get_progress@plt+0xff419b28>
    a5ec:	strls	r4, [r9], #-1146	; 0xfffffb86
    a5f0:	movwls	r4, #54395	; 0xd47b
    a5f4:	bcs	fe445e20 <fu_device_get_progress@plt+0xfe44281c>
    a5f8:	movwls	r2, #41728	; 0xa300
    a5fc:	bne	fe445e68 <fu_device_get_progress@plt+0xfe442864>
    a600:	ldcl	7, cr15, [ip, #992]!	; 0x3e0
    a604:			; <UNDEFINED> instruction: 0xf0002800
    a608:	blls	26ab84 <fu_device_get_progress@plt+0x267580>
    a60c:	tstcs	r0, r0, lsl r2
    a610:	andcc	r6, r2, r8, asr r8
    a614:	svc	0x0018f7f8
    a618:	strmi	r2, [r2], -r1, lsl #18
    a61c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    a620:	smlalbbhi	pc, r3, r0, r0	; <UNPREDICTABLE>
    a624:	andls	r9, r7, #147456	; 0x24000
    a628:	stmdacs	r0, {r3, r7, fp, sp, lr}
    a62c:	cmphi	r7, r0	; <UNPREDICTABLE>
    a630:			; <UNDEFINED> instruction: 0xf04f49bf
    a634:	ldrbtmi	r3, [r9], #-767	; 0xfffffd01
    a638:	stc	7, cr15, [r8, #-992]	; 0xfffffc20
    a63c:	ldrdhi	pc, [r0], -r0
    a640:			; <UNDEFINED> instruction: 0xf1b84682
    a644:			; <UNDEFINED> instruction: 0xf0000f00
    a648:	blmi	feeaa8f4 <fu_device_get_progress@plt+0xfeea72f0>
    a64c:	bleq	e46a88 <fu_device_get_progress@plt+0xe43484>
    a650:	strcs	r4, [r0], #-1543	; 0xfffff9f9
    a654:	movwls	r4, #25723	; 0x647b
    a658:	strbmi	r9, [r6], -sl, lsl #22
    a65c:	stmdbeq	pc, {r0, r1, r6, r7, r8, r9, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    a660:	bls	445e8c <fu_device_get_progress@plt+0x442888>
    a664:	andcs	r9, sl, #6144	; 0x1800
    a668:			; <UNDEFINED> instruction: 0x46304659
    a66c:			; <UNDEFINED> instruction: 0xf7f8681d
    a670:	movwcs	lr, #3820	; 0xeec
    a674:	rsccc	pc, r7, #64, 4
    a678:	smlabteq	r2, sp, r9, lr
    a67c:	ldrdeq	lr, [r2, -sp]
    a680:	svclt	0x0008428b
    a684:			; <UNDEFINED> instruction: 0xf0c04282
    a688:	stmdals	lr, {r0, r2, r5, r6, r7, pc}
    a68c:	blcs	aa86a0 <fu_device_get_progress@plt+0xaa509c>
    a690:			; <UNDEFINED> instruction: 0xf7f8d01b
    a694:	blmi	fea4561c <fu_device_get_progress@plt+0xfea42018>
    a698:	strls	r2, [r0], -sl, lsl #4
    a69c:			; <UNDEFINED> instruction: 0x46d3447b
    a6a0:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    a6a4:			; <UNDEFINED> instruction: 0xf7f80a10
    a6a8:	stmibmi	r4!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    a6ac:	cfmuls	mvf2, mvf8, mvf0
    a6b0:			; <UNDEFINED> instruction: 0x46250a10
    a6b4:	ldrbtmi	r6, [r9], #-2106	; 0xfffff7c6
    a6b8:	ldcl	7, cr15, [ip, #-992]	; 0xfffffc20
    a6bc:			; <UNDEFINED> instruction: 0xf7f84658
    a6c0:	stmdals	ip, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    a6c4:	svc	0x008af7f8
    a6c8:	andcs	lr, sl, #56, 14	; 0xe00000
    a6cc:	ldrbmi	r3, [r9], -r1
    a6d0:	mrc	7, 5, APSR_nzcv, cr10, cr8, {7}
    a6d4:	tstcs	r0, fp, lsl #12
    a6d8:			; <UNDEFINED> instruction: 0x46024299
    a6dc:	rsccc	pc, r7, r0, asr #4
    a6e0:	addsmi	fp, r0, #8, 30
    a6e4:	sbcshi	pc, r1, r0, asr #1
    a6e8:	stmdavc	r1, {r1, r2, r3, fp, ip, pc}
    a6ec:			; <UNDEFINED> instruction: 0xf000294b
    a6f0:	vqadd.s8	q4, q8, <illegal reg q4.5>
    a6f4:	stmdbcs	r0!, {r0, r1, r2, r4, r7, pc}
    a6f8:	stmdbcs	r2, {r1, ip, lr, pc}^
    a6fc:	adcshi	pc, r7, r0, asr #32
    a700:	stmdbcc	r1!, {r0, r6, fp, ip, sp, lr}^
    a704:	stmdbcs	r6, {r0, r3, r6, r7, r9, ip, sp, pc}
    a708:	addshi	pc, r6, r0, lsl #4
    a70c:	bl	30748 <fu_device_get_progress@plt+0x2d144>
    a710:	stmibvs	r9, {r0, r7, r8}^
    a714:	ldmib	sp, {r0, r2, r8, ip, pc}^
    a718:	movwmi	r0, #4354	; 0x1102
    a71c:	mrc	0, 0, sp, cr9, cr4, {1}
    a720:			; <UNDEFINED> instruction: 0x46173a10
    a724:			; <UNDEFINED> instruction: 0xf04f9902
    a728:	stmdals	r8, {fp}
    a72c:	blt	fe445f54 <fu_device_get_progress@plt+0xfe442950>
    a730:	eorge	pc, ip, sp, asr #17
    a734:	blx	5c056 <fu_device_get_progress@plt+0x58a52>
    a738:	bls	c6b48 <fu_device_get_progress@plt+0xc3544>
    a73c:			; <UNDEFINED> instruction: 0xa01cf8dd
    a740:	ldrmi	r4, [r1], r5, lsl #8
    a744:	bls	15c178 <fu_device_get_progress@plt+0x158b74>
    a748:	andeq	lr, r6, sl, lsl #22
    a74c:	strls	r4, [r0], #-1593	; 0xfffff9c7
    a750:			; <UNDEFINED> instruction: 0xf1089304
    a754:	andls	r0, r1, #65536	; 0x10000
    a758:	andeq	lr, r6, #175104	; 0x2ac00
    a75c:	cdp2	0, 13, cr15, cr4, cr2, {0}
    a760:	stmdbvs	r8!, {r0, r9, sl, lr}^
    a764:			; <UNDEFINED> instruction: 0xf7f89102
    a768:	stmdbls	r2, {r1, r2, r5, sl, fp, sp, lr, pc}
    a76c:			; <UNDEFINED> instruction: 0xf0024608
    a770:	strbmi	pc, [r1, #3855]	; 0xf0f	; <UNPREDICTABLE>
    a774:	strmi	r9, [r6], #-2820	; 0xfffff4fc
    a778:	mnf<illegal precision>z	f5, f5
    a77c:			; <UNDEFINED> instruction: 0xf8ddba90
    a780:	blls	1f2838 <fu_device_get_progress@plt+0x1ef234>
    a784:	movwls	r4, #29747	; 0x7433
    a788:	adclt	r3, r4, #16777216	; 0x1000000
    a78c:	eorvs	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    a790:	orreq	lr, r4, #10240	; 0x2800
    a794:	mcrcs	6, 0, r4, cr0, cr15, {0}
    a798:	svcge	0x0064f47f
    a79c:	ldrbmi	r9, [r0], -sl, lsl #22
    a7a0:	movwls	r3, #41730	; 0xa302
    a7a4:	svc	0x001af7f8
    a7a8:	movwcc	r9, #35593	; 0x8b09
    a7ac:	movwls	r6, #39000	; 0x9858
    a7b0:			; <UNDEFINED> instruction: 0xf47f2800
    a7b4:	blmi	18b6448 <fu_device_get_progress@plt+0x18b2e44>
    a7b8:	ldrbtmi	r4, [fp], #-2146	; 0xfffff79e
    a7bc:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a7c0:	ldrtmi	r9, [fp], #-2824	; 0xfffff4f8
    a7c4:			; <UNDEFINED> instruction: 0xf7f8461f
    a7c8:	ldmdbvs	fp!, {r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    a7cc:			; <UNDEFINED> instruction: 0x4606685a
    a7d0:			; <UNDEFINED> instruction: 0xf8dfb1b2
    a7d4:	strcs	r8, [r0, #-372]	; 0xfffffe8c
    a7d8:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    a7dc:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    a7e0:			; <UNDEFINED> instruction: 0xf0023501
    a7e4:	strbmi	pc, [r1], -pc, asr #31	; <UNPREDICTABLE>
    a7e8:	strmi	r4, [r4], -r2, lsl #12
    a7ec:			; <UNDEFINED> instruction: 0xf7f84630
    a7f0:			; <UNDEFINED> instruction: 0x4620ebba
    a7f4:	b	ff8487dc <fu_device_get_progress@plt+0xff8451d8>
    a7f8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r8, fp, sp, lr}^
    a7fc:	mvnle	r4, #1342177289	; 0x50000009
    a800:	stmdbcs	r0, {r0, r4, r5, r6, fp, sp, lr}
    a804:			; <UNDEFINED> instruction: 0x4630d178
    a808:			; <UNDEFINED> instruction: 0xf7f82100
    a80c:	bmi	14051ac <fu_device_get_progress@plt+0x1401ba8>
    a810:	strcs	r2, [r1, #-384]	; 0xfffffe80
    a814:			; <UNDEFINED> instruction: 0x4604447a
    a818:	stmdami	sp, {r0, r1, r9, sl, lr}^
    a81c:			; <UNDEFINED> instruction: 0xf7f84478
    a820:	strb	lr, [lr, -r8, lsl #25]
    a824:			; <UNDEFINED> instruction: 0xd122294d
    a828:			; <UNDEFINED> instruction: 0x460a0511
    a82c:	stmdbcc	r1!, {r0, r6, fp, ip, sp, lr}^
    a830:	stmdbcs	r6, {r0, r3, r6, r7, r9, ip, sp, pc}
    a834:	svcge	0x006af67f
    a838:	bl	348820 <fu_device_get_progress@plt+0x34521c>
    a83c:	blmi	117187c <fu_device_get_progress@plt+0x116e278>
    a840:	ldrbmi	r2, [r3], sl, lsl #4
    a844:	strls	r4, [r0], #-1147	; 0xfffffb85
    a848:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    a84c:			; <UNDEFINED> instruction: 0xf7f80a10
    a850:	str	lr, [sl, -r4, ror #21]!
    a854:	b	fffc883c <fu_device_get_progress@plt+0xfffc5238>
    a858:	andcs	r4, sl, #64512	; 0xfc00
    a85c:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    a860:			; <UNDEFINED> instruction: 0x460146d3
    a864:	beq	4460cc <fu_device_get_progress@plt+0x442ac8>
    a868:	b	ff5c8850 <fu_device_get_progress@plt+0xff5c524c>
    a86c:			; <UNDEFINED> instruction: 0xf7f8e71d
    a870:			; <UNDEFINED> instruction: 0x9c0eeaf2
    a874:	andcs	r4, sl, #58368	; 0xe400
    a878:	ldrbtmi	r4, [fp], #-1747	; 0xfffff92d
    a87c:	strmi	r9, [r1], -r0, lsl #8
    a880:	beq	4460e8 <fu_device_get_progress@plt+0x442ae4>
    a884:	b	ff24886c <fu_device_get_progress@plt+0xff245268>
    a888:			; <UNDEFINED> instruction: 0xf7f8e70f
    a88c:	blmi	d45424 <fu_device_get_progress@plt+0xd41e20>
    a890:	strls	r2, [r0], -sl, lsl #4
    a894:			; <UNDEFINED> instruction: 0x46d3447b
    a898:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    a89c:			; <UNDEFINED> instruction: 0xf7f80a10
    a8a0:			; <UNDEFINED> instruction: 0xe702eabc
    a8a4:			; <UNDEFINED> instruction: 0x460a0291
    a8a8:			; <UNDEFINED> instruction: 0xf7f8e72a
    a8ac:	blmi	b85404 <fu_device_get_progress@plt+0xb81e00>
    a8b0:	strcs	r2, [r0], #-522	; 0xfffffdf6
    a8b4:			; <UNDEFINED> instruction: 0x4625447b
    a8b8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    a8bc:			; <UNDEFINED> instruction: 0xf7f80a10
    a8c0:	ldrbt	lr, [lr], lr, ror #28
    a8c4:			; <UNDEFINED> instruction: 0xf7f84605
    a8c8:	blmi	a053e8 <fu_device_get_progress@plt+0xa01de4>
    a8cc:	strtmi	r2, [ip], -sl, lsl #4
    a8d0:			; <UNDEFINED> instruction: 0x4601447b
    a8d4:	beq	44613c <fu_device_get_progress@plt+0x442b38>
    a8d8:	mcr	7, 3, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    a8dc:			; <UNDEFINED> instruction: 0x4604e6f1
    a8e0:	b	fee488c8 <fu_device_get_progress@plt+0xfee452c4>
    a8e4:	andcs	r4, sl, #33792	; 0x8400
    a8e8:	ldrbtmi	r4, [fp], #-1573	; 0xfffff9db
    a8ec:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    a8f0:			; <UNDEFINED> instruction: 0xf7f80a10
    a8f4:	usat	lr, #4, r4, asr #28
    a8f8:	ldrtmi	r3, [r0], -r1, lsl #18
    a8fc:	stc	7, cr15, [r0], {248}	; 0xf8
    a900:			; <UNDEFINED> instruction: 0xf7f8e781
    a904:	svclt	0x0000ea90
    a908:	andeq	r0, r0, r0, ror #6
    a90c:	andeq	r6, r1, r6, lsl #15
    a910:	andeq	r6, r1, r6, lsl fp
    a914:	andeq	r5, r0, r8, lsl #10
    a918:	andeq	r6, r1, sl, asr #14
    a91c:	andeq	r5, r0, ip, lsr #9
    a920:	ldrdeq	r3, [r0], -sl
    a924:	muleq	r0, r2, r4
    a928:	andeq	r5, r0, r8, asr #8
    a92c:	andeq	r5, r0, ip, lsl #23
    a930:	andeq	r3, r0, sl, lsr r8
    a934:	andeq	r6, r1, r4, ror #19
    a938:	andeq	r5, r0, r0, lsr #8
    a93c:	andeq	r5, r0, lr, ror #8
    a940:	andeq	r6, r1, lr, ror r8
    a944:	strdeq	r3, [r0], -r8
    a948:	andeq	r3, r0, r0, ror sp
    a94c:	andeq	r3, r0, r4, lsr #27
    a950:	andeq	r3, r0, ip, asr #6
    a954:	andeq	r5, r0, r8, asr #5
    a958:	andeq	r5, r0, lr, lsr r2
    a95c:	andeq	r5, r0, r2, ror r2
    a960:	andeq	r5, r0, r0, asr #4
    a964:			; <UNDEFINED> instruction: 0x000051b8
    a968:	andeq	r5, r0, r8, lsl #3
    a96c:	muleq	r0, lr, r1
    a970:			; <UNDEFINED> instruction: 0xf7ffb508
    a974:			; <UNDEFINED> instruction: 0x2100fc91
    a978:			; <UNDEFINED> instruction: 0x4008e8bd
    a97c:	mrrclt	7, 15, pc, r0, cr8	; <UNPREDICTABLE>
    a980:			; <UNDEFINED> instruction: 0x4604b538
    a984:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    a988:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    a98c:	stc2	7, cr15, [r4], {255}	; 0xff
    a990:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    a994:	tstlt	r3, r1, lsl #12
    a998:	addsmi	r6, r8, #1769472	; 0x1b0000
    a99c:	strtmi	sp, [r0], -r3
    a9a0:	stc	7, cr15, [ip, #-992]!	; 0xfffffc20
    a9a4:	stmdbvs	r8!, {r3, r8, ip, sp, pc}^
    a9a8:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    a9ac:	stmdami	r7, {r1, r2, r9, fp, lr}
    a9b0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    a9b4:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
    a9b8:	bl	4489a0 <fu_device_get_progress@plt+0x44539c>
    a9bc:	ldclt	0, cr2, [r8, #-0]
    a9c0:			; <UNDEFINED> instruction: 0x000166b2
    a9c4:	andeq	r5, r0, ip, asr #15
    a9c8:	andeq	r5, r0, lr, lsr #32
    a9cc:			; <UNDEFINED> instruction: 0x000031b2
    a9d0:			; <UNDEFINED> instruction: 0x4604b538
    a9d4:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    a9d8:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    a9dc:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    a9e0:	stmdavs	r3!, {r2, r4, r5, r7, r8, ip, sp, pc}
    a9e4:	tstlt	r3, r1, lsl #12
    a9e8:	addsmi	r6, r8, #1769472	; 0x1b0000
    a9ec:	strtmi	sp, [r0], -r3
    a9f0:	stc	7, cr15, [r4, #-992]	; 0xfffffc20
    a9f4:	stmdbvs	fp!, {r5, r6, r8, ip, sp, pc}^
    a9f8:	orrslt	r6, r2, sl, asr r8
    a9fc:	ldmdavs	ip, {r0, r1, r3, r4, fp, sp, lr}
    aa00:	stc2l	0, cr15, [r0, #-8]!
    aa04:	strtmi	r4, [r0], -r1, lsl #12
    aa08:	ldrhtmi	lr, [r8], -sp
    aa0c:	ldmdblt	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa10:	bmi	1dce30 <fu_device_get_progress@plt+0x1d982c>
    aa14:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    aa18:	cmpcc	r0, sl, ror r4
    aa1c:			; <UNDEFINED> instruction: 0xf7f84478
    aa20:	ldrdcs	lr, [r0], -lr	; <UNPREDICTABLE>
    aa24:	svclt	0x0000bd38
    aa28:	andeq	r6, r1, r2, ror #12
    aa2c:	andeq	r5, r0, r6, ror #14
    aa30:	andeq	r4, r0, r8, asr #31
    aa34:	andeq	r3, r0, ip, asr #2
    aa38:	mvnsmi	lr, #737280	; 0xb4000
    aa3c:	blmi	181c258 <fu_device_get_progress@plt+0x1818c54>
    aa40:	ldrbtmi	r4, [fp], #-1550	; 0xfffff9f2
    aa44:	stmibne	r4, {r0, r1, r2, r3, r4, fp, sp, lr}^
    aa48:			; <UNDEFINED> instruction: 0xf7fc59c0
    aa4c:	ldmdblt	r0, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    aa50:	ldmfd	sp!, {sp}
    aa54:	stmibpl	r8!, {r3, r4, r5, r6, r7, r8, r9, pc}^
    aa58:	stc2	7, cr15, [r4], #-1004	; 0xfffffc14
    aa5c:	svcvc	0x008df5b0
    aa60:			; <UNDEFINED> instruction: 0xf8dfd120
    aa64:			; <UNDEFINED> instruction: 0xf8df9160
    aa68:	ldrbtmi	r8, [r9], #352	; 0x160
    aa6c:			; <UNDEFINED> instruction: 0xe01044f8
    aa70:	bl	17c8a58 <fu_device_get_progress@plt+0x17c5454>
    aa74:			; <UNDEFINED> instruction: 0xf7fb6820
    aa78:			; <UNDEFINED> instruction: 0xf44ffc3f
    aa7c:	blx	e786e <fu_device_get_progress@plt+0xe426a>
    aa80:			; <UNDEFINED> instruction: 0xf7f8f000
    aa84:	stmdavs	r0!, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    aa88:			; <UNDEFINED> instruction: 0xf7fc4631
    aa8c:	stmdacs	r0, {r0, r1, r2, r4, r5, sl, fp, ip, sp, lr, pc}
    aa90:	stmdavs	r0!, {r1, r2, r3, r4, r6, r7, ip, lr, pc}
    aa94:			; <UNDEFINED> instruction: 0xf88af7fc
    aa98:	orrcs	r4, r0, sl, asr #12
    aa9c:	blcs	11c2b0 <fu_device_get_progress@plt+0x118cac>
    aaa0:	rscle	r4, r5, r0, asr #12
    aaa4:			; <UNDEFINED> instruction: 0xf7fc59e8
    aaa8:	stmdacs	sl, {r0, r7, fp, ip, sp, lr, pc}
    aaac:	svclt	0x00184604
    aab0:	bicle	r2, lr, r1
    aab4:			; <UNDEFINED> instruction: 0xf7fc59e8
    aab8:	strmi	pc, [r3], -r1, lsr #17
    aabc:	ldrmi	r5, [sp], -r8, ror #19
    aac0:	blx	ffc48ab6 <fu_device_get_progress@plt+0xffc454b2>
    aac4:	svcvc	0x008df5b0
    aac8:	stfcsd	f5, [fp, #-180]	; 0xffffff4c
    aacc:	stccs	0, cr13, [r1, #-312]	; 0xfffffec8
    aad0:			; <UNDEFINED> instruction: 0xf7f8d035
    aad4:	strmi	lr, [r1], -r0, asr #19
    aad8:	eorsle	r2, fp, r0, lsl #26
    aadc:	eorsle	r2, ip, r2, lsl #26
    aae0:	eorsle	r2, sp, r3, lsl #26
    aae4:	eorsle	r2, lr, r4, lsl #26
    aae8:	suble	r2, sl, r5, lsl #26
    aaec:	suble	r2, fp, r6, lsl #26
    aaf0:	suble	r2, ip, r7, lsl #26
    aaf4:	suble	r2, sp, r8, lsl #26
    aaf8:	suble	r2, lr, r9, lsl #26
    aafc:	suble	r2, pc, sl, lsl #26
    ab00:	subsle	r2, r0, fp, lsl #26
    ab04:	subsle	r2, r1, ip, lsl #26
    ab08:	subsle	r2, r2, sp, lsl #26
    ab0c:	subsle	r2, r3, lr, lsl #26
    ab10:	svclt	0x00182d0f
    ab14:	mrsle	r2, SP_irq
    ab18:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    ab1c:	andcs	r4, sl, #48, 12	; 0x3000000
    ab20:	ldc	7, cr15, [ip, #-992]!	; 0xfffffc20
    ab24:			; <UNDEFINED> instruction: 0xf7f8e794
    ab28:			; <UNDEFINED> instruction: 0x4601e996
    ab2c:	stfcsd	f3, [r1, #-148]	; 0xffffff6c
    ab30:	blmi	9ff288 <fu_device_get_progress@plt+0x9fbc84>
    ab34:			; <UNDEFINED> instruction: 0xe7f1447b
    ab38:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    ab3c:			; <UNDEFINED> instruction: 0xf7f8e7ee
    ab40:	blmi	985170 <fu_device_get_progress@plt+0x981b6c>
    ab44:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
    ab48:	ldrtmi	r4, [r0], -r1, lsl #12
    ab4c:	stmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab50:	ldrb	r2, [lr, -r0]!
    ab54:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    ab58:	blmi	884ae0 <fu_device_get_progress@plt+0x8814dc>
    ab5c:			; <UNDEFINED> instruction: 0xe7dd447b
    ab60:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    ab64:	blmi	844ad4 <fu_device_get_progress@plt+0x8414d0>
    ab68:			; <UNDEFINED> instruction: 0xe7d7447b
    ab6c:	ldmdb	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab70:			; <UNDEFINED> instruction: 0x46224b1e
    ab74:			; <UNDEFINED> instruction: 0x4601447b
    ab78:			; <UNDEFINED> instruction: 0xf7f84630
    ab7c:	andcs	lr, r0, lr, asr #18
    ab80:	blmi	704924 <fu_device_get_progress@plt+0x701320>
    ab84:			; <UNDEFINED> instruction: 0xe7c9447b
    ab88:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    ab8c:	blmi	6c4aac <fu_device_get_progress@plt+0x6c14a8>
    ab90:			; <UNDEFINED> instruction: 0xe7c3447b
    ab94:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    ab98:	blmi	684aa0 <fu_device_get_progress@plt+0x68149c>
    ab9c:			; <UNDEFINED> instruction: 0xe7bd447b
    aba0:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    aba4:	blmi	644a94 <fu_device_get_progress@plt+0x641490>
    aba8:			; <UNDEFINED> instruction: 0xe7b7447b
    abac:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    abb0:	blmi	604a88 <fu_device_get_progress@plt+0x601484>
    abb4:			; <UNDEFINED> instruction: 0xe7b1447b
    abb8:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    abbc:	svclt	0x0000e7ae
    abc0:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    abc4:	andeq	r5, r0, lr, lsr r3
    abc8:	strdeq	r3, [r0], -ip
    abcc:	andeq	r5, r0, r2, lsr #32
    abd0:	andeq	r5, r0, r0, asr r0
    abd4:	andeq	r5, r0, sl, lsr #32
    abd8:	andeq	r5, r0, sl, lsr #5
    abdc:	andeq	r5, r0, lr
    abe0:	andeq	r5, r0, r4, asr r0
    abe4:	andeq	r5, r0, r2, lsl #1
    abe8:	andeq	r5, r0, r0, lsr #1
    abec:	andeq	r5, r0, r0, ror #4
    abf0:	andeq	r5, r0, r4, lsr #1
    abf4:	strheq	r5, [r0], -sl
    abf8:	ldrdeq	r5, [r0], -r4
    abfc:	strdeq	r5, [r0], -r6
    ac00:	andeq	r5, r0, r4, lsr #2
    ac04:	andeq	r5, r0, r6, asr r1
    ac08:	andeq	r5, r0, ip, ror #2
    ac0c:	andeq	r5, r0, lr, ror r1
    ac10:	andeq	r5, r0, r8, lsr #3
    ac14:	andeq	r5, r0, lr, asr #3
    ac18:			; <UNDEFINED> instruction: 0x460db538
    ac1c:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    ac20:	strmi	r6, [r4], #-2076	; 0xfffff7e4
    ac24:			; <UNDEFINED> instruction: 0xf7f868e0
    ac28:	strtmi	lr, [r8], -r8, asr #17
    ac2c:	stcl	7, cr15, [lr], #-992	; 0xfffffc20
    ac30:	ldclt	0, cr6, [r8, #-896]!	; 0xfffffc80
    ac34:	andeq	r6, r1, sl, lsl r4
    ac38:	push	{r0, r1, r2, r3, r8, r9, fp, lr}
    ac3c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    ac40:	ldmdavs	lr, {r2, r3, r9, sl, lr}
    ac44:	stmdaeq	r6, {r8, r9, fp, sp, lr, pc}
    ac48:	adcsmi	r5, r9, #2211840	; 0x21c000
    ac4c:	strmi	sp, [r5], -sl
    ac50:			; <UNDEFINED> instruction: 0x4608b111
    ac54:	b	ffbc8c3c <fu_device_get_progress@plt+0xffbc5638>
    ac58:	tstlt	pc, ip, lsr #3
    ac5c:			; <UNDEFINED> instruction: 0xf7f84638
    ac60:	stmibpl	ip!, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    ac64:	cmpcs	r0, r0, lsr #12
    ac68:	stmda	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac6c:	pop	{r0, r6, r9, sl, lr}
    ac70:			; <UNDEFINED> instruction: 0xf7f841f0
    ac74:	svclt	0x0000b969
    ac78:	strdeq	r6, [r1], -sl
    ac7c:	push	{r2, r6, r8, r9, fp, lr}
    ac80:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    ac84:	strmi	fp, [r4], -r3, lsl #1
    ac88:	ldrdls	pc, [r0], -r3
    ac8c:	stmdavs	r7, {r1, r2, r3, r9, sl, lr}
    ac90:	blx	c8c96 <fu_device_get_progress@plt+0xc5692>
    ac94:	bl	124d28 <fu_device_get_progress@plt+0x121724>
    ac98:	strmi	r0, [r1], -r9, lsl #16
    ac9c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    aca0:	mulle	r4, r8, r2
    aca4:			; <UNDEFINED> instruction: 0xf7f84620
    aca8:	strmi	lr, [r5], -sl, lsr #23
    acac:			; <UNDEFINED> instruction: 0xb17eb390
    acb0:	cmnlt	fp, r3, lsr r8
    acb4:	strcs	r4, [r0, #-2359]	; 0xfffff6c9
    acb8:	ldmdami	r8!, {r0, r1, r2, r4, r5, r9, fp, lr}
    acbc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    acc0:	ldrbtmi	r3, [r8], #-368	; 0xfffffe90
    acc4:	stmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    acc8:	andlt	r4, r3, r8, lsr #12
    accc:	mvnshi	lr, #12386304	; 0xbd0000
    acd0:	ldrdpl	pc, [r4], -r8
    acd4:			; <UNDEFINED> instruction: 0xf8d7bb5d
    acd8:	tstlt	fp, ip, lsl #1
    acdc:			; <UNDEFINED> instruction: 0x46204631
    ace0:	movwlt	r4, #1944	; 0x798
    ace4:	mulcc	r9, r8, r8
    ace8:	ldrdvc	pc, [ip], -r8
    acec:	svccs	0x0000b10b
    acf0:			; <UNDEFINED> instruction: 0x4632d03a
    acf4:			; <UNDEFINED> instruction: 0x46204639
    acf8:	blx	fff48cfe <fu_device_get_progress@plt+0xfff456fa>
    acfc:			; <UNDEFINED> instruction: 0xf8d8b198
    ad00:	ldmdavs	fp, {r2, r4, ip, sp}^
    ad04:	strcs	fp, [r1, #-451]	; 0xfffffe3d
    ad08:	andpl	pc, r4, r8, asr #17
    ad0c:	andlt	r4, r3, r8, lsr #12
    ad10:	mvnshi	lr, #12386304	; 0xbd0000
    ad14:	bmi	8dd1a4 <fu_device_get_progress@plt+0x8d9ba0>
    ad18:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    ad1c:	cmncc	r0, sl, ror r4
    ad20:			; <UNDEFINED> instruction: 0xf7f84478
    ad24:			; <UNDEFINED> instruction: 0x4628e95c
    ad28:	pop	{r0, r1, ip, sp, pc}
    ad2c:	strcs	r8, [r1, #-1008]	; 0xfffffc10
    ad30:	andlt	r4, r3, r8, lsr #12
    ad34:	mvnshi	lr, #12386304	; 0xbd0000
    ad38:	movwls	r4, #1561	; 0x619
    ad3c:	ldrmi	r2, [r8], -r3, lsl #4
    ad40:	ldrmi	r9, [sl], -r1, lsl #4
    ad44:	blx	ff846d56 <fu_device_get_progress@plt+0xff843752>
    ad48:			; <UNDEFINED> instruction: 0xf8d84a18
    ad4c:	orrcs	r3, r0, ip
    ad50:			; <UNDEFINED> instruction: 0x4604447a
    ad54:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    ad58:	stmib	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad5c:			; <UNDEFINED> instruction: 0x0014f8d8
    ad60:			; <UNDEFINED> instruction: 0xf7f84621
    ad64:	strb	lr, [lr, r8, lsr #18]
    ad68:	andls	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    ad6c:	b	1348d54 <fu_device_get_progress@plt+0x1345750>
    ad70:	strbmi	r4, [r8], -r1, lsl #12
    ad74:	svc	0x00a8f7f7
    ad78:	b	fe448d60 <fu_device_get_progress@plt+0xfe44575c>
    ad7c:			; <UNDEFINED> instruction: 0xf898463a
    ad80:			; <UNDEFINED> instruction: 0xf7f81009
    ad84:			; <UNDEFINED> instruction: 0x4607e8dc
    ad88:	andeq	pc, ip, r8, asr #17
    ad8c:	svclt	0x0000e7b1
    ad90:			; <UNDEFINED> instruction: 0x000163b6
    ad94:	andeq	r5, r0, r0, asr #9
    ad98:	andeq	r3, r0, r2, lsl pc
    ad9c:	andeq	r2, r0, r6, lsr #29
    ada0:	andeq	r5, r0, r2, ror #8
    ada4:	andeq	r4, r0, r4, asr #25
    ada8:	andeq	r2, r0, r8, asr #28
    adac:	andeq	r5, r0, r0, asr #1
    adb0:	andeq	r2, r0, r2, lsl lr
    adb4:			; <UNDEFINED> instruction: 0x4604b570
    adb8:	strmi	r6, [sp], -r6, lsl #16
    adbc:			; <UNDEFINED> instruction: 0xff5ef7ff
    adc0:			; <UNDEFINED> instruction: 0xf8d6b180
    adc4:			; <UNDEFINED> instruction: 0xb1233098
    adc8:	strtmi	r4, [r0], -r9, lsr #12
    adcc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    add0:			; <UNDEFINED> instruction: 0xf7f84718
    add4:	blmi	144edc <fu_device_get_progress@plt+0x1418d8>
    add8:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    addc:	strtmi	r4, [r8], -r1, lsl #12
    ade0:	bl	ff748dc8 <fu_device_get_progress@plt+0xff7457c4>
    ade4:	ldcllt	0, cr2, [r0, #-0]
    ade8:	andeq	r5, r0, sl, asr r0
    adec:	svcmi	0x00f0e92d
    adf0:	mcrrmi	0, 9, fp, r6, cr1
    adf4:	bmi	119c650 <fu_device_get_progress@plt+0x119904c>
    adf8:	movwls	r4, #46731	; 0xb68b
    adfc:	blmi	115bff4 <fu_device_get_progress@plt+0x11589f0>
    ae00:			; <UNDEFINED> instruction: 0xf8d4447a
    ae04:	strmi	r9, [r7], -r0
    ae08:			; <UNDEFINED> instruction: 0xf85058d3
    ae0c:	ldmdavs	fp, {r0, r3, lr}
    ae10:			; <UNDEFINED> instruction: 0xf04f930f
    ae14:			; <UNDEFINED> instruction: 0xf7f80300
    ae18:			; <UNDEFINED> instruction: 0x4601e9f8
    ae1c:			; <UNDEFINED> instruction: 0xf7f74620
    ae20:			; <UNDEFINED> instruction: 0xf7f8ef54
    ae24:	movwcs	lr, #2620	; 0xa3c
    ae28:	strmi	r9, [r0], sp, lsl #6
    ae2c:	subsle	r2, r2, r0, lsl #26
    ae30:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    ae34:	svc	0x0064f7f7
    ae38:			; <UNDEFINED> instruction: 0xf8574606
    ae3c:			; <UNDEFINED> instruction: 0xf7fc0009
    ae40:	pkhbtmi	pc, r2, pc, lsl #23	; <UNPREDICTABLE>
    ae44:	andeq	pc, r9, r7, asr r8	; <UNPREDICTABLE>
    ae48:	mcr2	7, 4, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    ae4c:	blx	7d3a58 <fu_device_get_progress@plt+0x7d0454>
    ae50:	strls	pc, [r4, #-650]	; 0xfffffd76
    ae54:	sfmge	f1, 1, [lr, #-8]
    ae58:	beq	d47294 <fu_device_get_progress@plt+0xd43c90>
    ae5c:	strtmi	r9, [r1], -r5, lsl #10
    ae60:			; <UNDEFINED> instruction: 0x9603461a
    ae64:	andlt	pc, r4, sp, asr #17
    ae68:			; <UNDEFINED> instruction: 0xf8cd9407
    ae6c:	strmi	sl, [r4], r0, lsr #32
    ae70:			; <UNDEFINED> instruction: 0xf8cd4640
    ae74:			; <UNDEFINED> instruction: 0xf04fc018
    ae78:			; <UNDEFINED> instruction: 0xf8cd0c02
    ae7c:			; <UNDEFINED> instruction: 0xf7f8c000
    ae80:	strmi	lr, [r5], -r0, lsr #23
    ae84:	stmdami	r4!, {r3, r5, r6, r8, r9, ip, sp, pc}
    ae88:			; <UNDEFINED> instruction: 0xf7f74478
    ae8c:	stmdbls	lr, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
    ae90:	cmnlt	r1, r8, ror #2
    ae94:	cdpne	15, 7, cr4, cr5, cr1, {1}
    ae98:			; <UNDEFINED> instruction: 0x4621447f
    ae9c:	svccs	0x0001f815
    aea0:	strcc	r4, [r1], #-1592	; 0xfffff9c8
    aea4:	svc	0x0002f7f7
    aea8:	adcmi	r9, r1, #229376	; 0x38000
    aeac:			; <UNDEFINED> instruction: 0x4630d8f5
    aeb0:	ldmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aeb4:	stmdals	sp, {r0, r2, r9, sl, lr}
    aeb8:			; <UNDEFINED> instruction: 0xf7f8b108
    aebc:	bmi	644f7c <fu_device_get_progress@plt+0x641978>
    aec0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    aec4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aec8:	subsmi	r9, sl, pc, lsl #22
    aecc:			; <UNDEFINED> instruction: 0x4628d11b
    aed0:	pop	{r0, r4, ip, sp, pc}
    aed4:			; <UNDEFINED> instruction: 0xf8578ff0
    aed8:			; <UNDEFINED> instruction: 0xf7fb0009
    aedc:			; <UNDEFINED> instruction: 0x4605f9bb
    aee0:	ldrbmi	lr, [r1], -r6, lsr #15
    aee4:	andeq	pc, r9, r7, asr r8	; <UNPREDICTABLE>
    aee8:	ldc2	7, cr15, [r0, #-1008]!	; 0xfffffc10
    aeec:	svc	0x00b2f7f7
    aef0:	blmi	331f2c <fu_device_get_progress@plt+0x32e928>
    aef4:	stmiavs	r4!, {r1, r3, r9, sp}
    aef8:	strls	r4, [r0], #-1147	; 0xfffffb85
    aefc:	stmdals	fp, {r0, r9, sl, lr}
    af00:	svc	0x008af7f7
    af04:			; <UNDEFINED> instruction: 0xf7f7e7d7
    af08:	svclt	0x0000ef8e
    af0c:	andeq	r6, r1, ip, lsr r2
    af10:	muleq	r1, r0, lr
    af14:	andeq	r0, r0, r0, ror #6
    af18:	andeq	r4, r0, r0, ror #31
    af1c:	andeq	r4, r0, r4, ror #31
    af20:	andeq	r5, r1, lr, asr #27
    af24:	andeq	r4, r0, r8, asr pc
    af28:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    af2c:	ldrmi	r6, [r8], #-2075	; 0xfffff7e5
    af30:	ldrbmi	r7, [r0, -r1, asr #4]!
    af34:	andeq	r6, r1, lr, lsl #2
    af38:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    af3c:	ldrmi	r6, [r8], #-2075	; 0xfffff7e5
    af40:	ldrbmi	r7, [r0, -r1, lsl #4]!
    af44:	strdeq	r6, [r1], -lr
    af48:	strdlt	fp, [r5], r0
    af4c:	andls	r4, r3, sl, lsl pc
    af50:	ldmdavs	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    af54:	ldmibvs	r5!, {r1, r2, sl, lr}^
    af58:	andsle	r4, r9, sp, lsl #5
    af5c:	svclt	0x00182d01
    af60:	strmi	r2, [ip], -r1, lsl #18
    af64:	svclt	0x00144608
    af68:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    af6c:			; <UNDEFINED> instruction: 0xf7f8d112
    af70:	bmi	4c5c30 <fu_device_get_progress@plt+0x4c262c>
    af74:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    af78:	ldmdami	r1, {r0, r1, r9, sl, lr}
    af7c:			; <UNDEFINED> instruction: 0xf7f84478
    af80:	ldmvs	r9!, {r3, r4, r6, r7, fp, sp, lr, pc}^
    af84:	strtmi	r9, [r3], -r3, lsl #16
    af88:			; <UNDEFINED> instruction: 0xf7f8462a
    af8c:	mvnsvs	lr, r2, ror r8
    af90:	ldcllt	0, cr11, [r0, #20]!
    af94:	bl	6c8f7c <fu_device_get_progress@plt+0x6c5978>
    af98:	ldmibvs	r0!, {r0, r1, ip, pc}^
    af9c:	bl	5c8f84 <fu_device_get_progress@plt+0x5c5980>
    afa0:	blls	dd7c8 <fu_device_get_progress@plt+0xda1c4>
    afa4:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    afa8:	stmdami	r7, {ip, pc}
    afac:			; <UNDEFINED> instruction: 0xf7f84478
    afb0:	andlt	lr, r5, r0, asr #17
    afb4:	svclt	0x0000bdf0
    afb8:	andeq	r6, r1, r8, ror #1
    afbc:	andeq	r4, r0, r6, asr pc
    afc0:	andeq	r2, r0, ip, ror #23
    afc4:	strdeq	r4, [r0], -r2
    afc8:			; <UNDEFINED> instruction: 0x00002bbc
    afcc:	svcmi	0x00f0e92d
    afd0:	ldclmi	6, cr4, [r9, #-88]!	; 0xffffffa8
    afd4:	bmi	1e5ca3c <fu_device_get_progress@plt+0x1e59438>
    afd8:	blmi	1e7722c <fu_device_get_progress@plt+0x1e73c28>
    afdc:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    afe0:	stmdavs	sp!, {r0, r1, r3, r8, ip, pc}
    afe4:	ldmpl	r3, {r2, r9, sl, lr}^
    afe8:			; <UNDEFINED> instruction: 0xf10d2700
    afec:	ldmdavs	fp, {r6, r9, fp}
    aff0:			; <UNDEFINED> instruction: 0xf04f9311
    aff4:			; <UNDEFINED> instruction: 0xf8500300
    aff8:			; <UNDEFINED> instruction: 0xf7f89005
    affc:	strmi	lr, [r1], -r6, lsl #18
    b000:			; <UNDEFINED> instruction: 0xf7f74648
    b004:			; <UNDEFINED> instruction: 0xf7f8ee62
    b008:	strls	lr, [pc, -sl, asr #18]
    b00c:	stmdami	sp!, {r0, r7, r9, sl, lr}^
    b010:			; <UNDEFINED> instruction: 0xf7f74478
    b014:	mvnslt	lr, r2, asr lr
    b018:			; <UNDEFINED> instruction: 0x46514630
    b01c:			; <UNDEFINED> instruction: 0xf7f89710
    b020:	blls	445ac0 <fu_device_get_progress@plt+0x4424bc>
    b024:			; <UNDEFINED> instruction: 0xb1b34683
    b028:			; <UNDEFINED> instruction: 0xf10b4867
    b02c:			; <UNDEFINED> instruction: 0xf8cd3bff
    b030:			; <UNDEFINED> instruction: 0x46aaa030
    b034:			; <UNDEFINED> instruction: 0x46254478
    b038:	ldrtmi	r4, [r9], -r4, lsl #12
    b03c:	svccs	0x0001f81b
    b040:	strcc	r4, [r1, -r0, lsr #12]
    b044:	mrc	7, 1, APSR_nzcv, cr2, cr7, {7}
    b048:	adcsmi	r9, fp, #16, 22	; 0x4000
    b04c:			; <UNDEFINED> instruction: 0x462cd8f5
    b050:			; <UNDEFINED> instruction: 0xf8dd4655
    b054:	stmdbpl	r0!, {r4, r5, sp, pc}^
    b058:	bleq	f47494 <fu_device_get_progress@plt+0xf43e90>
    b05c:	blx	fe449054 <fu_device_get_progress@plt+0xfe445a50>
    b060:	strmi	r2, [r7], -r0, lsl #2
    b064:			; <UNDEFINED> instruction: 0xf7f84630
    b068:	adcslt	lr, pc, #532480	; 0x82000
    b06c:	ldrtmi	r4, [r0], -r3, lsl #12
    b070:			; <UNDEFINED> instruction: 0xf7f7930d
    b074:			; <UNDEFINED> instruction: 0x4602ef98
    b078:	andls	r5, ip, #96, 18	; 0x180000
    b07c:	stc2l	7, cr15, [lr, #-1004]!	; 0xfffffc14
    b080:	bls	331cbc <fu_device_get_progress@plt+0x32e6b8>
    b084:	svcls	0x000b9702
    b088:	movwcs	r9, #4867	; 0x1303
    b08c:	ldrmi	r9, [sl], -r4, lsl #4
    b090:	strcs	r9, [r0, -r1, lsl #14]
    b094:	andsge	pc, r4, sp, asr #17
    b098:	blvc	2057d4 <fu_device_get_progress@plt+0x2021d0>
    b09c:	strmi	r9, [r1], -r0, lsl #6
    b0a0:	tstls	r6, r8, asr #12
    b0a4:			; <UNDEFINED> instruction: 0xf7f84619
    b0a8:	strmi	lr, [r7], -ip, lsl #21
    b0ac:	suble	r2, r5, r0, lsl #16
    b0b0:			; <UNDEFINED> instruction: 0xf7fb5960
    b0b4:			; <UNDEFINED> instruction: 0xf5b0f8f7
    b0b8:	eorsle	r7, r3, sp, lsl #31
    b0bc:			; <UNDEFINED> instruction: 0xf7f74630
    b0c0:	stmdacs	r0, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    b0c4:	stmdbpl	r0!, {r1, r2, r5, r6, ip, lr, pc}^
    b0c8:			; <UNDEFINED> instruction: 0xf916f7fb
    b0cc:	cmple	r6, r0, lsl #16
    b0d0:	strbmi	r5, [r1], -r0, ror #18
    b0d4:			; <UNDEFINED> instruction: 0xf912f7fc
    b0d8:	strcs	fp, [r0, -r0, lsl #19]
    b0dc:	tstlt	r8, pc, lsl #16
    b0e0:	svc	0x001af7f7
    b0e4:	blmi	d9d9d0 <fu_device_get_progress@plt+0xd9a3cc>
    b0e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b0ec:	blls	46515c <fu_device_get_progress@plt+0x461b58>
    b0f0:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
    b0f4:	andslt	r4, r3, r8, lsr r6
    b0f8:	svchi	0x00f0e8bd
    b0fc:			; <UNDEFINED> instruction: 0xf7f74630
    b100:	blls	446e50 <fu_device_get_progress@plt+0x44384c>
    b104:			; <UNDEFINED> instruction: 0xd0534298
    b108:	vst2.8	{d20-d21}, [pc :256], r1
    b10c:	blmi	c679ec <fu_device_get_progress@plt+0xc643e8>
    b110:	ldmdbmi	r1!, {r3, r4, r5, r6, sl, lr}
    b114:	ldrbtmi	r9, [fp], #-0
    b118:	ldrbtmi	r4, [r9], #-2096	; 0xfffff7d0
    b11c:	ldrbtmi	r3, [r8], #-900	; 0xfffffc7c
    b120:	ldcl	7, cr15, [r4, #988]!	; 0x3dc
    b124:	strbmi	r5, [r1], -r0, ror #18
    b128:			; <UNDEFINED> instruction: 0xf8e8f7fc
    b12c:	sbcsle	r2, r4, r0, lsl #16
    b130:			; <UNDEFINED> instruction: 0xf7f74630
    b134:	stmdacs	r0, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    b138:	eor	sp, fp, r5, asr #3
    b13c:	ldrbmi	r5, [r9], -r0, ror #18
    b140:	stc2	7, cr15, [r4], {252}	; 0xfc
    b144:	mcr	7, 4, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    b148:	blmi	97218c <fu_device_get_progress@plt+0x96eb88>
    b14c:	stmiavs	r4!, {r1, r3, r9, sp}
    b150:	strls	r4, [r0], #-1147	; 0xfffffb85
    b154:	strbmi	r4, [r0], -r1, lsl #12
    b158:	mrc	7, 2, APSR_nzcv, cr14, cr7, {7}
    b15c:	stmdbpl	r0!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    b160:			; <UNDEFINED> instruction: 0xf8caf7fb
    b164:	orrcs	r4, r0, pc, lsl sl
    b168:			; <UNDEFINED> instruction: 0x4603447a
    b16c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    b170:	svc	0x00def7f7
    b174:			; <UNDEFINED> instruction: 0xf7fb5960
    b178:	vst2.32	{d31-d32}, [pc :256]
    b17c:	blx	e7f6e <fu_device_get_progress@plt+0xe496a>
    b180:			; <UNDEFINED> instruction: 0xf7f8f000
    b184:	stmdbpl	r0!, {r2, r4, r5, r6, r8, fp, sp, lr, pc}^
    b188:			; <UNDEFINED> instruction: 0xf7fc4641
    b18c:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    b190:	ldr	sp, [r3, r3, lsr #1]!
    b194:			; <UNDEFINED> instruction: 0xf7fb5960
    b198:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, fp, ip, sp, lr, pc}
    b19c:			; <UNDEFINED> instruction: 0x4620d093
    b1a0:			; <UNDEFINED> instruction: 0xf7ff2101
    b1a4:	ldrdcs	pc, [ip, -r1]
    b1a8:			; <UNDEFINED> instruction: 0xf7ff4620
    b1ac:	str	pc, [sl, sp, asr #29]
    b1b0:	ldr	r2, [r3, r1, lsl #14]
    b1b4:	mrc	7, 1, APSR_nzcv, cr6, cr7, {7}
    b1b8:	andeq	r6, r1, ip, asr r0
    b1bc:			; <UNDEFINED> instruction: 0x00015cb2
    b1c0:	andeq	r0, r0, r0, ror #6
    b1c4:	andeq	r4, r0, r8, asr lr
    b1c8:	andeq	r4, r0, ip, lsr #29
    b1cc:	andeq	r5, r1, r8, lsr #23
    b1d0:	andeq	r4, r0, ip, lsr lr
    b1d4:	andeq	r5, r0, r6, rrx
    b1d8:	andeq	r4, r0, r6, lsl lr
    b1dc:	andeq	r2, r0, sl, asr #20
    b1e0:	andeq	r4, r0, ip, lsr #27
    b1e4:			; <UNDEFINED> instruction: 0x00004db0
    b1e8:	strdeq	r2, [r0], -sl
    b1ec:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    b1f0:	stmiapl	r0, {r0, r1, r3, r4, fp, sp, lr}^
    b1f4:	svclt	0x00004770
    b1f8:	andeq	r5, r1, sl, asr #28
    b1fc:	strdlt	fp, [r3], r0
    b200:	ldrbtmi	r4, [pc], #-3854	; b208 <fu_device_get_progress@plt+0x7c04>
    b204:	strmi	r6, [r5], #-2109	; 0xfffff7c3
    b208:	addmi	r6, fp, #2801664	; 0x2ac000
    b20c:			; <UNDEFINED> instruction: 0x4606d014
    b210:	strmi	r6, [ip], -r8, ror #19
    b214:	ldmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b218:	strtmi	r4, [r3], -r9, lsl #20
    b21c:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    b220:	stmdami	r8, {ip, pc}
    b224:			; <UNDEFINED> instruction: 0xf7f74478
    b228:	ldmvs	r9!, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    b22c:	ldrtmi	r4, [r0], -r3, lsr #12
    b230:			; <UNDEFINED> instruction: 0xf7f72200
    b234:			; <UNDEFINED> instruction: 0x61acef1e
    b238:	ldcllt	0, cr11, [r0, #12]!
    b23c:	andeq	r5, r1, r6, lsr lr
    b240:	andeq	r4, r0, sl, asr sp
    b244:	andeq	r2, r0, r4, asr #18
    b248:	stmdbmi	sp, {r1, r6, r8, fp, ip, sp, pc}
    b24c:	stmdami	lr, {r0, r2, r3, r9, fp, lr}
    b250:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b254:	ldrbtmi	r3, [r8], #-416	; 0xfffffe60
    b258:	mrclt	7, 5, APSR_nzcv, cr14, cr7, {7}
    b25c:	ldrmi	r4, [r1], -fp, lsl #12
    b260:			; <UNDEFINED> instruction: 0x4604b510
    b264:	blx	133fe <fu_device_get_progress@plt+0xfdfa>
    b268:			; <UNDEFINED> instruction: 0xf002f003
    b26c:	stmdacs	r3!, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}^
    b270:	vldrlt.16	s26, [r0, #-0]	; <UNPREDICTABLE>
    b274:	strtmi	r4, [r0], -r1, lsl #12
    b278:			; <UNDEFINED> instruction: 0x4010e8bd
    b27c:	svclt	0x00bef7ff
    b280:	andeq	r4, r0, ip, lsr #30
    b284:	andeq	r4, r0, r6, asr #26
    b288:	andeq	r2, r0, r2, lsl r9
    b28c:	svcmi	0x00f0e92d
    b290:	stc	8, cr6, [sp, #-16]!
    b294:	vstrmi	d24, [sp, #-8]
    b298:			; <UNDEFINED> instruction: 0x409cf8d4
    b29c:	addlt	r4, r7, sp, ror r4
    b2a0:	ldrdge	pc, [r8], #-141	; 0xffffff73
    b2a4:	andls	r9, r4, #3
    b2a8:			; <UNDEFINED> instruction: 0x46a4b134
    b2ac:	ldc	0, cr11, [sp], #28
    b2b0:	pop	{r1, r8, r9, fp, pc}
    b2b4:			; <UNDEFINED> instruction: 0x47604ff0
    b2b8:	blmi	115cb3c <fu_device_get_progress@plt+0x1159538>
    b2bc:	strtmi	r9, [r0], r4, lsl #20
    b2c0:	mcrls	4, 0, r4, cr3, cr11, {3}
    b2c4:	svclt	0x00182a00
    b2c8:	bmi	109cb2c <fu_device_get_progress@plt+0x1099528>
    b2cc:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    b2d0:	ldrdlt	pc, [r4, -pc]
    b2d4:	mcr	8, 0, r5, cr8, cr0, {7}
    b2d8:			; <UNDEFINED> instruction: 0xf7fa2a10
    b2dc:			; <UNDEFINED> instruction: 0x2109ffbb
    b2e0:			; <UNDEFINED> instruction: 0x460344fb
    b2e4:	movwls	r4, #22064	; 0x5630
    b2e8:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    b2ec:	stmiapl	r8!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    b2f0:	svc	0x0018f7f7
    b2f4:	and	r4, r6, r1, lsl #13
    b2f8:	addsmi	r9, sp, #5120	; 0x1400
    b2fc:	mvnsvc	pc, #82837504	; 0x4f00000
    b300:	addsmi	sp, ip, #-1677721600	; 0x9c000000
    b304:	stmdals	r3, {r0, r2, r5, ip, lr, pc}
    b308:	ldrbmi	fp, [r3], -r1, lsr #5
    b30c:			; <UNDEFINED> instruction: 0xf7ff2200
    b310:	strmi	pc, [r6], -sp, ror #26
    b314:	subsle	r2, r0, r0, lsl #16
    b318:	mcr	7, 2, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    b31c:	orrcs	r4, r0, r3, lsr #12
    b320:	strcc	r4, [r1], #-1626	; 0xfffff9a6
    b324:	andls	r4, r0, r5, lsl #12
    b328:	beq	446b90 <fu_device_get_progress@plt+0x44358c>
    b32c:			; <UNDEFINED> instruction: 0xf7f744a8
    b330:	ldrtmi	lr, [r1], -r0, lsl #30
    b334:			; <UNDEFINED> instruction: 0xf7f74648
    b338:	stccs	14, cr14, [r0, #-248]	; 0xffffff08
    b33c:	stmdals	r3, {r2, r3, r4, r6, r7, ip, lr, pc}
    b340:			; <UNDEFINED> instruction: 0x4641463a
    b344:			; <UNDEFINED> instruction: 0xff80f7ff
    b348:	addsmi	r9, sp, #5120	; 0x1400
    b34c:	mvnsvc	pc, #82837504	; 0x4f00000
    b350:	blls	13feb4 <fu_device_get_progress@plt+0x13c8b0>
    b354:	svclt	0x00184543
    b358:			; <UNDEFINED> instruction: 0xd1222b00
    b35c:	cmncs	r4, r3, lsl #24
    b360:			; <UNDEFINED> instruction: 0xf7ff4620
    b364:	tstcs	r1, fp, asr #30	; <UNPREDICTABLE>
    b368:			; <UNDEFINED> instruction: 0xf7ff4620
    b36c:	strbmi	pc, [r8], -sp, ror #27	; <UNPREDICTABLE>
    b370:	mcrr2	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    b374:			; <UNDEFINED> instruction: 0xf7fd4604
    b378:			; <UNDEFINED> instruction: 0x4621fa97
    b37c:			; <UNDEFINED> instruction: 0xf7fd4605
    b380:			; <UNDEFINED> instruction: 0xf1b9fae9
    b384:	andle	r0, r2, r0, lsl #30
    b388:			; <UNDEFINED> instruction: 0xf7f74648
    b38c:			; <UNDEFINED> instruction: 0xb114effc
    b390:			; <UNDEFINED> instruction: 0xf7f74620
    b394:			; <UNDEFINED> instruction: 0x4628eef6
    b398:	ldc	0, cr11, [sp], #28
    b39c:	pop	{r1, r8, r9, fp, pc}
    b3a0:			; <UNDEFINED> instruction: 0xf7f78ff0
    b3a4:	blls	14690c <fu_device_get_progress@plt+0x143308>
    b3a8:	stmib	sp, {r0, r1, r2, r9, sp}^
    b3ac:	blmi	32bfb4 <fu_device_get_progress@plt+0x3289b0>
    b3b0:			; <UNDEFINED> instruction: 0x4601447b
    b3b4:			; <UNDEFINED> instruction: 0xf7f74650
    b3b8:			; <UNDEFINED> instruction: 0x464ded30
    b3bc:	svceq	0x0000f1b9
    b3c0:	strbmi	sp, [r8], -r9, ror #1
    b3c4:			; <UNDEFINED> instruction: 0xf7f72500
    b3c8:	ubfx	lr, lr, #31, #5
    b3cc:	strdeq	r5, [r1], -r4
    b3d0:	andeq	r5, r1, r8, ror sp
    b3d4:	muleq	r0, sl, r8
    b3d8:	andeq	r4, r0, r4, asr #25
    b3dc:	andeq	r0, r0, r0, asr r3
    b3e0:	andeq	r4, r0, r0, lsl ip
    b3e4:	push	{r2, r3, r8, r9, fp, lr}
    b3e8:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    b3ec:	strmi	r6, [r4], -r6, lsl #16
    b3f0:			; <UNDEFINED> instruction: 0x460d681f
    b3f4:	mcrr2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    b3f8:			; <UNDEFINED> instruction: 0xf8d6b138
    b3fc:			; <UNDEFINED> instruction: 0x46293090
    b400:	strtmi	fp, [r0], -fp, lsr #2
    b404:	ldrhmi	lr, [r0, #141]!	; 0x8d
    b408:	pop	{r3, r4, r8, r9, sl, lr}
    b40c:	stmibpl	r0!, {r4, r5, r6, r7, r8, pc}^
    b410:	ldrhmi	lr, [r0, #141]!	; 0x8d
    b414:	ldmlt	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b418:	andeq	r5, r1, lr, asr #24
    b41c:	svcmi	0x00f0e92d
    b420:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    b424:	ldrmi	r8, [r2], r4, lsl #22
    b428:	ldrbtmi	r4, [fp], #-2939	; 0xfffff485
    b42c:	ldmdavs	ip, {r0, r1, r2, r7, ip, sp, pc}
    b430:			; <UNDEFINED> instruction: 0xff32f7fe
    b434:	svceq	0x0000f1b8
    b438:	sbchi	pc, r2, r0
    b43c:	ldrdcc	pc, [r0], -r8
    b440:	tstlt	r3, r1, lsl #12
    b444:	addsmi	r6, r8, #1769472	; 0x1b0000
    b448:	strbmi	sp, [r0], -r5
    b44c:	svc	0x00d6f7f7
    b450:			; <UNDEFINED> instruction: 0xf0002800
    b454:			; <UNDEFINED> instruction: 0xf1ba80b5
    b458:	andsle	r0, r2, r0, lsl #30
    b45c:	ldrdcc	pc, [r0], -sl
    b460:	stmdbmi	lr!, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}^
    b464:	bmi	1b9446c <fu_device_get_progress@plt+0x1b90e68>
    b468:	ldrbtmi	r4, [r9], #-2158	; 0xfffff792
    b46c:			; <UNDEFINED> instruction: 0x31bc447a
    b470:			; <UNDEFINED> instruction: 0xf7f74478
    b474:			; <UNDEFINED> instruction: 0x4620edb4
    b478:	ldc	0, cr11, [sp], #28
    b47c:	pop	{r2, r8, r9, fp, pc}
    b480:	usub8mi	r8, r1, r0
    b484:			; <UNDEFINED> instruction: 0xf7ff4640
    b488:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    b48c:	adchi	pc, r8, r0
    b490:	andeq	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    b494:	movweq	lr, #19208	; 0x4b08
    b498:			; <UNDEFINED> instruction: 0xf7fa9303
    b49c:			; <UNDEFINED> instruction: 0x4604ff7f
    b4a0:			; <UNDEFINED> instruction: 0xf0002800
    b4a4:	ldrbmi	r8, [r1], -r4, lsr #1
    b4a8:			; <UNDEFINED> instruction: 0xf7fe4640
    b4ac:	stmdacs	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b4b0:	addshi	pc, r6, r0
    b4b4:	ldmdbvs	fp, {r0, r1, r8, r9, fp, ip, pc}^
    b4b8:	stccs	8, cr6, [r0], {92}	; 0x5c
    b4bc:	adchi	pc, r1, r0
    b4c0:	stc2	7, cr15, [sl], {254}	; 0xfe
    b4c4:	stmiavs	r1!, {r0, r1, sl, fp, ip, pc}^
    b4c8:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx5
    b4cc:			; <UNDEFINED> instruction: 0xf7fe0a10
    b4d0:	bvc	88acd4 <fu_device_get_progress@plt+0x8876d0>
    b4d4:			; <UNDEFINED> instruction: 0xf7fe4628
    b4d8:	stmdbvs	r3!, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    b4dc:	bcs	2564c <fu_device_get_progress@plt+0x22048>
    b4e0:	bmi	147f658 <fu_device_get_progress@plt+0x147c054>
    b4e4:			; <UNDEFINED> instruction: 0xf04f2600
    b4e8:			; <UNDEFINED> instruction: 0xf8cd34ff
    b4ec:	ldrbtmi	sl, [sl], #-20	; 0xffffffec
    b4f0:	bmi	13afd08 <fu_device_get_progress@plt+0x13ac704>
    b4f4:	mcr	4, 0, r4, cr8, cr10, {3}
    b4f8:	bmi	1355f40 <fu_device_get_progress@plt+0x135293c>
    b4fc:	mcr	4, 0, r4, cr9, cr10, {3}
    b500:	ldmdavs	fp, {r4, r9, fp, sp}
    b504:	eorls	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    b508:			; <UNDEFINED> instruction: 0xf0024648
    b50c:	adcmi	pc, r0, #9502720	; 0x910000
    b510:	eorsle	r4, sp, r5, lsl #12
    b514:	ldmdavs	pc, {r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    b518:	ldmdbvs	sl!, {r0, r1, r2, r6, sl, lr}^
    b51c:			; <UNDEFINED> instruction: 0xb1ac6854
    b520:	ldrtmi	r2, [sl], r0, lsl #8
    b524:	ldmdavs	r3, {r0, r1, r5, r7, r9, sl, lr}
    b528:	eorvc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    b52c:	bleq	87960 <fu_device_get_progress@plt+0x8435c>
    b530:			; <UNDEFINED> instruction: 0xf0024638
    b534:	addmi	pc, r5, #8192000	; 0x7d0000
    b538:	ldrtmi	sp, [r8], -r3, lsl #2
    b53c:			; <UNDEFINED> instruction: 0xf828f002
    b540:			; <UNDEFINED> instruction: 0xf8da4404
    b544:	ldmdavs	r3, {r2, r4, sp}^
    b548:	mvnle	r4, #650117120	; 0x26c00000
    b54c:			; <UNDEFINED> instruction: 0xf0014648
    b550:	mrc	15, 0, APSR_nzcv, cr8, cr9, {7}
    b554:			; <UNDEFINED> instruction: 0x21802a90
    b558:	strmi	r9, [r3], -r0, lsl #8
    b55c:	beq	446dc8 <fu_device_get_progress@plt+0x4437c4>
    b560:	stcl	7, cr15, [r6, #988]!	; 0x3dc
    b564:			; <UNDEFINED> instruction: 0xf0014648
    b568:	blls	18b524 <fu_device_get_progress@plt+0x187f20>
    b56c:	movwls	r2, #512	; 0x200
    b570:	strmi	r4, [r1], -r3, lsr #12
    b574:			; <UNDEFINED> instruction: 0xf7ff4640
    b578:	strmi	pc, [r4], -r9, lsl #29
    b57c:			; <UNDEFINED> instruction: 0x4601b198
    b580:	beq	446de8 <fu_device_get_progress@plt+0x4437e4>
    b584:	stc2l	7, cr15, [r0, #-1016]	; 0xfffffc08
    b588:			; <UNDEFINED> instruction: 0xf7f74620
    b58c:	strtmi	lr, [ip], -ip, lsr #30
    b590:	strcc	r9, [r1], -r3, lsl #22
    b594:	ldmdavs	sl, {r0, r1, r3, r4, r6, r8, fp, sp, lr}^
    b598:	ldmle	r2!, {r1, r4, r5, r7, r9, lr}
    b59c:	beq	446e04 <fu_device_get_progress@plt+0x443800>
    b5a0:	mcr	7, 2, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    b5a4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx4
    b5a8:	orrslt	r3, fp, r0, lsl sl
    b5ac:	beq	446e14 <fu_device_get_progress@plt+0x443810>
    b5b0:	svc	0x0018f7f7
    b5b4:	andlt	r4, r7, r0, lsr #12
    b5b8:	blhi	1468b4 <fu_device_get_progress@plt+0x1432b0>
    b5bc:	svchi	0x00f0e8bd
    b5c0:	strcs	r4, [r0], #-2332	; 0xfffff6e4
    b5c4:	ldmdami	sp, {r2, r3, r4, r9, fp, lr}
    b5c8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b5cc:	ldrbtmi	r3, [r8], #-444	; 0xfffffe44
    b5d0:	stc	7, cr15, [r4, #-988]	; 0xfffffc24
    b5d4:	andlt	r4, r7, r0, lsr #12
    b5d8:	blhi	1468d4 <fu_device_get_progress@plt+0x1432d0>
    b5dc:	svchi	0x00f0e8bd
    b5e0:	strtmi	r2, [r0], -r0, lsl #8
    b5e4:	ldc	0, cr11, [sp], #28
    b5e8:	pop	{r2, r8, r9, fp, pc}
    b5ec:			; <UNDEFINED> instruction: 0xf7f78ff0
    b5f0:	blmi	5066c0 <fu_device_get_progress@plt+0x5030bc>
    b5f4:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    b5f8:	ldrbmi	r4, [r0], -r1, lsl #12
    b5fc:	svc	0x00cef7f7
    b600:			; <UNDEFINED> instruction: 0xf7f7e7e8
    b604:	blmi	4066ac <fu_device_get_progress@plt+0x4030a8>
    b608:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    b60c:	ldrbmi	r4, [r0], -r1, lsl #12
    b610:	svc	0x00c4f7f7
    b614:	svclt	0x0000e7de
    b618:	andeq	r5, r1, lr, lsl #24
    b61c:	andeq	r4, r0, r2, lsl sp
    b620:	andeq	r3, r0, r4, ror #14
    b624:	strdeq	r2, [r0], -r8
    b628:	andeq	r5, r1, sl, asr #22
    b62c:	andeq	r4, r0, ip, lsr #22
    b630:	andeq	r2, r0, ip, ror #12
    b634:			; <UNDEFINED> instruction: 0x00004bb4
    b638:	andeq	r4, r0, r6, lsl r4
    b63c:	muleq	r0, sl, r5
    b640:	andeq	r4, r0, lr, ror #19
    b644:	strdeq	r4, [r0], -r6
    b648:	svcmi	0x00f0e92d
    b64c:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    b650:	strmi	r8, [r6], -r6, lsl #22
    b654:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    b658:			; <UNDEFINED> instruction: 0xf8df468b
    b65c:	addslt	r4, r1, r0, lsl r4
    b660:	andls	r4, r2, #124, 8	; 0x7c000000
    b664:	strcs	pc, [r8], #-2271	; 0xfffff721
    b668:	ldrbtmi	r6, [sl], #-2084	; 0xfffff7dc
    b66c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b670:			; <UNDEFINED> instruction: 0xf04f930f
    b674:			; <UNDEFINED> instruction: 0xf7fe0300
    b678:	cmplt	r6, #15, 28	; 0xf0	; <UNPREDICTABLE>
    b67c:			; <UNDEFINED> instruction: 0x46016833
    b680:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    b684:	mulle	r3, r8, r2
    b688:			; <UNDEFINED> instruction: 0xf7f74630
    b68c:	movwlt	lr, #3768	; 0xeb8
    b690:	blx	349692 <fu_device_get_progress@plt+0x34608e>
    b694:			; <UNDEFINED> instruction: 0xf1bb4601
    b698:	eorsle	r0, r3, r0, lsl #30
    b69c:	ldrdcc	pc, [r0], -fp
    b6a0:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    b6a4:	mulle	r3, r8, r2
    b6a8:			; <UNDEFINED> instruction: 0xf7f74658
    b6ac:	movtlt	lr, #36520	; 0x8ea8
    b6b0:	svceq	0x0000f1ba
    b6b4:			; <UNDEFINED> instruction: 0xf8dad031
    b6b8:	cmnlt	r3, #0
    b6bc:	strcs	r4, [r0], #-2541	; 0xfffff613
    b6c0:	stmiami	lr!, {r0, r2, r3, r5, r6, r7, r9, fp, lr}^
    b6c4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b6c8:	ldrbtmi	r3, [r8], #-464	; 0xfffffe30
    b6cc:	stc	7, cr15, [r6], {247}	; 0xf7
    b6d0:	stmibmi	fp!, {r0, r3, sp, lr, pc}^
    b6d4:	bmi	ffad46dc <fu_device_get_progress@plt+0xffad10d8>
    b6d8:	ldrbtmi	r4, [r9], #-2283	; 0xfffff715
    b6dc:	bicscc	r4, r0, sl, ror r4
    b6e0:			; <UNDEFINED> instruction: 0xf7f74478
    b6e4:	bmi	ffa868dc <fu_device_get_progress@plt+0xffa832d8>
    b6e8:	ldrbtmi	r4, [sl], #-3039	; 0xfffff421
    b6ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b6f0:	subsmi	r9, sl, pc, lsl #22
    b6f4:			; <UNDEFINED> instruction: 0x81b5f040
    b6f8:	andslt	r4, r1, r0, lsr #12
    b6fc:	blhi	1c69f8 <fu_device_get_progress@plt+0x1c33f4>
    b700:	svchi	0x00f0e8bd
    b704:	strcs	r4, [r0], #-2530	; 0xfffff61e
    b708:	stmiami	r3!, {r1, r5, r6, r7, r9, fp, lr}^
    b70c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b710:	ldrbtmi	r3, [r8], #-464	; 0xfffffe30
    b714:	stcl	7, cr15, [r2], #-988	; 0xfffffc24
    b718:	ldrbmi	lr, [r1], -r5, ror #15
    b71c:			; <UNDEFINED> instruction: 0xf7ff4630
    b720:	msrlt	(UNDEF: 104), sp
    b724:	ldmdbne	r3!, {r4, r5, r8, fp, ip, lr}
    b728:			; <UNDEFINED> instruction: 0xf7fa9309
    b72c:	strmi	pc, [r4], -r1, ror #28
    b730:			; <UNDEFINED> instruction: 0xf0002800
    b734:			; <UNDEFINED> instruction: 0x4651811f
    b738:			; <UNDEFINED> instruction: 0xf7fe4630
    b73c:	stmdblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    b740:	ldrb	r2, [r0, r0, lsl #8]
    b744:			; <UNDEFINED> instruction: 0xf7fe4658
    b748:	stmdavs	r4, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
    b74c:	stccs	0, cr9, [r0], {5}
    b750:	teqhi	lr, r0	; <UNPREDICTABLE>
    b754:	blls	9e2a0 <fu_device_get_progress@plt+0x9ac9c>
    b758:			; <UNDEFINED> instruction: 0xf8cd447a
    b75c:			; <UNDEFINED> instruction: 0xf003b020
    b760:	movwls	r0, #29568	; 0x7380
    b764:	bcs	fe446f90 <fu_device_get_progress@plt+0xfe44398c>
    b768:	movwcs	r4, #2765	; 0xacd
    b76c:	andge	pc, ip, sp, asr #17
    b770:			; <UNDEFINED> instruction: 0x469b447a
    b774:	bcs	446f9c <fu_device_get_progress@plt+0x443998>
    b778:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
    b77c:	ands	r9, r9, fp, lsl #4
    b780:	ldmdavs	r2!, {r0, r3, r6, r7, r8, r9, fp, lr}
    b784:			; <UNDEFINED> instruction: 0xf8d2447b
    b788:	ldmdavs	fp, {r5, r7, ip, lr}
    b78c:	stccs	3, cr9, [r0, #-16]
    b790:	ldmib	sp, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    b794:	strbmi	r2, [r1], -r2, lsl #6
    b798:			; <UNDEFINED> instruction: 0x47a84630
    b79c:	sbcle	r2, pc, r0, lsl #16
    b7a0:	ldrbeq	r9, [fp, r2, lsl #22]
    b7a4:	blls	180898 <fu_device_get_progress@plt+0x17d294>
    b7a8:	bleq	87bdc <fu_device_get_progress@plt+0x845d8>
    b7ac:	ldrbmi	r6, [fp, #-2139]	; 0xfffff7a5
    b7b0:	tsthi	ip, r0, asr #4	; <UNPREDICTABLE>
    b7b4:			; <UNDEFINED> instruction: 0xf18bfa5f
    b7b8:			; <UNDEFINED> instruction: 0xf7fe9808
    b7bc:			; <UNDEFINED> instruction: 0x4680fb3b
    b7c0:			; <UNDEFINED> instruction: 0xf8a0f7fd
    b7c4:	bcs	fe447030 <fu_device_get_progress@plt+0xfe443a2c>
    b7c8:	strmi	r2, [r3], -r0, lsl #3
    b7cc:	beq	447034 <fu_device_get_progress@plt+0x443a30>
    b7d0:	stc	7, cr15, [lr], #988	; 0x3dc
    b7d4:	blcs	323f8 <fu_device_get_progress@plt+0x2edf4>
    b7d8:			; <UNDEFINED> instruction: 0x4640d0d2
    b7dc:			; <UNDEFINED> instruction: 0xf892f7fd
    b7e0:	bicle	r2, sp, r0, lsl #16
    b7e4:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}^
    b7e8:	bicle	r2, r9, r1, lsl #22
    b7ec:	ldmdbvs	fp, {r0, r3, r8, r9, fp, ip, pc}^
    b7f0:	bcs	25960 <fu_device_get_progress@plt+0x2235c>
    b7f4:	ldmdavs	fp, {r2, r6, r7, ip, lr, pc}
    b7f8:			; <UNDEFINED> instruction: 0x4620681c
    b7fc:	cdp2	0, 10, cr15, cr2, cr1, {0}
    b800:	orrcs	r9, r0, fp, lsl #20
    b804:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
    b808:			; <UNDEFINED> instruction: 0xf7f70a10
    b80c:			; <UNDEFINED> instruction: 0x4620ec92
    b810:	cdp2	0, 9, cr15, cr8, cr1, {0}
    b814:	strbmi	r4, [r0], -r1, lsl #12
    b818:			; <UNDEFINED> instruction: 0xf8e0f7fd
    b81c:	blls	1456e4 <fu_device_get_progress@plt+0x1420e0>
    b820:	ldmpl	r0!, {r1, r8, sp}^
    b824:	blx	4c9818 <fu_device_get_progress@plt+0x4c6214>
    b828:	adcsle	r2, ip, r0, lsl #16
    b82c:	ldrtmi	r2, [r0], -r6, lsl #2
    b830:	blx	fe2c9836 <fu_device_get_progress@plt+0xfe2c6232>
    b834:			; <UNDEFINED> instruction: 0xf7fd4640
    b838:			; <UNDEFINED> instruction: 0x4604f83f
    b83c:			; <UNDEFINED> instruction: 0xf7fd4640
    b840:	strmi	pc, [r1], -r1, ror #16
    b844:	tstls	r6, r0, lsr #12
    b848:	bl	feb4982c <fu_device_get_progress@plt+0xfeb46228>
    b84c:	strtmi	r4, [r0], -r2, lsl #12
    b850:			; <UNDEFINED> instruction: 0xf7f79204
    b854:	bls	1466fc <fu_device_get_progress@plt+0x1430f8>
    b858:	strmi	r9, [r3], -r6, lsl #18
    b85c:	andls	r9, r0, r3, lsl #16
    b860:			; <UNDEFINED> instruction: 0xf7ff4630
    b864:			; <UNDEFINED> instruction: 0x4605fd13
    b868:			; <UNDEFINED> instruction: 0xf43f2800
    b86c:			; <UNDEFINED> instruction: 0xf7fdaf69
    b870:	strtmi	pc, [r1], -r3, lsr #16
    b874:			; <UNDEFINED> instruction: 0xf7f74607
    b878:	stmdacs	r0, {r2, r3, r5, sl, fp, sp, lr, pc}
    b87c:	adcshi	pc, r2, r0, asr #32
    b880:	tstcs	r1, r0, lsr r6
    b884:	blx	184988a <fu_device_get_progress@plt+0x1846286>
    b888:			; <UNDEFINED> instruction: 0xf7f74628
    b88c:	str	lr, [sl, ip, lsr #27]
    b890:	ldmpl	r0!, {r2, r8, r9, fp, ip, pc}^
    b894:	ldc2l	7, cr15, [lr], {250}	; 0xfa
    b898:	strbmi	r4, [r0], -r3, lsl #12
    b89c:	movwls	r4, #26140	; 0x661c
    b8a0:			; <UNDEFINED> instruction: 0xf80af7fd
    b8a4:			; <UNDEFINED> instruction: 0xf7f74682
    b8a8:	vmov.16	d7[1], lr
    b8ac:			; <UNDEFINED> instruction: 0xeeb84a90
    b8b0:	vmls.f64	d0, d7, d23
    b8b4:			; <UNDEFINED> instruction: 0xeeb80a90
    b8b8:			; <UNDEFINED> instruction: 0xee877b67
    b8bc:			; <UNDEFINED> instruction: 0xf7f70b00
    b8c0:	mrc	12, 5, lr, cr12, cr8, {3}
    b8c4:	vnmla.f64	d0, d16, d0
    b8c8:	addslt	r3, fp, #16, 20	; 0x10000
    b8cc:	blcs	1d150 <fu_device_get_progress@plt+0x19b4c>
    b8d0:	qaddcs	sp, sl, r5
    b8d4:			; <UNDEFINED> instruction: 0xf7ff4630
    b8d8:	blmi	1d4a5bc <fu_device_get_progress@plt+0x1d46fb8>
    b8dc:	eorlt	pc, r8, sp, asr #17
    b8e0:	bhi	447110 <fu_device_get_progress@plt+0x443b0c>
    b8e4:			; <UNDEFINED> instruction: 0x462c447b
    b8e8:	mcr	6, 0, r4, cr8, cr11, {5}
    b8ec:	blmi	1c1a334 <fu_device_get_progress@plt+0x1c16d30>
    b8f0:	mcr	4, 0, r4, cr9, cr11, {3}
    b8f4:	eors	r3, r0, r0, lsl sl
    b8f8:			; <UNDEFINED> instruction: 0xf7f74650
    b8fc:			; <UNDEFINED> instruction: 0x4649eb54
    b900:	andeq	lr, r9, #160, 22	; 0x28000
    b904:	adcsmi	r4, sl, #80, 12	; 0x5000000
    b908:	ldrtmi	fp, [sl], -r8, lsr #30
    b90c:	stc	7, cr15, [sl], #-988	; 0xfffffc24
    b910:	ldrtmi	r4, [r8], -r7, lsl #12
    b914:	bl	11c98f8 <fu_device_get_progress@plt+0x11c62f4>
    b918:	bcs	fe447180 <fu_device_get_progress@plt+0xfe443b7c>
    b91c:	orrcs	r4, r0, r3, asr #12
    b920:	cdp	0, 1, cr9, cr9, cr0, {0}
    b924:			; <UNDEFINED> instruction: 0xf7f70a10
    b928:	blls	106940 <fu_device_get_progress@plt+0x10333c>
    b92c:			; <UNDEFINED> instruction: 0x4621463a
    b930:			; <UNDEFINED> instruction: 0xf7ff4630
    b934:	stmdacs	r0, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    b938:	ldrbmi	sp, [r0], -r0, asr #32
    b93c:	bl	cc9920 <fu_device_get_progress@plt+0xcc631c>
    b940:	strmi	r4, [r2], -r9, asr #12
    b944:			; <UNDEFINED> instruction: 0xf7ff4630
    b948:	tstlt	r7, pc, ror ip	; <UNPREDICTABLE>
    b94c:			; <UNDEFINED> instruction: 0xf7f74638
    b950:	strcc	lr, [r1, #-3096]	; 0xfffff3e8
    b954:	strmi	fp, [r3, #684]!	; 0x2ac
    b958:	svcls	0x0006d323
    b95c:			; <UNDEFINED> instruction: 0xf885fa1f
    b960:	blx	1dcff6 <fu_device_get_progress@plt+0x1d99f2>
    b964:	stmiale	r7, {r3, r8, fp, ip, sp, lr, pc}^
    b968:	strmi	r2, [r8], -r0, lsl #2
    b96c:	ldc	7, cr15, [r6, #-988]	; 0xfffffc24
    b970:	strb	r4, [lr, r7, lsl #12]
    b974:	b	1bc9958 <fu_device_get_progress@plt+0x1bc6354>
    b978:	andcs	r4, sl, #79872	; 0x13800
    b97c:			; <UNDEFINED> instruction: 0x4601447b
    b980:			; <UNDEFINED> instruction: 0xf7f74650
    b984:	strt	lr, [lr], ip, lsl #28
    b988:	ldrdge	pc, [ip], -sp
    b98c:	b	18c9970 <fu_device_get_progress@plt+0x18c636c>
    b990:	andcs	r4, r7, #74752	; 0x12400
    b994:	ldrbtmi	r4, [fp], #-1596	; 0xfffff9c4
    b998:	ldrbmi	r4, [r0], -r1, lsl #12
    b99c:	ldcl	7, cr15, [lr, #988]!	; 0x3dc
    b9a0:	ldrtmi	lr, [r0], -r1, lsr #13
    b9a4:			; <UNDEFINED> instruction: 0xf8dd2164
    b9a8:			; <UNDEFINED> instruction: 0xf7ffb028
    b9ac:	tstcs	r1, r7, lsr #24	; <UNPREDICTABLE>
    b9b0:	mrc	6, 0, r4, cr10, cr0, {1}
    b9b4:			; <UNDEFINED> instruction: 0xf7ff8a10
    b9b8:	ldrbt	pc, [r1], r7, asr #21	; <UNPREDICTABLE>
    b9bc:	svccs	0x00004604
    b9c0:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {1}
    b9c4:			; <UNDEFINED> instruction: 0xf7f74638
    b9c8:	pkhtb	lr, ip, ip, asr #23
    b9cc:	str	r2, [sl], r1, lsl #8
    b9d0:	b	10499b4 <fu_device_get_progress@plt+0x10463b0>
    b9d4:	andcs	r4, r7, #58368	; 0xe400
    b9d8:			; <UNDEFINED> instruction: 0x4601447b
    b9dc:			; <UNDEFINED> instruction: 0xf7f74650
    b9e0:	pkhtb	lr, r0, lr, asr #27
    b9e4:	ldrtmi	sl, [r8], -sp, lsl #18
    b9e8:	ldrdge	pc, [ip], -sp
    b9ec:	ldc	7, cr15, [lr, #988]!	; 0x3dc
    b9f0:	strmi	sl, [r6], -lr, lsl #18
    b9f4:			; <UNDEFINED> instruction: 0xf7f74620
    b9f8:	ldmib	sp, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    b9fc:	addsmi	r1, r1, #-805306368	; 0xd0000000
    ba00:	teqlt	r1, #1073741834	; 0x4000000a
    ba04:	vmlane.f16	s7, s8, s2	; <UNPREDICTABLE>
    ba08:	cdpcc	8, 0, cr1, cr1, cr7, {2}
    ba0c:	andeq	pc, r1, r0, asr #3
    ba10:	adcmi	lr, r7, #1
    ba14:			; <UNDEFINED> instruction: 0xf816d01d
    ba18:	stmdbne	r3, {r0, r8, r9, sl, fp, ip}
    ba1c:	svccs	0x0001f814
    ba20:	smlalsle	r4, r6, r1, r2
    ba24:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    ba28:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba2c:			; <UNDEFINED> instruction: 0xf7f74606
    ba30:	blmi	946280 <fu_device_get_progress@plt+0x942c7c>
    ba34:	strls	r2, [r0], -r5, lsl #4
    ba38:	strcs	r4, [r0], #-1147	; 0xfffffb85
    ba3c:	ldrbmi	r4, [r0], -r1, lsl #12
    ba40:	stmib	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba44:			; <UNDEFINED> instruction: 0xf7f74630
    ba48:			; <UNDEFINED> instruction: 0x4628e9b8
    ba4c:	stcl	7, cr15, [sl], {247}	; 0xf7
    ba50:	strcs	lr, [r0], -r9, asr #12
    ba54:	ldmdami	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ba58:			; <UNDEFINED> instruction: 0xf7f74478
    ba5c:	strmi	lr, [r6], -r4, ror #18
    ba60:			; <UNDEFINED> instruction: 0xf7f7e7e5
    ba64:	svclt	0x0000e9e0
    ba68:	andeq	r0, r0, r0, ror #6
    ba6c:	ldrdeq	r5, [r1], -r8
    ba70:	andeq	r5, r1, r6, lsr #12
    ba74:			; <UNDEFINED> instruction: 0x00004ab8
    ba78:	andeq	r3, r0, sl, lsl #10
    ba7c:	muleq	r0, lr, r4
    ba80:	andeq	r4, r0, r2, lsr #21
    ba84:	andeq	r4, r0, r4, lsl #6
    ba88:	andeq	r2, r0, r8, lsl #9
    ba8c:	andeq	r5, r1, r6, lsr #11
    ba90:	andeq	r4, r0, r0, ror sl
    ba94:	andeq	r4, r0, lr, asr #3
    ba98:	andeq	r2, r0, r6, asr r4
    ba9c:	andeq	r4, r0, r4, lsr #18
    baa0:	strdeq	r2, [r0], -r8
    baa4:	andeq	r4, r0, r2, lsr #18
    baa8:			; <UNDEFINED> instruction: 0x000158b4
    baac:	strdeq	r4, [r0], -ip
    bab0:	andeq	r2, r0, r8, ror r2
    bab4:	andeq	r4, r0, ip, asr #13
    bab8:	andeq	r4, r0, r2, lsr r7
    babc:	muleq	r0, r0, r6
    bac0:	strdeq	r4, [r0], -r6
    bac4:	andeq	r4, r0, ip, lsl #14
    bac8:	andeq	r4, r0, r8, lsr #13
    bacc:			; <UNDEFINED> instruction: 0x4604b538
    bad0:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    bad4:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    bad8:	blx	ff7c9ada <fu_device_get_progress@plt+0xff7c64d6>
    badc:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    bae0:	tstlt	r3, r1, lsl #12
    bae4:	addsmi	r6, r8, #1769472	; 0x1b0000
    bae8:	strtmi	sp, [r0], -r3
    baec:	stc	7, cr15, [r6], {247}	; 0xf7
    baf0:	bvc	a37f18 <fu_device_get_progress@plt+0xa34914>
    baf4:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    baf8:	stmdami	r7, {r1, r2, r9, fp, lr}
    bafc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    bb00:	ldrbtmi	r3, [r8], #-484	; 0xfffffe1c
    bb04:	b	1ac9ae8 <fu_device_get_progress@plt+0x1ac64e4>
    bb08:	ldclt	0, cr2, [r8, #-1020]!	; 0xfffffc04
    bb0c:	andeq	r5, r1, r6, ror #10
    bb10:	andeq	r4, r0, r0, lsl #13
    bb14:	andeq	r3, r0, r2, ror #29
    bb18:	andeq	r2, r0, r6, rrx
    bb1c:	ldrblt	r4, [r0, #-2843]!	; 0xfffff4e5
    bb20:			; <UNDEFINED> instruction: 0x4604447b
    bb24:	ldmdavs	lr, {r0, r2, r3, r9, sl, lr}
    bb28:	blx	fedc9b2a <fu_device_get_progress@plt+0xfedc6526>
    bb2c:	stmdavs	r3!, {r2, r3, r4, r7, r8, ip, sp, pc}
    bb30:	tstlt	r3, r1, lsl #12
    bb34:	addsmi	r6, r8, #1769472	; 0x1b0000
    bb38:	strtmi	sp, [r0], -r3
    bb3c:	mrrc	7, 15, pc, lr, cr7	; <UNPREDICTABLE>
    bb40:	strtmi	fp, [r9], -r8, asr #2
    bb44:			; <UNDEFINED> instruction: 0xf7ff4620
    bb48:			; <UNDEFINED> instruction: 0xb188f899
    bb4c:	stmiavs	r4!, {r2, r4, r5, sl, lr}^
    bb50:	strtmi	fp, [r0], -ip, lsl #3
    bb54:	stmdbmi	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    bb58:	bmi	394b60 <fu_device_get_progress@plt+0x39155c>
    bb5c:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    bb60:			; <UNDEFINED> instruction: 0xf501447a
    bb64:	ldrbtmi	r7, [r8], #-384	; 0xfffffe80
    bb68:	b	e49b4c <fu_device_get_progress@plt+0xe46548>
    bb6c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    bb70:	strtmi	r4, [r0], -r4, lsl #12
    bb74:			; <UNDEFINED> instruction: 0xf7f7bd70
    bb78:	blmi	246138 <fu_device_get_progress@plt+0x242b34>
    bb7c:	ldrbtmi	r2, [fp], #-520	; 0xfffffdf8
    bb80:	strtmi	r4, [r8], -r1, lsl #12
    bb84:	stc	7, cr15, [sl, #-988]	; 0xfffffc24
    bb88:	svclt	0x0000e7e3
    bb8c:	andeq	r5, r1, r8, lsl r5
    bb90:	andeq	r4, r0, lr, lsl r6
    bb94:	andeq	r3, r0, r0, lsl #29
    bb98:	andeq	r2, r0, r2
    bb9c:	ldrdeq	r4, [r0], -sl
    bba0:	ldrblt	r4, [r0, #-2843]!	; 0xfffff4e5
    bba4:			; <UNDEFINED> instruction: 0x4604447b
    bba8:	ldmdavs	lr, {r0, r2, r3, r9, sl, lr}
    bbac:	blx	1d49bae <fu_device_get_progress@plt+0x1d465aa>
    bbb0:	stmdavs	r3!, {r2, r3, r4, r7, r8, ip, sp, pc}
    bbb4:	tstlt	r3, r1, lsl #12
    bbb8:	addsmi	r6, r8, #1769472	; 0x1b0000
    bbbc:	strtmi	sp, [r0], -r3
    bbc0:	ldc	7, cr15, [ip], {247}	; 0xf7
    bbc4:	strtmi	fp, [r9], -r8, asr #2
    bbc8:			; <UNDEFINED> instruction: 0xf7ff4620
    bbcc:	orrlt	pc, r8, r7, asr r8	; <UNPREDICTABLE>
    bbd0:	stmdbvs	r4!, {r2, r4, r5, sl, lr}
    bbd4:	strtmi	fp, [r0], -ip, lsl #3
    bbd8:	stmdbmi	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    bbdc:	bmi	394be4 <fu_device_get_progress@plt+0x3915e0>
    bbe0:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    bbe4:			; <UNDEFINED> instruction: 0xf501447a
    bbe8:	ldrbtmi	r7, [r8], #-396	; 0xfffffe74
    bbec:	ldmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bbf0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    bbf4:	strtmi	r4, [r0], -r4, lsl #12
    bbf8:			; <UNDEFINED> instruction: 0xf7f7bd70
    bbfc:	blmi	2460b4 <fu_device_get_progress@plt+0x242ab0>
    bc00:	ldrbtmi	r2, [fp], #-520	; 0xfffffdf8
    bc04:	strtmi	r4, [r8], -r1, lsl #12
    bc08:	stcl	7, cr15, [r8], {247}	; 0xf7
    bc0c:	svclt	0x0000e7e3
    bc10:	muleq	r1, r4, r4
    bc14:	muleq	r0, sl, r5
    bc18:	strdeq	r3, [r0], -ip
    bc1c:	andeq	r1, r0, lr, ror pc
    bc20:	andeq	r4, r0, r2, ror #10
    bc24:	svclt	0x00004770
    bc28:	addlt	fp, r4, r0, lsl r5
    bc2c:	blx	d49c2e <fu_device_get_progress@plt+0xd4662a>
    bc30:	stmdami	sl, {r2, r9, sl, lr}
    bc34:			; <UNDEFINED> instruction: 0xf7f74478
    bc38:	blmi	285e60 <fu_device_get_progress@plt+0x28285c>
    bc3c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    bc40:	andcc	lr, r1, #3358720	; 0x334000
    bc44:	adccs	r4, r4, #7168	; 0x1c00
    bc48:			; <UNDEFINED> instruction: 0x4601447b
    bc4c:	ldrcs	r4, [r0], #-1568	; 0xfffff9e0
    bc50:			; <UNDEFINED> instruction: 0xf7f79400
    bc54:	andlt	lr, r4, r0, ror #21
    bc58:	svclt	0x0000bd10
    bc5c:	andeq	r4, r0, r4, lsl #13
    bc60:			; <UNDEFINED> instruction: 0xffffffe3
    bc64:	andeq	r0, r0, r5, asr #1
    bc68:	blmi	69e4d4 <fu_device_get_progress@plt+0x69aed0>
    bc6c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    bc70:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    bc74:	strmi	r4, [sp], -r6, lsl #12
    bc78:	tstcs	r1, r2, lsl #16
    bc7c:	movwls	r6, #14363	; 0x381b
    bc80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bc84:			; <UNDEFINED> instruction: 0xf88d2341
    bc88:			; <UNDEFINED> instruction: 0xf7f73008
    bc8c:			; <UNDEFINED> instruction: 0x462be9f8
    bc90:	strmi	r2, [r2], -r0, lsl #2
    bc94:			; <UNDEFINED> instruction: 0xf7ff4630
    bc98:			; <UNDEFINED> instruction: 0xb180f999
    bc9c:	ldrtmi	r4, [r0], -r9, lsr #12
    bca0:	mcr2	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    bca4:	andls	r4, r1, r4, lsl #12
    bca8:	blmi	29e4dc <fu_device_get_progress@plt+0x29aed8>
    bcac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bcb0:	blls	e5d20 <fu_device_get_progress@plt+0xe271c>
    bcb4:	qaddle	r4, sl, r9
    bcb8:	andlt	r4, r4, r0, lsr #12
    bcbc:	stmdbmi	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    bcc0:	strtmi	r4, [r8], -r4, lsl #12
    bcc4:			; <UNDEFINED> instruction: 0xf7f74479
    bcc8:	ubfx	lr, r6, #20, #14
    bccc:	stmia	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bcd0:	andeq	r5, r1, r4, lsr #32
    bcd4:	andeq	r0, r0, r0, ror #6
    bcd8:	andeq	r4, r1, r4, ror #31
    bcdc:	andeq	r4, r0, r4, lsl #12
    bce0:			; <UNDEFINED> instruction: 0x460bb530
    bce4:	smlabbcs	r0, r3, r0, fp
    bce8:	strmi	r4, [r8], -r5, lsl #12
    bcec:			; <UNDEFINED> instruction: 0xf7f79301
    bcf0:	blls	86a50 <fu_device_get_progress@plt+0x8344c>
    bcf4:	strmi	r2, [r4], -r2, lsl #2
    bcf8:	strtmi	r4, [r2], -r8, lsr #12
    bcfc:			; <UNDEFINED> instruction: 0xf966f7ff
    bd00:	tstlt	r4, r5, lsl #12
    bd04:			; <UNDEFINED> instruction: 0xf7f74620
    bd08:			; <UNDEFINED> instruction: 0x4628ea3c
    bd0c:	ldclt	0, cr11, [r0, #-12]!
    bd10:			; <UNDEFINED> instruction: 0x4604b510
    bd14:	bl	ff849cf8 <fu_device_get_progress@plt+0xff8466f4>
    bd18:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    bd1c:	stmiblt	r3!, {r0, r1, r3, fp, sp, lr}
    bd20:	blx	feec9d20 <fu_device_get_progress@plt+0xfeec671c>
    bd24:	strtmi	r4, [r0], -r1, lsl #12
    bd28:	bl	cc9d0c <fu_device_get_progress@plt+0xcc6708>
    bd2c:	stmdbmi	fp, {r1, r3, sl, fp, lr}
    bd30:	ldrbtmi	r4, [ip], #-2571	; 0xfffff5f5
    bd34:	ldrbtmi	r4, [r9], #-2827	; 0xfffff4f5
    bd38:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    bd3c:	addsmi	pc, r0, r0, asr #17
    bd40:	eorne	lr, r6, #192, 18	; 0x300000
    bd44:	adccc	pc, r0, r0, asr #17
    bd48:			; <UNDEFINED> instruction: 0x4620bd10
    bd4c:	bl	17c9d30 <fu_device_get_progress@plt+0x17c672c>
    bd50:	svclt	0x0000e7e6
    bd54:	andeq	r5, r1, r2, lsr r3
    bd58:			; <UNDEFINED> instruction: 0xffffffab
    bd5c:			; <UNDEFINED> instruction: 0xffffff2f
    bd60:	strdeq	r0, [r0], -r9
    bd64:	andeq	r0, r0, r3, asr #1
    bd68:			; <UNDEFINED> instruction: 0x4615b5f0
    bd6c:	addlt	r4, r7, lr, lsl sl
    bd70:			; <UNDEFINED> instruction: 0x460f4b1e
    bd74:			; <UNDEFINED> instruction: 0x4606447a
    bd78:	stmdage	r3, {r0, r2, r8, sp}
    bd7c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    bd80:			; <UNDEFINED> instruction: 0xf04f9305
    bd84:			; <UNDEFINED> instruction: 0x23210300
    bd88:	andvc	pc, sp, sp, asr #17
    bd8c:	andcc	pc, ip, sp, lsl #17
    bd90:	ldmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd94:	tstcs	r0, fp, lsr #12
    bd98:	ldrtmi	r4, [r0], -r2, lsl #12
    bd9c:			; <UNDEFINED> instruction: 0xf916f7ff
    bda0:	bmi	4f8488 <fu_device_get_progress@plt+0x4f4e84>
    bda4:	ldmdami	r3, {r7, r8, sp}
    bda8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    bdac:	stmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bdb0:	ldrtmi	r4, [r0], -r9, lsr #12
    bdb4:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    bdb8:	andls	r4, r1, r4, lsl #12
    bdbc:	blmi	2de5fc <fu_device_get_progress@plt+0x2daff8>
    bdc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bdc4:	blls	165e34 <fu_device_get_progress@plt+0x162830>
    bdc8:	qaddle	r4, sl, sl
    bdcc:	andlt	r4, r7, r0, lsr #12
    bdd0:	stmdbmi	sl, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    bdd4:	ldrtmi	r4, [sl], -r4, lsl #12
    bdd8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bddc:	stmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bde0:			; <UNDEFINED> instruction: 0xf7f7e7ec
    bde4:	svclt	0x0000e820
    bde8:	andeq	r4, r1, ip, lsl pc
    bdec:	andeq	r0, r0, r0, ror #6
    bdf0:	andeq	r4, r0, r0, asr r5
    bdf4:			; <UNDEFINED> instruction: 0x00001dbe
    bdf8:	ldrdeq	r4, [r1], -r0
    bdfc:	andeq	r4, r0, r2, lsl #10
    be00:	svcmi	0x00f0e92d
    be04:	stc	6, cr4, [sp, #-124]!	; 0xffffff84
    be08:	strmi	r8, [sl], r6, lsl #22
    be0c:			; <UNDEFINED> instruction: 0x46044af2
    be10:	ldrbtmi	r4, [sl], #-3058	; 0xfffff40e
    be14:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    be18:	movwls	r6, #47131	; 0xb81b
    be1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    be20:			; <UNDEFINED> instruction: 0xf9e4f7ff
    be24:	blx	5c9e14 <fu_device_get_progress@plt+0x5c6810>
    be28:	ldrbmi	r4, [r0], -r3, lsl #12
    be2c:	movwls	r4, #13853	; 0x361d
    be30:	stc2l	7, cr15, [r2, #-1008]	; 0xfffffc10
    be34:	beq	447660 <fu_device_get_progress@plt+0x44405c>
    be38:	ldm	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be3c:	bpl	fe447660 <fu_device_get_progress@plt+0xfe44405c>
    be40:	cdp	13, 11, cr4, cr8, cr7, {7}
    be44:	ldrbtmi	r0, [sp], #-2919	; 0xfffff499
    be48:	beq	fe44766c <fu_device_get_progress@plt+0xfe444068>
    be4c:	blvc	1a07934 <fu_device_get_progress@plt+0x1a04330>
    be50:	bleq	47874 <fu_device_get_progress@plt+0x44270>
    be54:	stmib	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be58:	blvc	ff047a50 <fu_device_get_progress@plt+0xff04444c>
    be5c:	bcc	fe4476c0 <fu_device_get_progress@plt+0xfe4440bc>
    be60:	bvc	c759c <fu_device_get_progress@plt+0xc3f98>
    be64:			; <UNDEFINED> instruction: 0xf0002b00
    be68:			; <UNDEFINED> instruction: 0xf7f780d0
    be6c:	blmi	ff7867ac <fu_device_get_progress@plt+0xff7831a8>
    be70:			; <UNDEFINED> instruction: 0xf04f4add
    be74:	ldmibmi	sp, {fp}^
    be78:	bvc	fe4476a0 <fu_device_get_progress@plt+0xfe44409c>
    be7c:	ldrbtmi	r4, [r9], #-1729	; 0xfffff93f
    be80:	stmiapl	r9!, {r0, r2, r8, ip, pc}
    be84:	stmiapl	r8!, {r0, r1, r7, r9, sl, lr}^
    be88:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
    be8c:			; <UNDEFINED> instruction: 0xf7f79306
    be90:			; <UNDEFINED> instruction: 0xf8cde9b0
    be94:	svcls	0x0003b010
    be98:	ldrdlt	pc, [r8], -sp
    be9c:	beq	4476c4 <fu_device_get_progress@plt+0x4440c0>
    bea0:			; <UNDEFINED> instruction: 0xf109e004
    bea4:	ldrtmi	r0, [r8], #2305	; 0x901
    bea8:	suble	r4, r3, fp, asr #11
    beac:			; <UNDEFINED> instruction: 0xf7fc4650
    beb0:	bl	4b35c <fu_device_get_progress@plt+0x47d58>
    beb4:	strtmi	r0, [r0], -r8, lsl #12
    beb8:			; <UNDEFINED> instruction: 0xf7fe4631
    bebc:	strmi	pc, [r5], -fp, ror #21
    bec0:			; <UNDEFINED> instruction: 0xf0002800
    bec4:	strhcs	r8, [r2, -fp]
    bec8:	stc2	0, cr15, [lr], #-4
    becc:			; <UNDEFINED> instruction: 0xf0002800
    bed0:	smlabtcs	r4, r9, r0, r8
    bed4:			; <UNDEFINED> instruction: 0xf0014628
    bed8:	stmdacs	r0, {r0, r1, r2, r5, sl, fp, ip, sp, lr, pc}
    bedc:	cdp	0, 1, cr13, cr8, cr1, {7}
    bee0:			; <UNDEFINED> instruction: 0x46290a10
    bee4:	b	fe149ec8 <fu_device_get_progress@plt+0xfe1468c4>
    bee8:	bicsle	r2, sl, r0, lsl #16
    beec:	strtmi	r2, [r9], -r1, lsl #4
    bef0:	beq	447758 <fu_device_get_progress@plt+0x444154>
    bef4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    bef8:	b	1749edc <fu_device_get_progress@plt+0x17468d8>
    befc:	stmdals	r4, {r0, r3, r5, r9, sl, lr}
    bf00:			; <UNDEFINED> instruction: 0xf7f744b8
    bf04:			; <UNDEFINED> instruction: 0x4628e858
    bf08:	blx	747f16 <fu_device_get_progress@plt+0x744912>
    bf0c:	strtmi	r4, [r8], -r3, lsl #12
    bf10:			; <UNDEFINED> instruction: 0xf0019307
    bf14:			; <UNDEFINED> instruction: 0x4602fb17
    bf18:	ldrmi	r4, [r5], -r8, lsr #12
    bf1c:	blx	e47f2a <fu_device_get_progress@plt+0xe44926>
    bf20:	orrcs	r9, r0, r7, lsl #22
    bf24:	strtmi	r9, [r8], #-2565	; 0xfffff5fb
    bf28:	stmdals	r6, {ip, pc}
    bf2c:	stmdb	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf30:			; <UNDEFINED> instruction: 0xd1bb45cb
    bf34:			; <UNDEFINED> instruction: 0xb010f8dd
    bf38:	strtmi	r2, [r0], -sl, lsl #2
    bf3c:	bvc	fe4477a4 <fu_device_get_progress@plt+0xfe4441a0>
    bf40:			; <UNDEFINED> instruction: 0xf802f7ff
    bf44:	ldrdcc	pc, [r4], -fp
    bf48:			; <UNDEFINED> instruction: 0xf0002b00
    bf4c:	bmi	fea6c1c0 <fu_device_get_progress@plt+0xfea68bbc>
    bf50:	vfmami.f64	d10, d9, d9
    bf54:	bge	fe447780 <fu_device_get_progress@plt+0xfe44417c>
    bf58:	adcls	pc, r0, #14614528	; 0xdf0000
    bf5c:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
    bf60:	ldrbtmi	r2, [r9], #1280	; 0x500
    bf64:	bcs	fe44778c <fu_device_get_progress@plt+0xfe444188>
    bf68:	muls	r7, sl, r6
    bf6c:	strbmi	r2, [r8], -r0, lsl #3
    bf70:	bcs	fe4477d8 <fu_device_get_progress@plt+0xfe4441d4>
    bf74:	ldm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf78:			; <UNDEFINED> instruction: 0x46204639
    bf7c:	ldc2l	7, cr15, [ip, #-1016]	; 0xfffffc08
    bf80:			; <UNDEFINED> instruction: 0xf0002800
    bf84:	strcc	r8, [r1, #-269]	; 0xfffffef3
    bf88:	ldrdcs	pc, [r4], -fp
    bf8c:	strtmi	r4, [r9], -r0, lsr #12
    bf90:			; <UNDEFINED> instruction: 0xf95af7ff
    bf94:	ldrdcc	pc, [r4], -fp
    bf98:	rsbsle	r4, r1, #-805306359	; 0xd0000009
    bf9c:	ldrdcc	pc, [r0], -fp
    bfa0:	eorhi	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    bfa4:			; <UNDEFINED> instruction: 0xf0014640
    bfa8:	ldrtmi	pc, [r2], -sp, asr #21	; <UNPREDICTABLE>
    bfac:	strmi	r2, [r3], -r0, lsl #3
    bfb0:			; <UNDEFINED> instruction: 0xf7f74648
    bfb4:			; <UNDEFINED> instruction: 0x4640e8be
    bfb8:	blx	ff147fc4 <fu_device_get_progress@plt+0xff1449c0>
    bfbc:	movtcs	r2, #4357	; 0x1105
    bfc0:	eorcc	pc, r4, sp, lsl #17
    bfc4:	ldrbmi	r4, [r0], -r0, lsl #13
    bfc8:	eorhi	pc, r5, sp, asr #17
    bfcc:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bfd0:	tstcs	r0, fp, lsr r6
    bfd4:	strtmi	r4, [r0], -r2, lsl #12
    bfd8:			; <UNDEFINED> instruction: 0xfff8f7fe
    bfdc:	bicle	r2, r5, r0, lsl #16
    bfe0:	strmi	r4, [r6], -r7, lsl #19
    bfe4:	ldrtmi	r4, [r8], -r2, asr #12
    bfe8:			; <UNDEFINED> instruction: 0xf7f74479
    bfec:	cdp	8, 1, cr14, cr8, cr4, {6}
    bff0:	teqlt	r3, r0, lsl sl
    bff4:	beq	44785c <fu_device_get_progress@plt+0x444258>
    bff8:	b	1749fdc <fu_device_get_progress@plt+0x17469d8>
    bffc:	svceq	0x0000f1bb
    c000:	ldrbmi	sp, [r8], -sp
    c004:	ldmib	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c008:			; <UNDEFINED> instruction: 0xf7f6e009
    c00c:	blmi	1f87ca4 <fu_device_get_progress@plt+0x1f846a0>
    c010:	cdpls	2, 0, cr2, cr2, cr7, {0}
    c014:			; <UNDEFINED> instruction: 0x4601447b
    c018:			; <UNDEFINED> instruction: 0xf7f74638
    c01c:	bmi	1ec6b24 <fu_device_get_progress@plt+0x1ec3520>
    c020:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
    c024:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c028:	subsmi	r9, sl, fp, lsl #22
    c02c:	sbchi	pc, pc, r0, asr #32
    c030:	andlt	r4, sp, r0, lsr r6
    c034:	blhi	1c7330 <fu_device_get_progress@plt+0x1c3d2c>
    c038:	svchi	0x00f0e8bd
    c03c:			; <UNDEFINED> instruction: 0xb010f8dd
    c040:	svc	0x0008f7f6
    c044:	andcs	r4, sl, #115712	; 0x1c400
    c048:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    c04c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    c050:			; <UNDEFINED> instruction: 0xf7f60a90
    c054:	cdp	14, 1, cr14, cr8, cr2, {7}
    c058:	blcs	1a8a0 <fu_device_get_progress@plt+0x1729c>
    c05c:	adcshi	pc, r9, r0
    c060:	strb	r2, [r7, r0, lsl #12]
    c064:			; <UNDEFINED> instruction: 0xb010f8dd
    c068:	mrc	7, 7, APSR_nzcv, cr4, cr6, {7}
    c06c:	andcs	r4, sl, #104, 22	; 0x1a000
    c070:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    c074:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    c078:			; <UNDEFINED> instruction: 0xf7f60a90
    c07c:	strb	lr, [sl, lr, asr #29]!
    c080:	bge	fe4478ec <fu_device_get_progress@plt+0xfe4442e8>
    c084:	strtmi	r2, [r0], -r4, ror #2
    c088:			; <UNDEFINED> instruction: 0xf8b8f7ff
    c08c:	strtmi	r2, [r0], -r1, lsl #2
    c090:			; <UNDEFINED> instruction: 0xf7fe2500
    c094:	tstcs	r5, r9, asr pc	; <UNPREDICTABLE>
    c098:	strtmi	r4, [r8], r0, lsr #12
    c09c:			; <UNDEFINED> instruction: 0xff54f7fe
    c0a0:	mvnscc	pc, #79	; 0x4f
    c0a4:	blmi	16f0cbc <fu_device_get_progress@plt+0x16ed6b8>
    c0a8:	andslt	pc, r4, sp, asr #17
    c0ac:	mrc	4, 0, r4, cr9, cr11, {3}
    c0b0:	vmov	s18, fp
    c0b4:	blmi	161aafc <fu_device_get_progress@plt+0x16174f8>
    c0b8:	mcr	4, 0, r4, cr10, cr11, {3}
    c0bc:	blmi	15da904 <fu_device_get_progress@plt+0x15d7300>
    c0c0:	mcr	4, 0, r4, cr8, cr11, {3}
    c0c4:			; <UNDEFINED> instruction: 0xe0503a90
    c0c8:	blx	fecc80d4 <fu_device_get_progress@plt+0xfecc4ad0>
    c0cc:	addsmi	r9, r8, #4, 22	; 0x1000
    c0d0:	mrc	0, 0, sp, cr9, cr2, {0}
    c0d4:			; <UNDEFINED> instruction: 0x21802a90
    c0d8:	beq	447948 <fu_device_get_progress@plt+0x444344>
    c0dc:			; <UNDEFINED> instruction: 0xf7f7464b
    c0e0:	ldrtmi	lr, [sl], -r8, lsr #16
    c0e4:	strtmi	r4, [r0], -r9, asr #12
    c0e8:	mrc2	7, 1, pc, cr14, cr15, {7}
    c0ec:	subsle	r2, r5, r0, lsl #16
    c0f0:			; <UNDEFINED> instruction: 0xf0014630
    c0f4:	mulls	r4, sp, sl
    c0f8:			; <UNDEFINED> instruction: 0xf7f64658
    c0fc:	blls	107e54 <fu_device_get_progress@plt+0x104850>
    c100:	blne	109d9ac <fu_device_get_progress@plt+0x109a3a8>
    c104:	addsmi	r4, sl, #88, 12	; 0x5800000
    c108:	ldrmi	fp, [sl], -r8, lsr #30
    c10c:	stmda	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c110:			; <UNDEFINED> instruction: 0xf7f64606
    c114:	cdp	15, 1, cr14, cr8, cr8, {2}
    c118:			; <UNDEFINED> instruction: 0x464b2a90
    c11c:	andls	r2, r0, r0, lsl #3
    c120:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    c124:	stmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c128:	tsteq	r2, r8, lsl #2	; <UNPREDICTABLE>
    c12c:			; <UNDEFINED> instruction: 0x463b4632
    c130:	strtmi	fp, [r0], -r9, asr #5
    c134:			; <UNDEFINED> instruction: 0xff4af7fe
    c138:	ldrtmi	fp, [r9], -r0, lsr #7
    c13c:			; <UNDEFINED> instruction: 0xf7fe4620
    c140:	cmnlt	r8, #31488	; 0x7b00	; <UNPREDICTABLE>
    c144:			; <UNDEFINED> instruction: 0xf7f64658
    c148:	strtmi	lr, [r9], -lr, lsr #30
    c14c:	strtmi	r4, [r0], -r2, lsl #12
    c150:			; <UNDEFINED> instruction: 0xf87af7ff
    c154:			; <UNDEFINED> instruction: 0x4630b116
    c158:	ldmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c15c:			; <UNDEFINED> instruction: 0xf1089b03
    c160:	ldrmi	r0, [sp], #-2049	; 0xfffff7ff
    c164:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
    c168:	ldrbmi	sp, [r0], -r5, lsr #32
    c16c:	blx	ff2ca166 <fu_device_get_progress@plt+0xff2c6b62>
    c170:	stmdbeq	r5, {r8, r9, fp, sp, lr, pc}
    c174:	strbmi	r4, [r9], -r0, lsr #12
    c178:			; <UNDEFINED> instruction: 0xf98cf7fe
    c17c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c180:	stmdami	r8!, {r1, r5, r7, r8, ip, lr, pc}
    c184:	subne	pc, fp, #64, 4
    c188:	ldrbtmi	r4, [r8], #-2855	; 0xfffff4d9
    c18c:	andls	r4, r0, r7, lsr #18
    c190:	stmdami	r7!, {r0, r1, r3, r4, r5, r6, sl, lr}
    c194:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c198:	ldc	7, cr15, [r8, #984]!	; 0x3d8
    c19c:			; <UNDEFINED> instruction: 0xb014f8dd
    c1a0:	str	r2, [r4, -r0, lsl #12]!
    c1a4:			; <UNDEFINED> instruction: 0xb014f8dd
    c1a8:	rscsle	r2, r9, r0, lsl #28
    c1ac:			; <UNDEFINED> instruction: 0x26004630
    c1b0:	svc	0x00e6f7f6
    c1b4:			; <UNDEFINED> instruction: 0x4620e71b
    c1b8:			; <UNDEFINED> instruction: 0xf8dd2164
    c1bc:			; <UNDEFINED> instruction: 0xf7ffb014
    c1c0:	tstcs	r1, sp, lsl r8	; <UNPREDICTABLE>
    c1c4:	strmi	r4, [lr], -r0, lsr #12
    c1c8:	mrc2	7, 5, pc, cr14, cr14, {7}
    c1cc:			; <UNDEFINED> instruction: 0xf7f6e70f
    c1d0:	cdp	14, 1, cr14, cr8, cr10, {1}
    c1d4:			; <UNDEFINED> instruction: 0xe7116a10
    c1d8:	andeq	r4, r1, lr, ror lr
    c1dc:	andeq	r0, r0, r0, ror #6
    c1e0:	andeq	r4, r1, sl, asr #28
    c1e4:	andeq	r0, r0, r8, asr #6
    c1e8:	andeq	r0, r0, r8, asr r3
    c1ec:	ldrdeq	r4, [r0], -sl
    c1f0:	ldrdeq	r1, [r0], -lr
    c1f4:	muleq	r0, ip, r3
    c1f8:	andeq	r4, r0, r2, lsr #8
    c1fc:	andeq	r1, r0, r6, lsl #24
    c200:			; <UNDEFINED> instruction: 0x000043b4
    c204:	strheq	r4, [r0], -r4	; <UNPREDICTABLE>
    c208:	andeq	r4, r1, lr, ror #24
    c20c:	andeq	r4, r0, sl, asr #5
    c210:			; <UNDEFINED> instruction: 0x000042be
    c214:	andeq	r4, r0, ip, lsr r3
    c218:			; <UNDEFINED> instruction: 0x00001ab0
    c21c:	andeq	r4, r0, r4, asr #6
    c220:	andeq	r1, r0, r6, asr #20
    c224:	andeq	r4, r0, lr, asr #4
    c228:	andeq	r4, r0, r0, lsr #6
    c22c:	andeq	r4, r0, r4, lsr #4
    c230:	ldrdeq	r1, [r0], -r2
    c234:	svcmi	0x00f0e92d
    c238:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    c23c:	ldrmi	r8, [r4], -r6, lsl #22
    c240:	pkhbtmi	r4, r1, fp, lsl #13
    c244:	bne	fe447a70 <fu_device_get_progress@plt+0xfe44446c>
    c248:	andls	fp, r5, #135	; 0x87
    c24c:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    c250:			; <UNDEFINED> instruction: 0xffccf7fe
    c254:	stccs	6, cr4, [r0], {34}	; 0x22
    c258:	ldrbmi	fp, [sl], -r8, lsl #30
    c25c:	cdp	12, 0, cr4, cr10, cr10, {4}
    c260:	ldrbtmi	r2, [ip], #-2576	; 0xfffff5f0
    c264:			; <UNDEFINED> instruction: 0xf7f99004
    c268:	qsub8mi	pc, r9, r5	; <UNPREDICTABLE>
    c26c:	strbmi	r4, [r8], -r3, lsl #12
    c270:			; <UNDEFINED> instruction: 0xf7fe9303
    c274:	strmi	pc, [r5], -pc, lsl #18
    c278:			; <UNDEFINED> instruction: 0xf0002800
    c27c:			; <UNDEFINED> instruction: 0xf00180f8
    c280:	vdivmi.f32	s30, s4, s15
    c284:	orrcs	r4, r0, r2, lsl #21
    c288:	cfstrd	mvd4, [sp, #504]	; 0x1f8
    c28c:	ldrbtmi	r9, [sl], #-2560	; 0xfffff600
    c290:	ldrtmi	r4, [r0], -r3, lsl #12
    c294:	svc	0x004cf7f6
    c298:	tstcs	r1, r8, lsr #12
    c29c:	blx	11482a8 <fu_device_get_progress@plt+0x1144ca4>
    c2a0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c2a4:	sbcshi	pc, r2, r0
    c2a8:	strbmi	r2, [r8], -r9, lsl #2
    c2ac:	mcr2	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    c2b0:			; <UNDEFINED> instruction: 0x46304a78
    c2b4:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    c2b8:	bcc	fe447b24 <fu_device_get_progress@plt+0xfe444520>
    c2bc:	svc	0x0038f7f6
    c2c0:	bne	fe447b2c <fu_device_get_progress@plt+0xfe444528>
    c2c4:			; <UNDEFINED> instruction: 0x46484652
    c2c8:	stc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    c2cc:			; <UNDEFINED> instruction: 0xf0002800
    c2d0:	stmdals	r4, {r2, r3, r7, pc}
    c2d4:			; <UNDEFINED> instruction: 0xf7fb4651
    c2d8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    c2dc:	addhi	pc, r5, r0
    c2e0:	strcs	r4, [r0, #-2669]	; 0xfffff593
    c2e4:	strtmi	r4, [pc], -sp, ror #22
    c2e8:	mrc	4, 0, r4, cr9, cr10, {3}
    c2ec:	vmov	s17, r8
    c2f0:	bmi	1ad6d38 <fu_device_get_progress@plt+0x1ad3734>
    c2f4:	ldrbtmi	r5, [sl], #-2272	; 0xfffff720
    c2f8:	bcs	447b24 <fu_device_get_progress@plt+0x444520>
    c2fc:	svc	0x0012f7f6
    c300:	beq	447b28 <fu_device_get_progress@plt+0x444524>
    c304:	blls	104338 <fu_device_get_progress@plt+0x100d34>
    c308:			; <UNDEFINED> instruction: 0xf64f42a3
    c30c:	ldmdale	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}
    c310:	svceq	0x0000f1bb
    c314:	ldrmi	fp, [fp, #3864]!	; 0xf18
    c318:	addsmi	sp, sp, #-1275068416	; 0xb4000000
    c31c:	stcne	0, cr13, [r9], #172	; 0xac
    c320:	andcs	r4, r0, #87031808	; 0x5300000
    c324:	addlt	r4, r9, #72, 12	; 0x4800000
    c328:	stc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    c32c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c330:			; <UNDEFINED> instruction: 0xf7f6d07f
    c334:			; <UNDEFINED> instruction: 0x462bee38
    c338:	muf<illegal precision>	f2, f0, f0
    c33c:	strcc	r2, [r1, #-2704]	; 0xfffff570
    c340:	stmib	sp, {r2, r9, sl, lr}^
    c344:	cdp	0, 1, cr8, cr9, cr0, {0}
    c348:	strtmi	r0, [r7], #-2576	; 0xfffff5f0
    c34c:	mrc	7, 7, APSR_nzcv, cr0, cr6, {7}
    c350:	beq	447bb8 <fu_device_get_progress@plt+0x4445b4>
    c354:	strtmi	r4, [r0], #1585	; 0x631
    c358:	mcr	7, 1, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    c35c:	sbcsle	r2, r2, r0, lsl #24
    c360:	bcs	447bd0 <fu_device_get_progress@plt+0x4445cc>
    c364:			; <UNDEFINED> instruction: 0x46484639
    c368:			; <UNDEFINED> instruction: 0xff6ef7fe
    c36c:	adcmi	r9, r3, #3072	; 0xc00
    c370:	mvnsvc	pc, #82837504	; 0x4f00000
    c374:	stmdals	r4, {r2, r3, r6, r7, r8, fp, ip, lr, pc}
    c378:			; <UNDEFINED> instruction: 0xf7fb4651
    c37c:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    c380:	blls	1804e4 <fu_device_get_progress@plt+0x17cee0>
    c384:	adcsmi	fp, fp, #201326595	; 0xc000003
    c388:	cmncs	r4, r7, asr #16
    c38c:			; <UNDEFINED> instruction: 0xf7fe4648
    c390:	tstcs	r1, r5, lsr pc	; <UNPREDICTABLE>
    c394:			; <UNDEFINED> instruction: 0xf7fe4648
    c398:	mrc	13, 0, APSR_nzcv, cr8, cr7, {6}
    c39c:			; <UNDEFINED> instruction: 0xf7f90a10
    c3a0:	bls	18b484 <fu_device_get_progress@plt+0x187e80>
    c3a4:	strmi	r2, [r6], -r0, lsl #2
    c3a8:	mrc	7, 6, APSR_nzcv, cr12, cr6, {7}
    c3ac:			; <UNDEFINED> instruction: 0xf7fc4604
    c3b0:			; <UNDEFINED> instruction: 0x4621fa7b
    c3b4:			; <UNDEFINED> instruction: 0xf7fc4605
    c3b8:	strtmi	pc, [r8], -sp, asr #21
    c3bc:	bne	fe447c28 <fu_device_get_progress@plt+0xfe444624>
    c3c0:	blx	34a3ba <fu_device_get_progress@plt+0x346db6>
    c3c4:	beq	447c2c <fu_device_get_progress@plt+0x444628>
    c3c8:			; <UNDEFINED> instruction: 0xf7f6b108
    c3cc:			; <UNDEFINED> instruction: 0xb114efdc
    c3d0:			; <UNDEFINED> instruction: 0xf7f64620
    c3d4:	ldrdlt	lr, [lr, #-230]	; 0xffffff1a
    c3d8:			; <UNDEFINED> instruction: 0xf7f64630
    c3dc:			; <UNDEFINED> instruction: 0x4628eed2
    c3e0:	ldc	0, cr11, [sp], #28
    c3e4:	pop	{r1, r2, r8, r9, fp, pc}
    c3e8:	strcs	r8, [r0, #-4080]	; 0xfffff010
    c3ec:	andlt	r4, r7, r8, lsr #12
    c3f0:	blhi	1c76ec <fu_device_get_progress@plt+0x1c40e8>
    c3f4:	svchi	0x00f0e8bd
    c3f8:	strbmi	r2, [r8], -r4, ror #2
    c3fc:	mrc2	7, 7, pc, cr14, cr14, {7}
    c400:	strbmi	r2, [r8], -r1, lsl #2
    c404:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    c408:	beq	447c70 <fu_device_get_progress@plt+0x44466c>
    c40c:	stc2	7, cr15, [r0], {249}	; 0xf9
    c410:			; <UNDEFINED> instruction: 0xf7f64606
    c414:	strmi	lr, [r4], -sl, ror #24
    c418:			; <UNDEFINED> instruction: 0xf7f6e7c9
    c41c:	blls	187894 <fu_device_get_progress@plt+0x184290>
    c420:	stmib	sp, {r0, r1, r2, r9, sp}^
    c424:	blmi	7e902c <fu_device_get_progress@plt+0x7e5a28>
    c428:			; <UNDEFINED> instruction: 0x4601447b
    c42c:			; <UNDEFINED> instruction: 0xf7f64650
    c430:	mrc	12, 0, lr, cr8, cr4, {7}
    c434:	stmdacs	r0, {r4, r9, fp}
    c438:			; <UNDEFINED> instruction: 0xf7f6d0d7
    c43c:	strcs	lr, [r0, #-4004]	; 0xfffff05c
    c440:	andlt	r4, r7, r8, lsr #12
    c444:	blhi	1c7740 <fu_device_get_progress@plt+0x1c413c>
    c448:	svchi	0x00f0e8bd
    c44c:	stc	7, cr15, [r2, #-984]	; 0xfffffc28
    c450:	vstr	d20, [sp, #84]	; 0x54
    c454:	andcs	r9, sl, #0, 20
    c458:			; <UNDEFINED> instruction: 0x4601447b
    c45c:			; <UNDEFINED> instruction: 0xf7f64650
    c460:			; <UNDEFINED> instruction: 0x4628ecdc
    c464:	ldc	0, cr11, [sp], #28
    c468:	pop	{r1, r2, r8, r9, fp, pc}
    c46c:			; <UNDEFINED> instruction: 0xf7f68ff0
    c470:	blmi	3c7840 <fu_device_get_progress@plt+0x3c423c>
    c474:	bls	47bb0 <fu_device_get_progress@plt+0x445ac>
    c478:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    c47c:	ldrbmi	r4, [r0], -r1, lsl #12
    c480:	stcl	7, cr15, [sl], {246}	; 0xf6
    c484:	svclt	0x0000e7b2
    c488:	andeq	r4, r1, lr, lsr #20
    c48c:	andeq	r1, r0, r0, ror #17
    c490:	muleq	r0, r6, r1
    c494:			; <UNDEFINED> instruction: 0x000041b6
    c498:	andeq	r4, r0, r4, lsr #3
    c49c:	andeq	r0, r0, r0, asr r3
    c4a0:	andeq	r1, r0, r2, ror r8
    c4a4:	muleq	r0, r8, fp
    c4a8:	andeq	r3, r0, ip, ror #31
    c4ac:	muleq	r0, sl, lr
    c4b0:	ldrlt	r4, [r0, #-2062]	; 0xfffff7f2
    c4b4:	svchi	0x005bf3bf
    c4b8:	addlt	r4, r2, r8, ror r4
    c4bc:	vtbx.8	d6, {d15}, d3
    c4c0:	movwls	r8, #8027	; 0x1f5b
    c4c4:			; <UNDEFINED> instruction: 0xb1239b01
    c4c8:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    c4cc:	andlt	r6, r2, r8, asr r8
    c4d0:	stcne	13, cr11, [r4, #-64]	; 0xffffffc0
    c4d4:			; <UNDEFINED> instruction: 0xf7f64620
    c4d8:	stmdacs	r0, {r1, r8, sl, fp, sp, lr, pc}
    c4dc:			; <UNDEFINED> instruction: 0xf7ffd0f4
    c4e0:	strmi	pc, [r1], -r3, lsr #23
    c4e4:			; <UNDEFINED> instruction: 0xf7f64620
    c4e8:	strb	lr, [sp, lr, asr #31]!
    c4ec:	muleq	r1, r4, fp
    c4f0:	andeq	r4, r1, r2, lsl #23
    c4f4:			; <UNDEFINED> instruction: 0xf7ffb508
    c4f8:	ldrdcs	pc, [r0, -fp]
    c4fc:			; <UNDEFINED> instruction: 0x4008e8bd
    c500:	mcrlt	7, 4, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    c504:	svclt	0x00004770
    c508:	addlt	fp, r4, r0, lsl r5
    c50c:	mcr2	7, 6, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    c510:	stmdami	lr, {r2, r9, sl, lr}
    c514:			; <UNDEFINED> instruction: 0xf7f64478
    c518:	blmi	387580 <fu_device_get_progress@plt+0x383f7c>
    c51c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    c520:	andcc	lr, r1, #3358720	; 0x334000
    c524:	adccs	r4, r4, #11264	; 0x2c00
    c528:			; <UNDEFINED> instruction: 0x4601447b
    c52c:	ldrcs	r4, [r0], #-1568	; 0xfffff9e0
    c530:			; <UNDEFINED> instruction: 0xf7f69400
    c534:	tstcs	r4, r0, ror lr
    c538:			; <UNDEFINED> instruction: 0xf7f64604
    c53c:	blmi	1c76e4 <fu_device_get_progress@plt+0x1c40e0>
    c540:			; <UNDEFINED> instruction: 0x4602447b
    c544:	andsvs	r4, sl, r0, lsr #12
    c548:	ldclt	0, cr11, [r0, #-16]
    c54c:			; <UNDEFINED> instruction: 0x00003fbc
    c550:			; <UNDEFINED> instruction: 0xffffffe3
    c554:	andeq	r0, r0, r9, ror #6
    c558:	andeq	r4, r1, r4, lsl fp
    c55c:	strdlt	fp, [r7], r0
    c560:	ldrmi	r4, [r6], -r2, lsr #24
    c564:	vqdmulh.s<illegal width 8>	d20, d1, d18
    c568:	ldrbtmi	r0, [ip], #-737	; 0xfffffd1f
    c56c:			; <UNDEFINED> instruction: 0xf10d9001
    c570:	vhadd.s8	d16, d0, d15
    c574:	stmiapl	r3!, {r1, r2, r8, sl, ip, sp}^
    c578:	stcls	7, cr2, [r1], {1}
    c57c:	movwls	r6, #22555	; 0x581b
    c580:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c584:			; <UNDEFINED> instruction: 0xf8ad9101
    c588:			; <UNDEFINED> instruction: 0xf88d500c
    c58c:			; <UNDEFINED> instruction: 0xf7f6700e
    c590:	tstcs	r5, r0, asr ip
    c594:			; <UNDEFINED> instruction: 0xf7f6a803
    c598:	bmi	5c7b68 <fu_device_get_progress@plt+0x5c4564>
    c59c:	orrcs	r9, r0, r1, lsl #22
    c5a0:			; <UNDEFINED> instruction: 0x4605447a
    c5a4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    c5a8:	stcl	7, cr15, [r2, #984]	; 0x3d8
    c5ac:	ldrtmi	r4, [r3], -r0, lsr #12
    c5b0:	tstcs	r0, sl, lsr #12
    c5b4:			; <UNDEFINED> instruction: 0xf7fe463c
    c5b8:	cmnlt	r0, r9, lsl #26	; <UNPREDICTABLE>
    c5bc:			; <UNDEFINED> instruction: 0x4628b115
    c5c0:	ldcl	7, cr15, [lr, #984]	; 0x3d8
    c5c4:	blmi	29ee00 <fu_device_get_progress@plt+0x29b7fc>
    c5c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c5cc:	blls	16663c <fu_device_get_progress@plt+0x163038>
    c5d0:	qaddle	r4, sl, r9
    c5d4:	andlt	r4, r7, r0, lsr #12
    c5d8:	stmdbmi	r9, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    c5dc:	ldrtmi	r4, [r0], -r4, lsl #12
    c5e0:			; <UNDEFINED> instruction: 0xf7f64479
    c5e4:	strb	lr, [r9, r8, asr #27]!
    c5e8:	ldc	7, cr15, [ip], {246}	; 0xf6
    c5ec:	andeq	r4, r1, r6, lsr #14
    c5f0:	andeq	r0, r0, r0, ror #6
    c5f4:	andeq	r3, r0, r0, asr #30
    c5f8:	andeq	r1, r0, r2, asr #11
    c5fc:	andeq	r4, r1, r8, asr #13
    c600:	andeq	r3, r0, r0, lsr #30
    c604:	mvnsmi	lr, sp, lsr #18
    c608:	stcmi	0, cr11, [r6, #-544]!	; 0xfffffde0
    c60c:	movwls	r4, #13828	; 0x3604
    c610:	blmi	95de70 <fu_device_get_progress@plt+0x95a86c>
    c614:			; <UNDEFINED> instruction: 0xf10d447d
    c618:	vqadd.s8	d16, d1, d6
    c61c:	strmi	r0, [r8], r1, ror #5
    c620:	stmiapl	fp!, {r0, r1, r8, r9, sl, fp, ip, pc}^
    c624:	movwls	r6, #30747	; 0x781b
    c628:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c62c:			; <UNDEFINED> instruction: 0xf8ad2303
    c630:			; <UNDEFINED> instruction: 0xf7f63014
    c634:	vpadd.i8	q15, <illegal reg q8.5>, q15
    c638:	stmdage	r6, {r0, r5, r6, r7, r9}
    c63c:			; <UNDEFINED> instruction: 0xf7f64631
    c640:	strdcs	lr, [r6, -r8]
    c644:			; <UNDEFINED> instruction: 0xf7f6a805
    c648:	bmi	647ab8 <fu_device_get_progress@plt+0x6444b4>
    c64c:	orrcs	r4, r0, r3, asr #12
    c650:			; <UNDEFINED> instruction: 0x9600447a
    c654:	ldmdami	r6, {r0, r2, r9, sl, lr}
    c658:			; <UNDEFINED> instruction: 0xf7f64478
    c65c:	strtmi	lr, [r0], -sl, ror #26
    c660:			; <UNDEFINED> instruction: 0x462a463b
    c664:	strcs	r2, [r1], #-256	; 0xffffff00
    c668:	ldc2	7, cr15, [r0], #1016	; 0x3f8
    c66c:	tstlt	r5, r8, ror r1
    c670:			; <UNDEFINED> instruction: 0xf7f64628
    c674:	bmi	407c94 <fu_device_get_progress@plt+0x404690>
    c678:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    c67c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c680:	subsmi	r9, sl, r7, lsl #22
    c684:	strtmi	sp, [r0], -ip, lsl #2
    c688:	pop	{r3, ip, sp, pc}
    c68c:	stmdbmi	sl, {r4, r5, r6, r7, r8, pc}
    c690:	ldrtmi	r4, [r3], -r4, lsl #12
    c694:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    c698:			; <UNDEFINED> instruction: 0xf7f64638
    c69c:	strb	lr, [r6, ip, ror #26]!
    c6a0:	bl	ff04a680 <fu_device_get_progress@plt+0xff04707c>
    c6a4:	andeq	r4, r1, ip, ror r6
    c6a8:	andeq	r0, r0, r0, ror #6
    c6ac:	andeq	r3, r0, ip, asr #29
    c6b0:	andeq	r1, r0, r0, lsl r5
    c6b4:	andeq	r4, r1, r6, lsl r6
    c6b8:	andeq	r3, r0, lr, lsr #29
    c6bc:	blmi	99ef58 <fu_device_get_progress@plt+0x99b954>
    c6c0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    c6c4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    c6c8:	strmi	r4, [r4], -pc, lsl #12
    c6cc:	movwls	r6, #6171	; 0x181b
    c6d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c6d4:	stc2	7, cr15, [sl, #1016]	; 0x3f8
    c6d8:	orrcc	pc, r8, r1, asr #4
    c6dc:	blx	54a6cc <fu_device_get_progress@plt+0x5470c8>
    c6e0:	strbtmi	r2, [r8], -r3, lsl #2
    c6e4:	andcs	r2, r4, #-67108861	; 0xfc000003
    c6e8:	andcc	pc, r2, sp, lsl #17
    c6ec:	andcs	pc, r0, sp, lsr #17
    c6f0:	stcl	7, cr15, [r4], {246}	; 0xf6
    c6f4:	orrcs	r4, r0, r9, lsl sl
    c6f8:			; <UNDEFINED> instruction: 0x4606447a
    c6fc:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    c700:	ldc	7, cr15, [r6, #-984]	; 0xfffffc28
    c704:	tstcs	sl, r0, lsr #12
    c708:	ldc2	7, cr15, [lr], {254}	; 0xfe
    c70c:			; <UNDEFINED> instruction: 0x4632463b
    c710:	tstcs	r0, r0, lsr #12
    c714:	mrrc2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    c718:			; <UNDEFINED> instruction: 0x4620b198
    c71c:			; <UNDEFINED> instruction: 0xf7fe2101
    c720:	strcs	pc, [r1, #-3091]	; 0xfffff3ed
    c724:			; <UNDEFINED> instruction: 0x4630b116
    c728:	stc	7, cr15, [sl, #-984]!	; 0xfffffc28
    c72c:	blmi	29ef68 <fu_device_get_progress@plt+0x29b964>
    c730:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c734:	blls	667a4 <fu_device_get_progress@plt+0x631a0>
    c738:	qaddle	r4, sl, r9
    c73c:	andlt	r4, r3, r8, lsr #12
    c740:	stmdbmi	r9, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    c744:	ldrtmi	r4, [r8], -r5, lsl #12
    c748:			; <UNDEFINED> instruction: 0xf7f64479
    c74c:			; <UNDEFINED> instruction: 0xe7e9ed14
    c750:	bl	1a4a730 <fu_device_get_progress@plt+0x1a4712c>
    c754:	ldrdeq	r4, [r1], -r0
    c758:	andeq	r0, r0, r0, ror #6
    c75c:	andeq	r3, r0, r4, ror lr
    c760:	andeq	r1, r0, sl, ror #8
    c764:	andeq	r4, r1, r0, ror #10
    c768:	andeq	r3, r0, r0, lsl #23
    c76c:	blmi	105f074 <fu_device_get_progress@plt+0x105ba70>
    c770:	push	{r1, r3, r4, r5, r6, sl, lr}
    c774:	strdlt	r4, [r5], r0
    c778:			; <UNDEFINED> instruction: 0x460758d3
    c77c:	stmdage	r2, {r3, r7, r9, sl, lr}
    c780:	ldmdavs	fp, {r0, r1, r8, sp}
    c784:			; <UNDEFINED> instruction: 0xf04f9303
    c788:	strcs	r0, [r0], -r0, lsl #6
    c78c:	movtvc	pc, #5199	; 0x144f	; <UNPREDICTABLE>
    c790:			; <UNDEFINED> instruction: 0xf10d9601
    c794:			; <UNDEFINED> instruction: 0xf8ad0904
    c798:			; <UNDEFINED> instruction: 0xf88d3008
    c79c:			; <UNDEFINED> instruction: 0xf7f6600a
    c7a0:	ldrtmi	lr, [r1], -lr, ror #24
    c7a4:	strmi	r4, [r5], -fp, asr #12
    c7a8:			; <UNDEFINED> instruction: 0x462a4638
    c7ac:	stc2	7, cr15, [lr], {254}	; 0xfe
    c7b0:	vmovls.32	d17[0], fp
    c7b4:			; <UNDEFINED> instruction: 0xf7f64604
    c7b8:	andcs	lr, sl, #79872	; 0x13800
    c7bc:	ldrtmi	r4, [r0], -r1, lsl #12
    c7c0:	ldcl	7, cr15, [r8, #-984]	; 0xfffffc28
    c7c4:	stmiblt	r8!, {r1, r2, r9, sl, lr}^
    c7c8:	strbmi	r4, [r0], -fp, lsr #18
    c7cc:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
    c7d0:	ldcl	7, cr15, [r0], {246}	; 0xf6
    c7d4:	tstlt	r8, r1, lsl #16
    c7d8:	bl	fe7ca7b8 <fu_device_get_progress@plt+0xfe7c71b4>
    c7dc:			; <UNDEFINED> instruction: 0x4628b115
    c7e0:	stcl	7, cr15, [lr], {246}	; 0xf6
    c7e4:			; <UNDEFINED> instruction: 0x4620b114
    c7e8:	stcl	7, cr15, [sl], {246}	; 0xf6
    c7ec:	blmi	85f080 <fu_device_get_progress@plt+0x85ba7c>
    c7f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c7f4:	blls	e6864 <fu_device_get_progress@plt+0xe3260>
    c7f8:	teqle	r7, sl, asr r0
    c7fc:	andlt	r4, r5, r0, lsr r6
    c800:	mvnshi	lr, #12386304	; 0xbd0000
    c804:	orrcs	r9, r0, r1, lsl #22
    c808:			; <UNDEFINED> instruction: 0x26014a1d
    c80c:	ldmvs	fp, {r0, r2, r3, r4, fp, lr}
    c810:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    c814:	stc	7, cr15, [ip], {246}	; 0xf6
    c818:			; <UNDEFINED> instruction: 0x4631e7dc
    c81c:			; <UNDEFINED> instruction: 0xf7f64630
    c820:			; <UNDEFINED> instruction: 0x4631edbe
    c824:	strcs	r4, [r1], -fp, asr #12
    c828:	ldrtmi	r4, [r8], -r4, lsl #12
    c82c:			; <UNDEFINED> instruction: 0xf7fe4622
    c830:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    c834:	mvflsdm	f5, #0.5
    c838:	bl	34a818 <fu_device_get_progress@plt+0x347214>
    c83c:	strmi	r2, [r1], -sl, lsl #4
    c840:			; <UNDEFINED> instruction: 0xf7f64630
    c844:			; <UNDEFINED> instruction: 0x4606ed18
    c848:	blls	78d90 <fu_device_get_progress@plt+0x7578c>
    c84c:	bmi	394e54 <fu_device_get_progress@plt+0x391850>
    c850:	stmdami	lr, {r0, r9, sl, sp}
    c854:	ldrbtmi	r6, [sl], #-2203	; 0xfffff765
    c858:			; <UNDEFINED> instruction: 0xf7f64478
    c85c:	ldr	lr, [r9, sl, ror #24]!
    c860:	strbmi	r4, [r0], -fp, lsl #18
    c864:			; <UNDEFINED> instruction: 0xf7f64479
    c868:	ldr	lr, [r3, r6, lsl #25]!
    c86c:	b	ff6ca84c <fu_device_get_progress@plt+0xff6c7248>
    c870:	andeq	r4, r1, r0, lsr #10
    c874:	andeq	r0, r0, r0, ror #6
    c878:	ldrdeq	r3, [r0], -r2
    c87c:	andeq	r4, r1, r0, lsr #9
    c880:	andeq	r3, r0, ip, ror #26
    c884:	andeq	r1, r0, r6, asr r3
    c888:	andeq	r3, r0, r6, lsr #26
    c88c:	andeq	r1, r0, r0, lsl r3
    c890:	andeq	r3, r0, r4, ror #26
    c894:			; <UNDEFINED> instruction: 0x4604b538
    c898:	mrc	7, 0, APSR_nzcv, cr14, cr6, {7}
    c89c:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
    c8a0:	ldmiblt	r3!, {r0, r1, r3, fp, sp, lr}
    c8a4:	ldc2l	7, cr15, [r8], #1012	; 0x3f4
    c8a8:	ldrbtmi	r4, [sp], #-3341	; 0xfffff2f3
    c8ac:	strtmi	r4, [r0], -r1, lsl #12
    c8b0:	stcl	7, cr15, [lr, #-984]!	; 0xfffffc28
    c8b4:	stmdbmi	ip, {r0, r1, r3, sl, fp, lr}
    c8b8:	ldrbtmi	r4, [ip], #-2572	; 0xfffff5f4
    c8bc:	ldrbtmi	r4, [r9], #-2828	; 0xfffff4f4
    c8c0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    c8c4:	strtpl	lr, [r3], #-2496	; 0xfffff640
    c8c8:	eorne	lr, r6, #192, 18	; 0x300000
    c8cc:	adccc	pc, r0, r0, asr #17
    c8d0:			; <UNDEFINED> instruction: 0x4620bd38
    c8d4:	ldc	7, cr15, [sl, #984]	; 0x3d8
    c8d8:	svclt	0x0000e7e4
    c8dc:			; <UNDEFINED> instruction: 0x000147b6
    c8e0:	andeq	r0, r0, r3, lsl r8
    c8e4:			; <UNDEFINED> instruction: 0xfffffeaf
    c8e8:			; <UNDEFINED> instruction: 0xfffffdfb
    c8ec:	ldrdeq	r0, [r0], -r5
    c8f0:	muleq	r0, pc, r4	; <UNPREDICTABLE>
    c8f4:			; <UNDEFINED> instruction: 0x4616b5f0
    c8f8:	addlt	r4, r3, ip, lsr #20
    c8fc:	strmi	r4, [sp], -ip, lsr #22
    c900:			; <UNDEFINED> instruction: 0x4607447a
    c904:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c908:			; <UNDEFINED> instruction: 0xf04f9301
    c90c:			; <UNDEFINED> instruction: 0xf7fe0300
    c910:	strmi	pc, [r4], -sp, ror #24
    c914:	ldmib	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c918:	strtmi	r4, [r0], -r1, lsl #12
    c91c:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c920:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    c924:	ldmib	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c928:	strmi	fp, [r4], -r8, ror #22
    c92c:	strbtmi	r2, [r8], -r4, lsl #2
    c930:	movwcc	pc, #25152	; 0x6240	; <UNPREDICTABLE>
    c934:	andmi	pc, r2, sp, lsl #17
    c938:	andpl	pc, r3, sp, lsl #17
    c93c:	andcc	pc, r0, sp, lsr #17
    c940:	bl	fe74a920 <fu_device_get_progress@plt+0xfe74731c>
    c944:	bmi	71e1f8 <fu_device_get_progress@plt+0x71abf4>
    c948:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    c94c:	ldmdami	fp, {r0, r2, r9, sl, lr}
    c950:			; <UNDEFINED> instruction: 0xf7f64478
    c954:	strtmi	lr, [r1], -lr, ror #23
    c958:			; <UNDEFINED> instruction: 0x462a4633
    c95c:			; <UNDEFINED> instruction: 0xf7fe4638
    c960:			; <UNDEFINED> instruction: 0x4604fb35
    c964:	strcs	fp, [r1], #-448	; 0xfffffe40
    c968:			; <UNDEFINED> instruction: 0x4628b115
    c96c:	stc	7, cr15, [r8], {246}	; 0xf6
    c970:	blmi	3df1c4 <fu_device_get_progress@plt+0x3dbbc0>
    c974:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c978:	blls	669e8 <fu_device_get_progress@plt+0x633e4>
    c97c:	tstle	r3, sl, asr r0
    c980:	andlt	r4, r3, r0, lsr #12
    c984:	bmi	3fc14c <fu_device_get_progress@plt+0x3f8b48>
    c988:	stmdami	pc, {r7, r8, sp}	; <UNPREDICTABLE>
    c98c:	ldrbtmi	r2, [sl], #-1025	; 0xfffffbff
    c990:			; <UNDEFINED> instruction: 0xf7f64478
    c994:	strb	lr, [fp, lr, asr #23]!
    c998:	ldrtmi	r4, [r0], -ip, lsl #18
    c99c:			; <UNDEFINED> instruction: 0xf7f64479
    c9a0:	vstrcs	d14, [r0, #-936]	; 0xfffffc58
    c9a4:	strb	sp, [r3, r1, ror #3]!
    c9a8:	b	f4a988 <fu_device_get_progress@plt+0xf47384>
    c9ac:	muleq	r1, r0, r3
    c9b0:	andeq	r0, r0, r0, ror #6
    c9b4:	andeq	r3, r0, sl, asr #25
    c9b8:	andeq	r3, r0, r2, ror #25
    c9bc:	andeq	r1, r0, r8, lsl r2
    c9c0:	andeq	r4, r1, ip, lsl r3
    c9c4:	andeq	r3, r0, lr, ror #24
    c9c8:	ldrdeq	r1, [r0], -r8
    c9cc:			; <UNDEFINED> instruction: 0x00003cb0
    c9d0:	mvnsmi	lr, sp, lsr #18
    c9d4:	bmi	a5e230 <fu_device_get_progress@plt+0xa5ac2c>
    c9d8:	blmi	a571dc <fu_device_get_progress@plt+0xa53bd8>
    c9dc:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
    c9e0:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    c9e4:	movwls	r6, #14363	; 0x381b
    c9e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c9ec:			; <UNDEFINED> instruction: 0x4607d830
    c9f0:	stmdage	r2, {r2, r8, sp}
    c9f4:	movwcc	pc, #25152	; 0x6240	; <UNPREDICTABLE>
    c9f8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c9fc:	andmi	pc, fp, sp, lsl #17
    ca00:	andcc	pc, r8, sp, lsr #17
    ca04:	andhi	pc, sl, sp, lsl #17
    ca08:	bl	e4a9e8 <fu_device_get_progress@plt+0xe473e4>
    ca0c:			; <UNDEFINED> instruction: 0x46234a1d
    ca10:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    ca14:	ldmdami	ip, {r1, r2, r9, sl, lr}
    ca18:			; <UNDEFINED> instruction: 0xf7f64478
    ca1c:	strtmi	lr, [fp], -sl, lsl #23
    ca20:			; <UNDEFINED> instruction: 0x46414632
    ca24:			; <UNDEFINED> instruction: 0xf7fe4638
    ca28:			; <UNDEFINED> instruction: 0x4604fad1
    ca2c:	strcs	fp, [r1], #-480	; 0xfffffe20
    ca30:			; <UNDEFINED> instruction: 0x4630b116
    ca34:	bl	fe94aa14 <fu_device_get_progress@plt+0xfe947410>
    ca38:	blmi	45f290 <fu_device_get_progress@plt+0x45bc8c>
    ca3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ca40:	blls	e6ab0 <fu_device_get_progress@plt+0xe34ac>
    ca44:	tstle	r7, sl, asr r0
    ca48:	andlt	r4, r4, r0, lsr #12
    ca4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ca50:	b	4aa30 <fu_device_get_progress@plt+0x4742c>
    ca54:	strls	r4, [r0], #-2830	; 0xfffff4f2
    ca58:	ldrbtmi	r2, [fp], #-519	; 0xfffffdf9
    ca5c:	strmi	r2, [r1], -r0, lsl #8
    ca60:			; <UNDEFINED> instruction: 0xf7f64628
    ca64:	ubfx	lr, sl, #19, #8
    ca68:	strtmi	r4, [r8], -sl, lsl #18
    ca6c:			; <UNDEFINED> instruction: 0xf7f64479
    ca70:	vmlacs.f64	d14, d16, d2
    ca74:			; <UNDEFINED> instruction: 0xe7dfd1dd
    ca78:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ca7c:			; <UNDEFINED> instruction: 0x000142b2
    ca80:	andeq	r0, r0, r0, ror #6
    ca84:	muleq	r0, r6, ip
    ca88:	andeq	r1, r0, r0, asr r1
    ca8c:	andeq	r4, r1, r4, asr r2
    ca90:	andeq	r3, r0, lr, lsl #24
    ca94:	muleq	r0, r4, sl
    ca98:	svcmi	0x00f0e92d
    ca9c:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    caa0:	strmi	r8, [ip], -r2, lsl #22
    caa4:			; <UNDEFINED> instruction: 0xf8df461d
    caa8:	ldrbtmi	r9, [r9], #648	; 0x288
    caac:			; <UNDEFINED> instruction: 0xf8ddb087
    cab0:	andls	r8, r4, #72	; 0x48
    cab4:			; <UNDEFINED> instruction: 0xf80af7ff
    cab8:	strmi	r4, [r1], -r2, asr #12
    cabc:			; <UNDEFINED> instruction: 0xf7ff4630
    cac0:	stmdacs	r0, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    cac4:	adcshi	pc, r6, r0
    cac8:			; <UNDEFINED> instruction: 0xf7fd4630
    cacc:	stmdacs	r0, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    cad0:	adchi	pc, r7, r0
    cad4:	ldc2	0, cr15, [r6, #-0]
    cad8:	vhsub.s8	d4, d16, d16
    cadc:			; <UNDEFINED> instruction: 0xf0248101
    cae0:	vst1.8	{d20-d23}, [pc], r0
    cae4:	strtmi	r3, [r9], -r0, lsl #7
    cae8:	addvs	pc, r0, pc, asr #8
    caec:	andcs	r9, r0, r0
    caf0:			; <UNDEFINED> instruction: 0xf7f69205
    caf4:	smlatbcs	r9, r6, fp, lr
    caf8:	ldrtmi	r4, [r0], -r7, lsl #12
    cafc:	blx	94aafc <fu_device_get_progress@plt+0x9474f8>
    cb00:			; <UNDEFINED> instruction: 0xf8594b8c
    cb04:			; <UNDEFINED> instruction: 0xf7f60003
    cb08:	ldmdavs	fp!, {r1, r2, r3, r8, r9, fp, sp, lr, pc}^
    cb0c:	blcs	1e520 <fu_device_get_progress@plt+0x1af1c>
    cb10:	rscshi	pc, r1, r0
    cb14:	strcs	r4, [r0], #-2952	; 0xfffff478
    cb18:	eorls	pc, r0, #14614528	; 0xdf0000
    cb1c:	bvc	a460 <fu_device_get_progress@plt+0x6e5c>
    cb20:	ldrbtmi	r4, [r9], #1147	; 0x47b
    cb24:	bcc	fe44834c <fu_device_get_progress@plt+0xfe444d48>
    cb28:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    cb2c:	bcc	448354 <fu_device_get_progress@plt+0x444d50>
    cb30:	mvnscc	pc, #79	; 0x4f
    cb34:	ands	r9, r2, r3, lsl #6
    cb38:	strtmi	r6, [r3], -sp, ror #16
    cb3c:	orrcs	r4, r0, r1, lsl #21
    cb40:	strls	r4, [r3], #-1608	; 0xfffff9b8
    cb44:	strls	r4, [r0, #-1146]	; 0xfffffb86
    cb48:	b	ffccab28 <fu_device_get_progress@plt+0xffcc7524>
    cb4c:	ldmdavs	sl!, {r0, sl, ip, sp}^
    cb50:			; <UNDEFINED> instruction: 0x46214630
    cb54:	blx	1e4ab56 <fu_device_get_progress@plt+0x1e47552>
    cb58:	addsmi	r6, ip, #8060928	; 0x7b0000
    cb5c:	ldmdavs	fp!, {r0, r4, r5, r6, r9, ip, lr, pc}
    cb60:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    cb64:	ldrbmi	r6, [r3, #-2155]	; 0xfffff795
    cb68:			; <UNDEFINED> instruction: 0x4630d018
    cb6c:	blx	fcab6e <fu_device_get_progress@plt+0xfc756a>
    cb70:			; <UNDEFINED> instruction: 0xf7f64682
    cb74:	strmi	lr, [r1], -r8, lsl #17
    cb78:			; <UNDEFINED> instruction: 0xf7f64650
    cb7c:	cdp	8, 1, cr14, cr8, cr6, {5}
    cb80:			; <UNDEFINED> instruction: 0xf7f61a90
    cb84:	stmiahi	r9!, {r1, r5, r6, fp, sp, lr, pc}
    cb88:	stmdacs	r0, {r1, r6, r9, sl, lr}
    cb8c:			; <UNDEFINED> instruction: 0x4630d034
    cb90:			; <UNDEFINED> instruction: 0xff1ef7ff
    cb94:	eorsle	r2, r4, r0, lsl #16
    cb98:			; <UNDEFINED> instruction: 0xa004f8b5
    cb9c:	strbmi	r8, [r3], -r9, lsr #18
    cba0:	ldrtmi	r6, [r0], -sl, lsr #18
    cba4:	bcc	5dbd4 <fu_device_get_progress@plt+0x5a5d0>
    cba8:			; <UNDEFINED> instruction: 0xf7ffb292
    cbac:	movtlt	pc, #3371	; 0xd2b	; <UNPREDICTABLE>
    cbb0:	bcs	448418 <fu_device_get_progress@plt+0x444e14>
    cbb4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    cbb8:	strbmi	r2, [r8], -r0, lsl #3
    cbbc:			; <UNDEFINED> instruction: 0xf7f69400
    cbc0:	adclt	lr, r1, #184, 20	; 0xb8000
    cbc4:	vst1.16	{d20-d22}, [pc], r3
    cbc8:	ldrtmi	r6, [r0], -r0, lsl #5
    cbcc:			; <UNDEFINED> instruction: 0xf90ef7fe
    cbd0:	lslslt	r4, r1, #12
    cbd4:	ldrbmi	r9, [r8], -r2
    cbd8:	stmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cbdc:	strmi	r9, [r8], -r2, lsl #18
    cbe0:	mrrc	7, 15, pc, ip, cr6	; <UNPREDICTABLE>
    cbe4:	adcle	r2, r7, r0, lsl #16
    cbe8:			; <UNDEFINED> instruction: 0x46234a57
    cbec:	strbmi	r2, [r8], -r0, lsl #3
    cbf0:			; <UNDEFINED> instruction: 0xf7f6447a
    cbf4:			; <UNDEFINED> instruction: 0xe7a9ea9e
    cbf8:			; <UNDEFINED> instruction: 0xf7ff4630
    cbfc:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    cc00:	ldrtmi	sp, [r8], -sl, asr #3
    cc04:	bl	fefcabe4 <fu_device_get_progress@plt+0xfefc75e0>
    cc08:	svceq	0x0000f1bb
    cc0c:			; <UNDEFINED> instruction: 0x4658d012
    cc10:			; <UNDEFINED> instruction: 0xf7f62400
    cc14:			; <UNDEFINED> instruction: 0x4620ebb8
    cc18:	ldc	0, cr11, [sp], #28
    cc1c:	pop	{r1, r8, r9, fp, pc}
    cc20:			; <UNDEFINED> instruction: 0xf7f68ff0
    cc24:	blmi	128708c <fu_device_get_progress@plt+0x1283a88>
    cc28:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    cc2c:	strbmi	r4, [r0], -r1, lsl #12
    cc30:	ldc	7, cr15, [r4], #984	; 0x3d8
    cc34:	strtmi	r2, [r0], -r0, lsl #8
    cc38:	ldc	0, cr11, [sp], #28
    cc3c:	pop	{r1, r8, r9, fp, pc}
    cc40:	strdcs	r8, [r4, #-240]!	; 0xffffff10
    cc44:			; <UNDEFINED> instruction: 0xf7fe4630
    cc48:			; <UNDEFINED> instruction: 0x4630fad9
    cc4c:			; <UNDEFINED> instruction: 0xf7fe2101
    cc50:	blls	10b244 <fu_device_get_progress@plt+0x107c40>
    cc54:	subsle	r3, r6, r1, lsl #6
    cc58:			; <UNDEFINED> instruction: 0xf8db9c03
    cc5c:	strcc	r3, [r1], #-4
    cc60:	andle	r4, fp, r3, lsr #5
    cc64:	orrcs	r4, r0, sl, lsr sl
    cc68:	ldrbtmi	r4, [sl], #-2106	; 0xfffff7c6
    cc6c:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    cc70:	b	17cac50 <fu_device_get_progress@plt+0x17c764c>
    cc74:	ldrbmi	r4, [r8], -r1, lsr #12
    cc78:	stmib	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc7c:			; <UNDEFINED> instruction: 0xf7f84658
    cc80:	stcls	15, cr15, [r4], {199}	; 0xc7
    cc84:	tstlt	ip, r5, lsl #12
    cc88:	stmib	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc8c:	stmdale	r8, {r5, r7, r9, lr}^
    cc90:			; <UNDEFINED> instruction: 0xf7f64628
    cc94:	strmi	lr, [r6], -sl, lsr #16
    cc98:	mcr2	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    cc9c:			; <UNDEFINED> instruction: 0xf0439b05
    cca0:	strmi	r4, [r4], -r0, lsl #2
    cca4:	mrc2	7, 4, pc, cr10, cr11, {7}
    cca8:	ldrtmi	r4, [r1], -r0, lsr #12
    ccac:	mrc2	7, 2, pc, cr2, cr11, {7}
    ccb0:			; <UNDEFINED> instruction: 0xf7f64638
    ccb4:			; <UNDEFINED> instruction: 0xf1bbeb68
    ccb8:	andle	r0, r2, r0, lsl #30
    ccbc:			; <UNDEFINED> instruction: 0xf7f64658
    ccc0:	tstlt	r6, r2, ror #22
    ccc4:			; <UNDEFINED> instruction: 0xf7f64630
    ccc8:	vstrcs	s28, [r0, #-368]	; 0xfffffe90
    cccc:	strtmi	sp, [r8], -r3, lsr #1
    ccd0:	b	15cacb0 <fu_device_get_progress@plt+0x15c76ac>
    ccd4:	andlt	r4, r7, r0, lsr #12
    ccd8:	blhi	c7fd4 <fu_device_get_progress@plt+0xc49d0>
    ccdc:	svchi	0x00f0e8bd
    cce0:	ldm	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cce4:	andcs	r4, r7, #28, 22	; 0x7000
    cce8:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    ccec:	strbmi	r4, [r0], -r1, lsl #12
    ccf0:	mrrc	7, 15, pc, r4, cr6	; <UNPREDICTABLE>
    ccf4:			; <UNDEFINED> instruction: 0x2164e79f
    ccf8:			; <UNDEFINED> instruction: 0xf7fe4630
    ccfc:			; <UNDEFINED> instruction: 0x4630fa7f
    cd00:			; <UNDEFINED> instruction: 0xf7fe2101
    cd04:	bmi	58b190 <fu_device_get_progress@plt+0x587b8c>
    cd08:	ldmdami	r5, {r7, r8, sp}
    cd0c:	ldrdcc	pc, [r4], -fp
    cd10:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    cd14:	b	34acf4 <fu_device_get_progress@plt+0x3476f0>
    cd18:	ldrtmi	r2, [r8], -r0, lsl #2
    cd1c:	ldmdb	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd20:	bls	146bd8 <fu_device_get_progress@plt+0x1435d4>
    cd24:	strtmi	r2, [r8], -r0, lsl #2
    cd28:	b	74ad08 <fu_device_get_progress@plt+0x747704>
    cd2c:	ldr	r4, [r3, r6, lsl #12]!
    cd30:	andeq	r4, r1, r6, ror #3
    cd34:	andeq	r0, r0, r0, asr r3
    cd38:	andeq	r3, r0, ip, asr #21
    cd3c:	andeq	r1, r0, r6, asr #32
    cd40:	andeq	r3, r0, r2, ror #23
    cd44:	andeq	r3, r0, r0, lsl #24
    cd48:	andeq	r3, r0, r0, ror fp
    cd4c:	muleq	r0, lr, sl
    cd50:	andeq	r3, r0, r2, lsr #22
    cd54:	strdeq	r0, [r0], -sl
    cd58:	strdeq	r3, [r0], -lr
    cd5c:	andeq	r3, r0, r4, ror #20
    cd60:	andeq	r0, r0, r6, asr lr
    cd64:	svcmi	0x00f0e92d
    cd68:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    cd6c:	ldrmi	r8, [r8], r4, lsl #22
    cd70:			; <UNDEFINED> instruction: 0x460d4ab6
    cd74:	sbcsgt	pc, r8, #14614528	; 0xdf0000
    cd78:	svcmi	0x00b6447a
    cd7c:	ldrbtmi	fp, [ip], #141	; 0x8d
    cd80:			; <UNDEFINED> instruction: 0xac07ca0f
    cd84:			; <UNDEFINED> instruction: 0xf85c9405
    cd88:	ldmdavs	pc!, {r0, r1, r2, ip, sp, lr}	; <UNPREDICTABLE>
    cd8c:			; <UNDEFINED> instruction: 0xf04f970b
    cd90:	stm	r4, {r8, r9, sl}
    cd94:	ldrtmi	r0, [r0], -pc
    cd98:	mrc2	7, 4, pc, cr8, cr14, {7}
    cd9c:	strmi	r4, [r1], -r2, asr #12
    cda0:			; <UNDEFINED> instruction: 0xf7ff4630
    cda4:	ldmdblt	r8!, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    cda8:	bmi	fead5db0 <fu_device_get_progress@plt+0xfead27ac>
    cdac:	ldrbtmi	r4, [sl], #-2985	; 0xfffff457
    cdb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cdb4:	subsmi	r9, sl, fp, lsl #22
    cdb8:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    cdbc:	andlt	r4, sp, r0, lsr #12
    cdc0:	blhi	1480bc <fu_device_get_progress@plt+0x144ab8>
    cdc4:	svchi	0x00f0e8bd
    cdc8:	ldrtmi	r4, [r0], -r1, asr #12
    cdcc:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    cdd0:	rscle	r2, r9, r0, lsl #16
    cdd4:			; <UNDEFINED> instruction: 0xf7fb4628
    cdd8:	strmi	pc, [r7], -pc, ror #26
    cddc:			; <UNDEFINED> instruction: 0xf7fd4630
    cde0:			; <UNDEFINED> instruction: 0x4604fdf7
    cde4:			; <UNDEFINED> instruction: 0xf0002800
    cde8:			; <UNDEFINED> instruction: 0x46288114
    cdec:	stc2	7, cr15, [sl, #1004]	; 0x3ec
    cdf0:	strtmi	r4, [r0], -r5, lsl #12
    cdf4:	blx	fe9c8dfe <fu_device_get_progress@plt+0xfe9c57fa>
    cdf8:	strmi	pc, [r0, #-37]	; 0xffffffdb
    cdfc:	svclt	0x009842a8
    ce00:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ce04:	rscshi	pc, r0, r0, lsl #4
    ce08:			; <UNDEFINED> instruction: 0xf7f64638
    ce0c:	strmi	lr, [r5], -ip, asr #17
    ce10:			; <UNDEFINED> instruction: 0xf0004620
    ce14:	strbmi	pc, [sp], #-3005	; 0xfffff443	; <UNPREDICTABLE>
    ce18:	vhsub.s8	d4, d16, d5
    ce1c:			; <UNDEFINED> instruction: 0x463080d5
    ce20:			; <UNDEFINED> instruction: 0xf9e4f7fe
    ce24:			; <UNDEFINED> instruction: 0xf7f54605
    ce28:	strmi	lr, [r1], -lr, lsr #30
    ce2c:			; <UNDEFINED> instruction: 0xf7f54628
    ce30:	stmibmi	sl, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    ce34:			; <UNDEFINED> instruction: 0xf7f54479
    ce38:	tstcs	r0, r8, lsl #30
    ce3c:	ldrtmi	r4, [r8], -r8, lsl #5
    ce40:	movtcs	fp, #3852	; 0xf0c
    ce44:	movwls	r2, #13088	; 0x3320
    ce48:	bl	fe44ae28 <fu_device_get_progress@plt+0xfe447824>
    ce4c:	ldrtmi	r4, [r8], -r5, lsl #12
    ce50:	stmia	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ce54:	strmi	r4, [r1], -sp, asr #8
    ce58:	bl	fe85e6e0 <fu_device_get_progress@plt+0xfe85b0dc>
    ce5c:	tstls	r4, r9, lsl #2
    ce60:	blx	1c48e6a <fu_device_get_progress@plt+0x1c45866>
    ce64:	strvs	pc, [r0], #1103	; 0x44f
    ce68:	orrcc	pc, r0, #1325400064	; 0x4f000000
    ce6c:	strls	r9, [r0], #-2308	; 0xfffff6fc
    ce70:	strtmi	r4, [r8], -r2, lsl #12
    ce74:	stmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce78:	strmi	r2, [r2], r5, lsl #2
    ce7c:			; <UNDEFINED> instruction: 0xf7fe4630
    ce80:			; <UNDEFINED> instruction: 0xf8daf863
    ce84:	blcs	18e9c <fu_device_get_progress@plt+0x15898>
    ce88:	sbchi	pc, sp, r0
    ce8c:	smlsdxcs	r0, r4, fp, r4
    ce90:	mcr	4, 0, r4, cr9, cr11, {3}
    ce94:	blmi	1cdb6dc <fu_device_get_progress@plt+0x1cd80d8>
    ce98:	mcr	4, 0, r4, cr8, cr11, {3}
    ce9c:			; <UNDEFINED> instruction: 0xf64f3a10
    cea0:	movwls	r7, #17407	; 0x43ff
    cea4:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
    cea8:	bcc	fe4486d0 <fu_device_get_progress@plt+0xfe4450cc>
    ceac:	ldrtmi	lr, [r0], -r4, rrx
    ceb0:	stc2	7, cr15, [lr, #1020]	; 0x3fc
    ceb4:	rsbsle	r2, lr, r0, lsl #16
    ceb8:	movwls	r8, #18595	; 0x48a3
    cebc:	stmdbvs	r0!, {r0, r1, r8, r9, fp, ip, pc}
    cec0:	bleq	4492d4 <fu_device_get_progress@plt+0x445cd0>
    cec4:			; <UNDEFINED> instruction: 0xf7f54458
    cec8:	movwcs	lr, #3868	; 0xf1c
    cecc:	subvc	r2, r3, r1, lsl #4
    ced0:	andvc	r4, r2, r5, lsl #12
    ced4:	stmdbhi	r1!, {r1, ip, sp}
    ced8:	rsceq	pc, r1, #268435460	; 0x10000004
    cedc:	svc	0x00a8f7f5
    cee0:	stmiavs	r1!, {r0, r1, r5, r8, fp, sp, lr}
    cee4:	bls	d438c <fu_device_get_progress@plt+0xd0d88>
    cee8:	stmdbcc	r1, {r0, r3, r4, sl, lr}
    ceec:	stmdbeq	r2, {r0, r2, r8, r9, fp, sp, lr, pc}
    cef0:	rsceq	pc, r1, #268435460	; 0x10000004
    cef4:			; <UNDEFINED> instruction: 0xf7f5b289
    cef8:	ldmib	r4, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    cefc:	strbmi	r1, [r8], -r3, lsl #4
    cf00:	ldm	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cf04:			; <UNDEFINED> instruction: 0xc014f8dd
    cf08:			; <UNDEFINED> instruction: 0xe010f8d4
    cf0c:			; <UNDEFINED> instruction: 0x000fe8bc
    cf10:			; <UNDEFINED> instruction: 0x0c0eeb09
    cf14:	andeq	pc, lr, r9, asr #16
    cf18:			; <UNDEFINED> instruction: 0xf8cc4628
    cf1c:			; <UNDEFINED> instruction: 0xf8cc2008
    cf20:			; <UNDEFINED> instruction: 0xf8cc300c
    cf24:	stmdbvs	r1!, {r2, ip}
    cf28:			; <UNDEFINED> instruction: 0xf7f64459
    cf2c:	strmi	lr, [r4], -r8, lsr #17
    cf30:	ldmda	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cf34:	bcs	44879c <fu_device_get_progress@plt+0x445198>
    cf38:	strmi	r2, [r3], -r0, lsl #3
    cf3c:	beq	fe4487a4 <fu_device_get_progress@plt+0xfe4451a0>
    cf40:	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf44:			; <UNDEFINED> instruction: 0x4643b2b9
    cf48:	ldrtmi	r4, [r0], -r2, lsr #12
    cf4c:			; <UNDEFINED> instruction: 0xf83ef7fe
    cf50:	rsbsle	r2, r2, r0, lsl #16
    cf54:			; <UNDEFINED> instruction: 0xf8da3701
    cf58:	ldrtmi	r2, [r0], -r4
    cf5c:			; <UNDEFINED> instruction: 0xf7fe4639
    cf60:	tstlt	r4, r3, ror r9	; <UNPREDICTABLE>
    cf64:			; <UNDEFINED> instruction: 0xf7f64620
    cf68:	strtmi	lr, [r8], -ip, lsl #18
    cf6c:	svc	0x0024f7f5
    cf70:	ldrdcc	pc, [r4], -sl
    cf74:	subsle	r4, r6, #-268435447	; 0xf0000009
    cf78:	ldrdcc	pc, [r0], -sl
    cf7c:			; <UNDEFINED> instruction: 0xf8539a04
    cf80:	stmdavs	r3!, {r0, r1, r2, r5, lr}^
    cf84:	umullsle	r4, r9, r3, r2
    cf88:			; <UNDEFINED> instruction: 0xf7fe4630
    cf8c:	strmi	pc, [r5], -pc, lsr #18
    cf90:	mrc	7, 3, APSR_nzcv, cr8, cr5, {7}
    cf94:	strtmi	r4, [r8], -r1, lsl #12
    cf98:	mrc	7, 4, APSR_nzcv, cr6, cr5, {7}
    cf9c:	bne	448808 <fu_device_get_progress@plt+0x445204>
    cfa0:	mrc	7, 2, APSR_nzcv, cr2, cr5, {7}
    cfa4:	strbmi	r8, [r2], -r1, lsr #17
    cfa8:	orrle	r2, r0, r0, lsl #16
    cfac:			; <UNDEFINED> instruction: 0xf7ff4630
    cfb0:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    cfb4:	strcs	sp, [r0, #-384]	; 0xfffffe80
    cfb8:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    cfbc:	mrc	7, 7, APSR_nzcv, cr12, cr5, {7}
    cfc0:			; <UNDEFINED> instruction: 0xf7f64650
    cfc4:	ldrbt	lr, [r0], r0, ror #19
    cfc8:	svc	0x0044f7f5
    cfcc:	strtmi	r9, [r0], -r3
    cfd0:	blx	ff7c8fd8 <fu_device_get_progress@plt+0xff7c59d4>
    cfd4:	stmdbls	r3, {r0, r2, r5, r8, r9, fp, lr}
    cfd8:	ldrbtmi	r2, [fp], #-519	; 0xfffffdf9
    cfdc:	andls	r2, r0, r0, lsl #8
    cfe0:			; <UNDEFINED> instruction: 0xf7f54640
    cfe4:	usat	lr, #0, sl, lsl #30
    cfe8:			; <UNDEFINED> instruction: 0xf0004620
    cfec:	strmi	pc, [r1], fp, lsr #21
    cff0:			; <UNDEFINED> instruction: 0xf0004620
    cff4:	bmi	7cba98 <fu_device_get_progress@plt+0x7c8494>
    cff8:	stmdbeq	r5, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    cffc:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    d000:			; <UNDEFINED> instruction: 0xf8cd2110
    d004:	andls	r9, r0, r4
    d008:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    d00c:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d010:			; <UNDEFINED> instruction: 0xf7f5e6fa
    d014:	blmi	648c9c <fu_device_get_progress@plt+0x645698>
    d018:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    d01c:	strbmi	r4, [r0], -r1, lsl #12
    d020:	b	fef4b000 <fu_device_get_progress@plt+0xfef479fc>
    d024:	ldrtmi	lr, [r0], -r1, asr #13
    d028:			; <UNDEFINED> instruction: 0xf7fe2164
    d02c:	smlattcs	r1, r7, r8, pc	; <UNPREDICTABLE>
    d030:			; <UNDEFINED> instruction: 0x460c4630
    d034:			; <UNDEFINED> instruction: 0xff88f7fd
    d038:	stccs	7, cr14, [r0], {194}	; 0xc2
    d03c:			; <UNDEFINED> instruction: 0x4620d0bc
    d040:	ldm	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d044:			; <UNDEFINED> instruction: 0xf7f5e7b8
    d048:	svclt	0x0000eeee
    d04c:	andeq	r3, r0, ip, asr #24
    d050:	andeq	r3, r1, r2, lsl pc
    d054:	andeq	r0, r0, r0, ror #6
    d058:	andeq	r3, r1, r2, ror #29
    d05c:			; <UNDEFINED> instruction: 0x000037b8
    d060:	andeq	r3, r0, ip, asr r7
    d064:	andeq	r3, r0, r0, lsr #19
    d068:	andeq	r0, r0, r2, asr #25
    d06c:	andeq	r3, r0, r2, lsr r8
    d070:	andeq	r3, r0, lr, lsr #15
    d074:	andeq	r0, r0, lr, asr fp
    d078:	andeq	r3, r0, lr, lsr #13
    d07c:	ldrlt	r4, [r0, #-2062]	; 0xfffff7f2
    d080:	svchi	0x005bf3bf
    d084:	addlt	r4, r2, r8, ror r4
    d088:	vtbx.8	d6, {d15}, d3
    d08c:	movwls	r8, #8027	; 0x1f5b
    d090:			; <UNDEFINED> instruction: 0xb1239b01
    d094:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    d098:	andlt	r6, r2, r8, asr r8
    d09c:	stcne	13, cr11, [r4, #-64]	; 0xffffffc0
    d0a0:			; <UNDEFINED> instruction: 0xf7f54620
    d0a4:	stmdacs	r0, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    d0a8:			; <UNDEFINED> instruction: 0xf7ffd0f4
    d0ac:	strmi	pc, [r1], -sp, lsr #20
    d0b0:			; <UNDEFINED> instruction: 0xf7f64620
    d0b4:	strb	lr, [sp, r8, ror #19]!
    d0b8:	ldrdeq	r3, [r1], -r0
    d0bc:			; <UNDEFINED> instruction: 0x00013fbe
    d0c0:	svcmi	0x00f0e92d
    d0c4:	stc	6, cr4, [sp, #-16]!
    d0c8:	strmi	r8, [lr], -r2, lsl #22
    d0cc:	blmi	ff25fbf4 <fu_device_get_progress@plt+0xff25c5f0>
    d0d0:	cfstrdmi	mvd4, [r9, #488]	; 0x1e8
    d0d4:	ldmpl	r3, {r0, r1, r2, r4, r7, ip, sp, pc}^
    d0d8:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    d0dc:			; <UNDEFINED> instruction: 0xf04f9315
    d0e0:			; <UNDEFINED> instruction: 0xf7ff0300
    d0e4:	strmi	pc, [r1], -fp, asr #31
    d0e8:			; <UNDEFINED> instruction: 0xf7f54620
    d0ec:	blmi	ff1088ac <fu_device_get_progress@plt+0xff1052a8>
    d0f0:			; <UNDEFINED> instruction: 0xf8d3447b
    d0f4:			; <UNDEFINED> instruction: 0xf850b000
    d0f8:	biclt	r3, r3, fp
    d0fc:			; <UNDEFINED> instruction: 0xf04f2500
    d100:	strtmi	r0, [pc], -r1, lsl #18
    d104:			; <UNDEFINED> instruction: 0xf7f54628
    d108:			; <UNDEFINED> instruction: 0x4638ee58
    d10c:	mrc	7, 2, APSR_nzcv, cr4, cr5, {7}
    d110:	blmi	fee1fc04 <fu_device_get_progress@plt+0xfee1c600>
    d114:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d118:	blls	567188 <fu_device_get_progress@plt+0x563b84>
    d11c:			; <UNDEFINED> instruction: 0xf040405a
    d120:			; <UNDEFINED> instruction: 0x4648815d
    d124:	ldc	0, cr11, [sp], #92	; 0x5c
    d128:	pop	{r1, r8, r9, fp, pc}
    d12c:			; <UNDEFINED> instruction: 0x46808ff0
    d130:			; <UNDEFINED> instruction: 0xf7fe4620
    d134:			; <UNDEFINED> instruction: 0x4607f85b
    d138:	stc	7, cr15, [r4, #980]!	; 0x3d4
    d13c:	ldrtmi	r4, [r8], -r1, lsl #12
    d140:	stcl	7, cr15, [r2, #980]	; 0x3d4
    d144:	ldrbtmi	r4, [r9], #-2479	; 0xfffff651
    d148:	ldcl	7, cr15, [lr, #-980]!	; 0xfffffc2c
    d14c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    d150:			; <UNDEFINED> instruction: 0xf8dfd07a
    d154:	svcge	0x000ae2b4
    d158:			; <UNDEFINED> instruction: 0xf04f4bac
    d15c:	ldrbtmi	r0, [lr], #2305	; 0x901
    d160:	ldrbtmi	r4, [fp], #-1722	; 0xfffff946
    d164:	mnfeqs	f7, #0.5
    d168:	adcgt	pc, r4, #14614528	; 0xdf0000
    d16c:	bcc	448994 <fu_device_get_progress@plt+0x445390>
    d170:			; <UNDEFINED> instruction: 0x000fe8be
    d174:	ldm	lr!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    d178:	strls	r0, [r5, -pc]
    d17c:	smladls	r6, r4, pc, sl	; <UNPREDICTABLE>
    d180:	strgt	r9, [pc, -r5, lsl #30]
    d184:	muleq	r3, lr, r8
    d188:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    d18c:	smlabteq	r0, r7, r9, lr
    d190:	andeq	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    d194:	bcc	fe4489bc <fu_device_get_progress@plt+0xfe4453b8>
    d198:	svc	0x00c4f7f5
    d19c:	andslt	pc, ip, sp, asr #17
    d1a0:	andshi	pc, r4, sp, asr #17
    d1a4:			; <UNDEFINED> instruction: 0xb018f8dd
    d1a8:	ands	r4, sl, r7, lsl #12
    d1ac:			; <UNDEFINED> instruction: 0x4628b115
    d1b0:	svc	0x00e6f7f5
    d1b4:	andcs	r4, r1, #53477376	; 0x3300000
    d1b8:	strtmi	r2, [r0], -r0, lsl #2
    d1bc:	mrc2	7, 0, pc, cr6, cr13, {7}
    d1c0:	biclt	r4, r8, #5242880	; 0x500000
    d1c4:	mcr	7, 7, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    d1c8:			; <UNDEFINED> instruction: 0xf0402801
    d1cc:			; <UNDEFINED> instruction: 0x462980d7
    d1d0:			; <UNDEFINED> instruction: 0xf7f54638
    d1d4:			; <UNDEFINED> instruction: 0xf81aeef0
    d1d8:			; <UNDEFINED> instruction: 0xf1b99f08
    d1dc:			; <UNDEFINED> instruction: 0xf0000fff
    d1e0:			; <UNDEFINED> instruction: 0xf8da80bc
    d1e4:	tstcs	r3, r4
    d1e8:			; <UNDEFINED> instruction: 0xf04f4658
    d1ec:			; <UNDEFINED> instruction: 0xf88d0305
    d1f0:			; <UNDEFINED> instruction: 0xf88d9051
    d1f4:			; <UNDEFINED> instruction: 0xf88d3050
    d1f8:			; <UNDEFINED> instruction: 0xf7f58052
    d1fc:	cdp	15, 1, cr14, cr8, cr0, {2}
    d200:	blx	17d7a48 <fu_device_get_progress@plt+0x17d4444>
    d204:	orrcs	pc, r0, r8, lsl #7
    d208:	strbmi	r9, [fp], -r0, lsl #6
    d20c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx5
    d210:			; <UNDEFINED> instruction: 0xf7f50a90
    d214:	ldrtmi	lr, [r3], -lr, lsl #31
    d218:	tstcs	r0, sl, lsr #12
    d21c:			; <UNDEFINED> instruction: 0xf7fd4620
    d220:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    d224:	ldmdbmi	ip!, {r1, r6, r7, r8, ip, lr, pc}^
    d228:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d22c:	svc	0x00a2f7f5
    d230:			; <UNDEFINED> instruction: 0x4628b115
    d234:	svc	0x00a4f7f5
    d238:			; <UNDEFINED> instruction: 0x4638b11f
    d23c:			; <UNDEFINED> instruction: 0xf7f62700
    d240:	ldrtmi	lr, [sp], -r2, lsr #17
    d244:			; <UNDEFINED> instruction: 0xe75d46b9
    d248:	tstcs	r5, r2, lsr r6
    d24c:			; <UNDEFINED> instruction: 0xf7ff4620
    d250:	stmdacs	r0, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    d254:			; <UNDEFINED> instruction: 0x4632d056
    d258:	strtmi	r4, [r0], -r9, asr #12
    d25c:			; <UNDEFINED> instruction: 0xf97ef7ff
    d260:	suble	r2, pc, r0, lsl #16
    d264:	andcs	r4, r3, #53477376	; 0x3300000
    d268:	strtmi	r4, [r0], -r9, asr #12
    d26c:			; <UNDEFINED> instruction: 0xf9caf7ff
    d270:	suble	r2, r7, r0, lsl #16
    d274:			; <UNDEFINED> instruction: 0x464a4633
    d278:	strtmi	r4, [r0], -r9, asr #12
    d27c:	ldc2	7, cr15, [r6, #1012]!	; 0x3f4
    d280:	stmdacs	r0, {r1, r7, r9, sl, lr}
    d284:	stmdbge	r9, {r1, r2, r3, r4, r5, ip, lr, pc}
    d288:			; <UNDEFINED> instruction: 0xf7f64650
    d28c:	blls	287854 <fu_device_get_progress@plt+0x284250>
    d290:	teqle	pc, r4, lsl #22
    d294:	blt	2672a0 <fu_device_get_progress@plt+0x263c9c>
    d298:	andne	pc, fp, r8, asr #16
    d29c:	blcs	162b2b0 <fu_device_get_progress@plt+0x1627cac>
    d2a0:	blcs	7c14a4 <fu_device_get_progress@plt+0x7bdea0>
    d2a4:	ldmdami	sp, {r0, r2, r6, r8, ip, lr, pc}^
    d2a8:	ldrbtmi	r0, [r8], #-2569	; 0xfffff5f7
    d2ac:	ldc	7, cr15, [sl, #-980]!	; 0xfffffc2c
    d2b0:	strtmi	r4, [r0], -r7, lsl #12
    d2b4:			; <UNDEFINED> instruction: 0xff9af7fd
    d2b8:			; <UNDEFINED> instruction: 0xf7f94639
    d2bc:	strtmi	pc, [r0], -sp, lsl #31
    d2c0:			; <UNDEFINED> instruction: 0xff94f7fd
    d2c4:			; <UNDEFINED> instruction: 0x46804639
    d2c8:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    d2cc:	stc	7, cr15, [sl, #-980]!	; 0xfffffc2c
    d2d0:			; <UNDEFINED> instruction: 0xf7f54605
    d2d4:			; <UNDEFINED> instruction: 0x4601ecd8
    d2d8:			; <UNDEFINED> instruction: 0xf7f54640
    d2dc:			; <UNDEFINED> instruction: 0xf7f6ecf6
    d2e0:	bmi	14476c0 <fu_device_get_progress@plt+0x14440bc>
    d2e4:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    d2e8:	mcr	7, 0, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    d2ec:	strtmi	r4, [r0], -r1, lsl #12
    d2f0:	subsle	r2, ip, r0, lsl #18
    d2f4:	ldc2	7, cr15, [r0], {253}	; 0xfd
    d2f8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d2fc:			; <UNDEFINED> instruction: 0xf7f54650
    d300:	ldrbt	lr, [pc], r0, asr #30
    d304:	ldrtmi	r4, [r0], -r8, asr #18
    d308:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    d30c:			; <UNDEFINED> instruction: 0xf7f5462f
    d310:			; <UNDEFINED> instruction: 0xe6f7ef32
    d314:	ldc	7, cr15, [lr, #980]	; 0x3d4
    d318:	blmi	1134344 <fu_device_get_progress@plt+0x1130d40>
    d31c:	andcs	r2, r7, #0, 10
    d320:	ldrbtmi	r4, [fp], #-1583	; 0xfffff9d1
    d324:	strtmi	r9, [r9], r0, lsl #8
    d328:	ldrtmi	r4, [r0], -r1, lsl #12
    d32c:	ldcl	7, cr15, [r4, #-980]!	; 0xfffffc2c
    d330:			; <UNDEFINED> instruction: 0xf7f5e7e4
    d334:	cmpcs	r8, #144, 26	; 0x2400
    d338:	stmib	sp, {r1, r2, r3, r4, r9, sp}^
    d33c:			; <UNDEFINED> instruction: 0xf8583201
    d340:	strcs	r4, [r0, #-11]
    d344:	andcs	r4, r7, #59392	; 0xe800
    d348:	strtmi	r4, [r9], pc, lsr #12
    d34c:	strls	r4, [r0], #-1147	; 0xfffffb85
    d350:	ldrtmi	r4, [r0], -r1, lsl #12
    d354:	stcl	7, cr15, [r0, #-980]!	; 0xfffffc2c
    d358:			; <UNDEFINED> instruction: 0x4638e7d0
    d35c:			; <UNDEFINED> instruction: 0x8014f8dd
    d360:			; <UNDEFINED> instruction: 0xb01cf8dd
    d364:	mrrc2	7, 15, pc, r4, cr8	; <UNPREDICTABLE>
    d368:	svccs	0x00004682
    d36c:			; <UNDEFINED> instruction: 0xf1bad138
    d370:	orrle	r0, r8, r0, lsl #30
    d374:			; <UNDEFINED> instruction: 0x46574655
    d378:			; <UNDEFINED> instruction: 0xe6c346d1
    d37c:	stcl	7, cr15, [sl, #-980]!	; 0xfffffc2c
    d380:	strtmi	r9, [r8], -r5
    d384:	mcr	7, 0, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    d388:	stmdbls	r5, {r1, r3, r5, r8, r9, fp, lr}
    d38c:	ldrbtmi	r2, [fp], #-519	; 0xfffffdf9
    d390:	andhi	pc, r4, sp, asr #17
    d394:	andls	pc, r0, sp, asr #17
    d398:	ldrtmi	r9, [r0], -r2
    d39c:	ldc	7, cr15, [ip, #-980]!	; 0xfffffc2c
    d3a0:	stmdami	r5!, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}
    d3a4:			; <UNDEFINED> instruction: 0xf7f54478
    d3a8:			; <UNDEFINED> instruction: 0x4607ecbe
    d3ac:	strmi	lr, [r9], r1, lsl #15
    d3b0:			; <UNDEFINED> instruction: 0xff1cf7fd
    d3b4:			; <UNDEFINED> instruction: 0xf7f92101
    d3b8:			; <UNDEFINED> instruction: 0x4620fc77
    d3bc:			; <UNDEFINED> instruction: 0xff16f7fd
    d3c0:			; <UNDEFINED> instruction: 0xf7f92102
    d3c4:			; <UNDEFINED> instruction: 0xf7f5fc71
    d3c8:	blmi	7488e8 <fu_device_get_progress@plt+0x7452e4>
    d3cc:	strls	r2, [r0, -sl, lsl #4]
    d3d0:			; <UNDEFINED> instruction: 0x4601447b
    d3d4:			; <UNDEFINED> instruction: 0xf7f54630
    d3d8:	str	lr, [pc, r0, lsr #26]
    d3dc:	stc	7, cr15, [r2, #-980]!	; 0xfffffc2c
    d3e0:			; <UNDEFINED> instruction: 0xf7f54638
    d3e4:			; <UNDEFINED> instruction: 0xf1baefd0
    d3e8:			; <UNDEFINED> instruction: 0xf47f0f00
    d3ec:	strb	sl, [r1, ip, asr #30]
    d3f0:	andeq	r3, r1, r0, asr #23
    d3f4:	andeq	r0, r0, r0, ror #6
    d3f8:			; <UNDEFINED> instruction: 0x00013bb8
    d3fc:	andeq	r3, r1, r4, ror #30
    d400:	andeq	r3, r1, ip, ror fp
    d404:	andeq	r3, r0, r6, lsr #9
    d408:	andeq	r3, r0, r6, ror #16
    d40c:	strdeq	r3, [r0], -sl
    d410:	andeq	r0, r0, r0, asr r3
    d414:	ldrdeq	r0, [r0], -lr
    d418:	andeq	r3, r0, sl, asr r6
    d41c:	muleq	r0, r2, r6
    d420:			; <UNDEFINED> instruction: 0x000036be
    d424:			; <UNDEFINED> instruction: 0x000036b2
    d428:	ldrdeq	r3, [r0], -lr
    d42c:	andeq	r3, r0, r6, ror #11
    d430:	strdeq	r3, [r0], -r8
    d434:	andeq	r3, r0, r2, lsl r5
    d438:	muleq	r0, r0, r5
    d43c:	ldrdeq	r3, [r0], -r4
    d440:			; <UNDEFINED> instruction: 0xf7ffb508
    d444:	tstcs	r0, fp, lsl lr	; <UNPREDICTABLE>
    d448:			; <UNDEFINED> instruction: 0x4008e8bd
    d44c:	mcrlt	7, 7, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    d450:	svclt	0x00004770
    d454:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    d458:	addlt	r4, r4, r8, ror r4
    d45c:			; <UNDEFINED> instruction: 0xf7f5240c
    d460:	blmi	388638 <fu_device_get_progress@plt+0x385034>
    d464:	andcs	r9, r0, #0, 8
    d468:	movwls	r4, #5243	; 0x147b
    d46c:	andls	r4, r2, #11264	; 0x2c00
    d470:	ldrbtmi	r2, [fp], #-580	; 0xfffffdbc
    d474:	subscs	r4, r0, r1, lsl #12
    d478:	mcr	7, 6, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    d47c:			; <UNDEFINED> instruction: 0x46042114
    d480:	stcl	7, cr15, [r4], {245}	; 0xf5
    d484:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    d488:	strtmi	r4, [r0], -r2, lsl #12
    d48c:	andlt	r6, r4, sl, lsl r0
    d490:	svclt	0x0000bd10
    d494:	andeq	r3, r0, r4, lsr #11
    d498:			; <UNDEFINED> instruction: 0xffffffe5
    d49c:	andeq	r0, r0, pc, lsr #32
    d4a0:	ldrdeq	r3, [r1], -r6
    d4a4:			; <UNDEFINED> instruction: 0x4604b510
    d4a8:	ldmda	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d4ac:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    d4b0:	stmdblt	r3, {r0, r1, r3, fp, sp, lr}
    d4b4:			; <UNDEFINED> instruction: 0x4620bd10
    d4b8:			; <UNDEFINED> instruction: 0x4010e8bd
    d4bc:	svclt	0x00a4f7f5
    d4c0:	andeq	r3, r1, lr, lsr #23
    d4c4:	ldrlt	r4, [r0, #-2062]	; 0xfffff7f2
    d4c8:	svchi	0x005bf3bf
    d4cc:	addlt	r4, r2, r8, ror r4
    d4d0:	vtbx.8	d6, {d15}, d3
    d4d4:	movwls	r8, #8027	; 0x1f5b
    d4d8:			; <UNDEFINED> instruction: 0xb1239b01
    d4dc:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    d4e0:	andlt	r6, r2, r8, asr r8
    d4e4:	stcne	13, cr11, [r4, #-64]	; 0xffffffc0
    d4e8:			; <UNDEFINED> instruction: 0xf7f54620
    d4ec:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    d4f0:			; <UNDEFINED> instruction: 0xf7ffd0f4
    d4f4:	strmi	pc, [r1], -pc, lsr #31
    d4f8:			; <UNDEFINED> instruction: 0xf7f54620
    d4fc:	strb	lr, [sp, r4, asr #31]!
    d500:	muleq	r1, r0, fp
    d504:	andeq	r3, r1, lr, ror fp
    d508:			; <UNDEFINED> instruction: 0x4ef0e92d
    d50c:	pkhbtmi	r4, r9, pc, lsl #12	; <UNPREDICTABLE>
    d510:			; <UNDEFINED> instruction: 0xf8bd4616
    d514:	strmi	fp, [r2], r0, lsr #32
    d518:			; <UNDEFINED> instruction: 0xffd4f7ff
    d51c:			; <UNDEFINED> instruction: 0xf7f52100
    d520:	blmi	208f30 <fu_device_get_progress@plt+0x20592c>
    d524:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d528:			; <UNDEFINED> instruction: 0xf84018c4
    d52c:	blls	275540 <fu_device_get_progress@plt+0x271f3c>
    d530:	strls	lr, [r1], -r4, asr #19
    d534:			; <UNDEFINED> instruction: 0xf8a481a7
    d538:			; <UNDEFINED> instruction: 0x6123b00e
    d53c:	mrchi	8, 7, lr, cr0, cr13, {5}
    d540:	andeq	r3, r1, r8, lsr fp
    d544:			; <UNDEFINED> instruction: 0x4604b538
    d548:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    d54c:			; <UNDEFINED> instruction: 0xf7ff681d
    d550:	ldrhlt	pc, [ip, #-249]	; 0xffffff07	; <UNPREDICTABLE>
    d554:	strmi	r6, [r1], -r3, lsr #16
    d558:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    d55c:	mulle	r3, r8, r2
    d560:			; <UNDEFINED> instruction: 0xf7f54620
    d564:	tstlt	r8, ip, asr #30
    d568:			; <UNDEFINED> instruction: 0xbd385960
    d56c:	stmdbmi	r6, {r0, r2, r9, fp, lr}
    d570:	ldrbtmi	r4, [sl], #-2054	; 0xfffff7fa
    d574:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d578:	ldc	7, cr15, [r0, #-980]!	; 0xfffffc2c
    d57c:	ldclt	0, cr2, [r8, #-0]
    d580:	andeq	r3, r1, r2, lsl fp
    d584:	muleq	r0, r6, r4
    d588:	strdeq	r3, [r0], -r0
    d58c:	strdeq	r0, [r0], -r2
    d590:			; <UNDEFINED> instruction: 0x4604b538
    d594:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    d598:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    d59c:			; <UNDEFINED> instruction: 0xff92f7ff
    d5a0:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    d5a4:	tstlt	r3, r1, lsl #12
    d5a8:	addsmi	r6, r8, #1769472	; 0x1b0000
    d5ac:	strtmi	sp, [r0], -r3
    d5b0:	svc	0x0024f7f5
    d5b4:	stmdavs	r8!, {r3, r8, ip, sp, pc}^
    d5b8:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    d5bc:	stmdami	r7, {r1, r2, r9, fp, lr}
    d5c0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d5c4:	ldrbtmi	r3, [r8], #-280	; 0xfffffee8
    d5c8:	stc	7, cr15, [r8, #-980]	; 0xfffffc2c
    d5cc:	ldclt	0, cr2, [r8, #-0]
    d5d0:	andeq	r3, r1, r6, asr #21
    d5d4:	andeq	r3, r0, r4, lsr #9
    d5d8:	andeq	r3, r0, r6, asr #8
    d5dc:	andeq	r0, r0, r2, lsr #11
    d5e0:			; <UNDEFINED> instruction: 0x4604b538
    d5e4:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    d5e8:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    d5ec:			; <UNDEFINED> instruction: 0xff6af7ff
    d5f0:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    d5f4:	tstlt	r3, r1, lsl #12
    d5f8:	addsmi	r6, r8, #1769472	; 0x1b0000
    d5fc:	strtmi	sp, [r0], -r3
    d600:	mrc	7, 7, APSR_nzcv, cr12, cr5, {7}
    d604:	stmiavs	r8!, {r3, r8, ip, sp, pc}
    d608:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    d60c:	stmdami	r7, {r1, r2, r9, fp, lr}
    d610:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d614:	ldrbtmi	r3, [r8], #-300	; 0xfffffed4
    d618:	stcl	7, cr15, [r0], #980	; 0x3d4
    d61c:	ldclt	0, cr2, [r8, #-0]
    d620:	andeq	r3, r1, r6, ror sl
    d624:	andeq	r3, r0, r4, asr r4
    d628:	strdeq	r3, [r0], -r6
    d62c:	andeq	r0, r0, r2, asr r5
    d630:			; <UNDEFINED> instruction: 0x4604b538
    d634:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    d638:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    d63c:			; <UNDEFINED> instruction: 0xff42f7ff
    d640:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    d644:	tstlt	r3, r1, lsl #12
    d648:	addsmi	r6, r8, #1769472	; 0x1b0000
    d64c:	strtmi	sp, [r0], -r3
    d650:	mrc	7, 6, APSR_nzcv, cr4, cr5, {7}
    d654:	stmibhi	r8!, {r3, r8, ip, sp, pc}
    d658:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    d65c:	stmdami	r7, {r1, r2, r9, fp, lr}
    d660:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d664:	ldrbtmi	r3, [r8], #-328	; 0xfffffeb8
    d668:	ldc	7, cr15, [r8], #980	; 0x3d4
    d66c:	ldclt	0, cr2, [r8, #-0]
    d670:	andeq	r3, r1, r6, lsr #20
    d674:	andeq	r3, r0, r4, lsl #8
    d678:	andeq	r3, r0, r6, lsr #7
    d67c:	andeq	r0, r0, r2, lsl #10
    d680:			; <UNDEFINED> instruction: 0x4604b538
    d684:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    d688:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    d68c:			; <UNDEFINED> instruction: 0xff1af7ff
    d690:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    d694:	tstlt	r3, r1, lsl #12
    d698:	addsmi	r6, r8, #1769472	; 0x1b0000
    d69c:	strtmi	sp, [r0], -r3
    d6a0:	mcr	7, 5, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    d6a4:	stmibhi	r8!, {r3, r8, ip, sp, pc}^
    d6a8:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    d6ac:	stmdami	r7, {r1, r2, r9, fp, lr}
    d6b0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d6b4:	ldrbtmi	r3, [r8], #-348	; 0xfffffea4
    d6b8:	ldc	7, cr15, [r0], {245}	; 0xf5
    d6bc:	ldclt	0, cr2, [r8, #-0]
    d6c0:	ldrdeq	r3, [r1], -r6
    d6c4:			; <UNDEFINED> instruction: 0x000033b4
    d6c8:	andeq	r3, r0, r6, asr r3
    d6cc:			; <UNDEFINED> instruction: 0x000004b2
    d6d0:			; <UNDEFINED> instruction: 0x4604b538
    d6d4:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    d6d8:	strmi	r6, [r5], #-2077	; 0xfffff7e3
    d6dc:	mrc2	7, 7, pc, cr2, cr15, {7}
    d6e0:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}
    d6e4:	tstlt	r3, r1, lsl #12
    d6e8:	addsmi	r6, r8, #1769472	; 0x1b0000
    d6ec:	strtmi	sp, [r0], -r3
    d6f0:	mcr	7, 4, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    d6f4:	stmibhi	fp!, {r5, r8, ip, sp, pc}
    d6f8:	b	102fea0 <fu_device_get_progress@plt+0x102c89c>
    d6fc:	ldclt	0, cr4, [r8, #-12]!
    d700:	bmi	1dfb20 <fu_device_get_progress@plt+0x1dc51c>
    d704:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    d708:	cmncc	r4, sl, ror r4
    d70c:			; <UNDEFINED> instruction: 0xf7f54478
    d710:	andcs	lr, r0, r6, ror #24
    d714:	svclt	0x0000bd38
    d718:	andeq	r3, r1, r6, lsl #19
    d71c:	andeq	r3, r0, lr, asr r3
    d720:	andeq	r3, r0, r0, lsl #6
    d724:	andeq	r0, r0, ip, asr r4
    d728:	ldrblt	r4, [r0, #-2834]!	; 0xfffff4ee
    d72c:			; <UNDEFINED> instruction: 0x4604447b
    d730:	ldmdavs	sp, {r1, r2, r3, r9, sl, lr}
    d734:			; <UNDEFINED> instruction: 0xf7ff4405
    d738:	cmnlt	ip, r5, asr #29	; <UNPREDICTABLE>
    d73c:	strmi	r6, [r1], -r3, lsr #16
    d740:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    d744:	mulle	r3, r8, r2
    d748:			; <UNDEFINED> instruction: 0xf7f54620
    d74c:			; <UNDEFINED> instruction: 0xb128ee58
    d750:	andsmi	r6, lr, #704512	; 0xac000
    d754:	andcs	fp, r1, r4, lsl pc
    d758:	ldcllt	0, cr2, [r0, #-0]
    d75c:	bmi	1dfb7c <fu_device_get_progress@plt+0x1dc578>
    d760:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    d764:	orrcc	r4, r8, sl, ror r4
    d768:			; <UNDEFINED> instruction: 0xf7f54478
    d76c:	andcs	lr, r0, r8, lsr ip
    d770:	svclt	0x0000bd70
    d774:	andeq	r3, r1, r0, lsr r9
    d778:	andeq	r3, r0, r2, lsl #6
    d77c:	andeq	r3, r0, r4, lsr #5
    d780:	andeq	r0, r0, r0, lsl #8
    d784:	push	{r0, r1, r2, r4, r5, r8, r9, fp, lr}
    d788:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    d78c:	addlt	r4, r5, r4, lsl #12
    d790:	ldrdhi	pc, [r0], -r3
    d794:	mrc2	7, 4, pc, cr6, cr15, {7}
    d798:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    d79c:	eorsle	r2, sp, r0, lsl #24
    d7a0:	strmi	r6, [r1], -r3, lsr #16
    d7a4:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    d7a8:	mulle	r3, r8, r2
    d7ac:			; <UNDEFINED> instruction: 0xf7f54620
    d7b0:	orrslt	lr, r8, #608	; 0x260
    d7b4:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    d7b8:	bl	17cb794 <fu_device_get_progress@plt+0x17c8190>
    d7bc:			; <UNDEFINED> instruction: 0x9010f8d5
    d7c0:	andcs	r4, r0, r6, lsl #12
    d7c4:	bl	164b7a0 <fu_device_get_progress@plt+0x164819c>
    d7c8:	svceq	0x0001f019
    d7cc:	cmple	r3, r7, lsl #12
    d7d0:	svceq	0x0004f019
    d7d4:			; <UNDEFINED> instruction: 0xf019d13a
    d7d8:	teqle	r1, r2, lsl #30
    d7dc:	tstcs	r0, r8, lsr r6
    d7e0:	b	1ecb7bc <fu_device_get_progress@plt+0x1ec81b8>
    d7e4:	andne	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    d7e8:	stmdavs	fp!, {r1, r3, r5, r8, fp, sp, lr}^
    d7ec:	ldmdbmi	pc, {r8, ip, pc}	; <UNPREDICTABLE>
    d7f0:	andcc	lr, r1, #3358720	; 0x334000
    d7f4:			; <UNDEFINED> instruction: 0x46044479
    d7f8:	strls	r4, [r3], #-1584	; 0xfffff9d0
    d7fc:	stmibhi	sl!, {r0, r1, r3, r5, r6, r7, r8, fp, pc}
    d800:	bl	fec4b7dc <fu_device_get_progress@plt+0xfec481d8>
    d804:	ldrtmi	r2, [r0], -r0, lsl #2
    d808:	b	19cb7e4 <fu_device_get_progress@plt+0x19c81e0>
    d80c:	strtmi	r4, [r0], -r5, lsl #12
    d810:	b	ff4cb7ec <fu_device_get_progress@plt+0xff4c81e8>
    d814:	andlt	r4, r5, r8, lsr #12
    d818:	mvnshi	lr, #12386304	; 0xbd0000
    d81c:	strcs	r4, [r0], #-2324	; 0xfffff6ec
    d820:			; <UNDEFINED> instruction: 0x46254a14
    d824:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    d828:	orrscc	r4, ip, sl, ror r4
    d82c:			; <UNDEFINED> instruction: 0xf7f54478
    d830:			; <UNDEFINED> instruction: 0x4620ebd6
    d834:	b	ff04b810 <fu_device_get_progress@plt+0xff04820c>
    d838:	andlt	r4, r5, r8, lsr #12
    d83c:	mvnshi	lr, #12386304	; 0xbd0000
    d840:	ldrtmi	r4, [r8], -lr, lsl #18
    d844:			; <UNDEFINED> instruction: 0xf7f54479
    d848:	strb	lr, [r7, ip, lsr #24]
    d84c:	ldrtmi	r4, [r8], -ip, lsl #18
    d850:			; <UNDEFINED> instruction: 0xf7f54479
    d854:	ldr	lr, [lr, r6, lsr #24]!
    d858:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
    d85c:	stc	7, cr15, [r0], #-980	; 0xfffffc2c
    d860:	svclt	0x0000e7b6
    d864:	ldrdeq	r3, [r1], -r2
    d868:	strdeq	r0, [r0], -lr
    d86c:	andeq	r3, r0, r0, lsr r2
    d870:	andeq	r3, r0, lr, lsr r2
    d874:	andeq	r3, r0, r0, ror #3
    d878:	andeq	r0, r0, ip, lsr r3
    d87c:	ldrdeq	r3, [r0], -ip
    d880:	andeq	r2, r0, r8, lsr #12
    d884:	andeq	r0, r0, lr, lsr #29
    d888:	svclt	0x00081e4a
    d88c:			; <UNDEFINED> instruction: 0xf0c04770
    d890:	addmi	r8, r8, #36, 2
    d894:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    d898:			; <UNDEFINED> instruction: 0xf0004211
    d89c:	blx	fec2dd00 <fu_device_get_progress@plt+0xfec2a6fc>
    d8a0:	blx	fec8a6a8 <fu_device_get_progress@plt+0xfec870a4>
    d8a4:	bl	fe8ca2b0 <fu_device_get_progress@plt+0xfe8c6cac>
    d8a8:			; <UNDEFINED> instruction: 0xf1c30303
    d8ac:	andge	r0, r4, #2080374784	; 0x7c000000
    d8b0:	movwne	lr, #15106	; 0x3b02
    d8b4:	andeq	pc, r0, #79	; 0x4f
    d8b8:	svclt	0x0000469f
    d8bc:	andhi	pc, r0, pc, lsr #7
    d8c0:	svcvc	0x00c1ebb0
    d8c4:	bl	10bd4cc <fu_device_get_progress@plt+0x10b9ec8>
    d8c8:	svclt	0x00280202
    d8cc:	sbcvc	lr, r1, r0, lsr #23
    d8d0:	svcvc	0x0081ebb0
    d8d4:	bl	10bd4dc <fu_device_get_progress@plt+0x10b9ed8>
    d8d8:	svclt	0x00280202
    d8dc:	addvc	lr, r1, r0, lsr #23
    d8e0:	svcvc	0x0041ebb0
    d8e4:	bl	10bd4ec <fu_device_get_progress@plt+0x10b9ee8>
    d8e8:	svclt	0x00280202
    d8ec:	subvc	lr, r1, r0, lsr #23
    d8f0:	svcvc	0x0001ebb0
    d8f4:	bl	10bd4fc <fu_device_get_progress@plt+0x10b9ef8>
    d8f8:	svclt	0x00280202
    d8fc:	andvc	lr, r1, r0, lsr #23
    d900:	svcvs	0x00c1ebb0
    d904:	bl	10bd50c <fu_device_get_progress@plt+0x10b9f08>
    d908:	svclt	0x00280202
    d90c:	sbcvs	lr, r1, r0, lsr #23
    d910:	svcvs	0x0081ebb0
    d914:	bl	10bd51c <fu_device_get_progress@plt+0x10b9f18>
    d918:	svclt	0x00280202
    d91c:	addvs	lr, r1, r0, lsr #23
    d920:	svcvs	0x0041ebb0
    d924:	bl	10bd52c <fu_device_get_progress@plt+0x10b9f28>
    d928:	svclt	0x00280202
    d92c:	subvs	lr, r1, r0, lsr #23
    d930:	svcvs	0x0001ebb0
    d934:	bl	10bd53c <fu_device_get_progress@plt+0x10b9f38>
    d938:	svclt	0x00280202
    d93c:	andvs	lr, r1, r0, lsr #23
    d940:	svcpl	0x00c1ebb0
    d944:	bl	10bd54c <fu_device_get_progress@plt+0x10b9f48>
    d948:	svclt	0x00280202
    d94c:	sbcpl	lr, r1, r0, lsr #23
    d950:	svcpl	0x0081ebb0
    d954:	bl	10bd55c <fu_device_get_progress@plt+0x10b9f58>
    d958:	svclt	0x00280202
    d95c:	addpl	lr, r1, r0, lsr #23
    d960:	svcpl	0x0041ebb0
    d964:	bl	10bd56c <fu_device_get_progress@plt+0x10b9f68>
    d968:	svclt	0x00280202
    d96c:	subpl	lr, r1, r0, lsr #23
    d970:	svcpl	0x0001ebb0
    d974:	bl	10bd57c <fu_device_get_progress@plt+0x10b9f78>
    d978:	svclt	0x00280202
    d97c:	andpl	lr, r1, r0, lsr #23
    d980:	svcmi	0x00c1ebb0
    d984:	bl	10bd58c <fu_device_get_progress@plt+0x10b9f88>
    d988:	svclt	0x00280202
    d98c:	sbcmi	lr, r1, r0, lsr #23
    d990:	svcmi	0x0081ebb0
    d994:	bl	10bd59c <fu_device_get_progress@plt+0x10b9f98>
    d998:	svclt	0x00280202
    d99c:	addmi	lr, r1, r0, lsr #23
    d9a0:	svcmi	0x0041ebb0
    d9a4:	bl	10bd5ac <fu_device_get_progress@plt+0x10b9fa8>
    d9a8:	svclt	0x00280202
    d9ac:	submi	lr, r1, r0, lsr #23
    d9b0:	svcmi	0x0001ebb0
    d9b4:	bl	10bd5bc <fu_device_get_progress@plt+0x10b9fb8>
    d9b8:	svclt	0x00280202
    d9bc:	andmi	lr, r1, r0, lsr #23
    d9c0:	svccc	0x00c1ebb0
    d9c4:	bl	10bd5cc <fu_device_get_progress@plt+0x10b9fc8>
    d9c8:	svclt	0x00280202
    d9cc:	sbccc	lr, r1, r0, lsr #23
    d9d0:	svccc	0x0081ebb0
    d9d4:	bl	10bd5dc <fu_device_get_progress@plt+0x10b9fd8>
    d9d8:	svclt	0x00280202
    d9dc:	addcc	lr, r1, r0, lsr #23
    d9e0:	svccc	0x0041ebb0
    d9e4:	bl	10bd5ec <fu_device_get_progress@plt+0x10b9fe8>
    d9e8:	svclt	0x00280202
    d9ec:	subcc	lr, r1, r0, lsr #23
    d9f0:	svccc	0x0001ebb0
    d9f4:	bl	10bd5fc <fu_device_get_progress@plt+0x10b9ff8>
    d9f8:	svclt	0x00280202
    d9fc:	andcc	lr, r1, r0, lsr #23
    da00:	svccs	0x00c1ebb0
    da04:	bl	10bd60c <fu_device_get_progress@plt+0x10ba008>
    da08:	svclt	0x00280202
    da0c:	sbccs	lr, r1, r0, lsr #23
    da10:	svccs	0x0081ebb0
    da14:	bl	10bd61c <fu_device_get_progress@plt+0x10ba018>
    da18:	svclt	0x00280202
    da1c:	addcs	lr, r1, r0, lsr #23
    da20:	svccs	0x0041ebb0
    da24:	bl	10bd62c <fu_device_get_progress@plt+0x10ba028>
    da28:	svclt	0x00280202
    da2c:	subcs	lr, r1, r0, lsr #23
    da30:	svccs	0x0001ebb0
    da34:	bl	10bd63c <fu_device_get_progress@plt+0x10ba038>
    da38:	svclt	0x00280202
    da3c:	andcs	lr, r1, r0, lsr #23
    da40:	svcne	0x00c1ebb0
    da44:	bl	10bd64c <fu_device_get_progress@plt+0x10ba048>
    da48:	svclt	0x00280202
    da4c:	sbcne	lr, r1, r0, lsr #23
    da50:	svcne	0x0081ebb0
    da54:	bl	10bd65c <fu_device_get_progress@plt+0x10ba058>
    da58:	svclt	0x00280202
    da5c:	addne	lr, r1, r0, lsr #23
    da60:	svcne	0x0041ebb0
    da64:	bl	10bd66c <fu_device_get_progress@plt+0x10ba068>
    da68:	svclt	0x00280202
    da6c:	subne	lr, r1, r0, lsr #23
    da70:	svcne	0x0001ebb0
    da74:	bl	10bd67c <fu_device_get_progress@plt+0x10ba078>
    da78:	svclt	0x00280202
    da7c:	andne	lr, r1, r0, lsr #23
    da80:	svceq	0x00c1ebb0
    da84:	bl	10bd68c <fu_device_get_progress@plt+0x10ba088>
    da88:	svclt	0x00280202
    da8c:	sbceq	lr, r1, r0, lsr #23
    da90:	svceq	0x0081ebb0
    da94:	bl	10bd69c <fu_device_get_progress@plt+0x10ba098>
    da98:	svclt	0x00280202
    da9c:	addeq	lr, r1, r0, lsr #23
    daa0:	svceq	0x0041ebb0
    daa4:	bl	10bd6ac <fu_device_get_progress@plt+0x10ba0a8>
    daa8:	svclt	0x00280202
    daac:	subeq	lr, r1, r0, lsr #23
    dab0:	svceq	0x0001ebb0
    dab4:	bl	10bd6bc <fu_device_get_progress@plt+0x10ba0b8>
    dab8:	svclt	0x00280202
    dabc:	andeq	lr, r1, r0, lsr #23
    dac0:			; <UNDEFINED> instruction: 0x47704610
    dac4:	andcs	fp, r1, ip, lsl #30
    dac8:	ldrbmi	r2, [r0, -r0]!
    dacc:			; <UNDEFINED> instruction: 0xf281fab1
    dad0:	andseq	pc, pc, #-2147483600	; 0x80000030
    dad4:			; <UNDEFINED> instruction: 0xf002fa20
    dad8:	tstlt	r8, r0, ror r7
    dadc:	rscscc	pc, pc, pc, asr #32
    dae0:	stmdalt	lr, {ip, sp, lr, pc}
    dae4:	rscsle	r2, r8, r0, lsl #18
    dae8:	andmi	lr, r3, sp, lsr #18
    daec:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    daf0:			; <UNDEFINED> instruction: 0x4006e8bd
    daf4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    daf8:	smlatbeq	r3, r1, fp, lr
    dafc:	svclt	0x00004770
    db00:			; <UNDEFINED> instruction: 0xf04fb502
    db04:			; <UNDEFINED> instruction: 0xf7f50008
    db08:	vstrlt	s28, [r2, #-864]	; 0xfffffca0
    db0c:	mvnsmi	lr, #737280	; 0xb4000
    db10:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    db14:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    db18:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    db1c:	ldmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db20:	blne	1d9ed1c <fu_device_get_progress@plt+0x1d9b718>
    db24:	strhle	r1, [sl], -r6
    db28:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    db2c:	svccc	0x0004f855
    db30:	strbmi	r3, [sl], -r1, lsl #8
    db34:	ldrtmi	r4, [r8], -r1, asr #12
    db38:	adcmi	r4, r6, #152, 14	; 0x2600000
    db3c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    db40:	svclt	0x000083f8
    db44:	andeq	r3, r1, r2, lsr r0
    db48:	andeq	r3, r1, r8, lsr #32
    db4c:	svclt	0x00004770

Disassembly of section .fini:

0000db50 <.fini>:
    db50:	push	{r3, lr}
    db54:	pop	{r3, pc}
