
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_srs/|m0

#### START OF AREA REPORT #####[

Part:			XCVU19P-FSVA3824-1-E (Xilinx)

----------------------------------------------------------------------
########   Utilization report for  Top level view:   FB1_uC   ########
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5547               5547           100 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC:	5547 (51.50 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            4115               4115           100 %                
Shared LUTS     164                -82            100 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC:	4279 (39.73 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     2                  2              100 %                
=====================================================================
Total MEMORY ELEMENTS in the block FB1_uC:	2 (0.02 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     193                193            100 %                
================================================================
Total Distributed Memory in the block FB1_uC:	193 (1.79 % Utilization)


IO PADS
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
PADS     360                360            100 %                
================================================================
Total IO PADS in the block FB1_uC:	360 (3.34 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     4308               4226                                
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   FB1_uC_dut   ########
Instance path:   FB1_uC.FB1_uC_dut                              
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     140                140            2.52 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.FB1_uC_dut:	140 (1.30 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            430                430            10.4 %               
Shared LUTS     54                 -27            32.9 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.FB1_uC_dut:	484 (4.49 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     430                403                                 
====================================================================
---------------------------------------------------------
########   Utilization report for  cell:   ALU   ########
Instance path:   FB1_uC_dut.ALU                          
=========================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            276                276            6.71 %               
Shared LUTS     52                 -26            31.7 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC_dut.ALU:	328 (3.05 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     276                250                                 
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   ALUControl   ########
Instance path:   FB1_uC_dut.ALUControl                          
================================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            8                  8              0.1940 %             
Shared LUTS     2                  -1             1.22 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC_dut.ALUControl:	10 (0.09 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     8                  7                                   
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   EX_MEM   ########
Instance path:   FB1_uC_dut.EX_MEM                          
============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     136                136            2.45 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC_dut.EX_MEM:	136 (1.26 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
----------------------------------------------------------------
########   Utilization report for  cell:   Forwarding   ########
Instance path:   FB1_uC_dut.Forwarding                          
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     13                 13             0.3160 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC_dut.Forwarding:	13 (0.12 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     13                 13                                  
====================================================================
------------------------------------------------------------
########   Utilization report for  cell:   MUX3_1   ########
Instance path:   FB1_uC_dut.MUX3_1                          
============================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     68                 68             1.65 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC_dut.MUX3_1:	68 (0.63 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     68                 68                                  
====================================================================
--------------------------------------------------------------
########   Utilization report for  cell:   MUX3_1_0   ########
Instance path:   FB1_uC_dut.MUX3_1_0                          
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     65                 65             1.58 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC_dut.MUX3_1_0:	65 (0.60 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     65                 65                                  
====================================================================
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078   ########
Instance path:   FB1_uC.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078                              
===========================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC   ########
Instance path:   FB1_uC.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC                              
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     128                128            2.31 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC:	128 (1.19 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            190                190            4.62 %               
Shared LUTS     62                 -31            37.8 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC:	252 (2.34 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              50 %                 
=====================================================================
Total MEMORY ELEMENTS in the block FB1_uC.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC:	1 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     190                159                                 
====================================================================
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_controller_0s_1048576s_1s_4s_12s_48s_32s_2s_FB1_uC   ########
Instance path:   FB1_uC.hstdm_controller_0s_1048576s_1s_4s_12s_48s_32s_2s_FB1_uC                              
==============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     284                284            5.12 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_controller_0s_1048576s_1s_4s_12s_48s_32s_2s_FB1_uC:	284 (2.64 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            383                383            9.31 %               
Shared LUTS     36                 -18            22 %                 
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_controller_0s_1048576s_1s_4s_12s_48s_32s_2s_FB1_uC:	419 (3.89 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     9                  9              4.66 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_controller_0s_1048576s_1s_4s_12s_48s_32s_2s_FB1_uC:	9 (0.08 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     392                374                                 
====================================================================
----------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_memory_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_memory_Z1_FB1_uC                              
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     206                206            3.71 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_memory_Z1_FB1_uC:	206 (1.91 % Utilization)


COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            186                186            4.52 %               
Shared LUTS     12                 -6             7.32 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_memory_Z1_FB1_uC:	198 (1.84 % Utilization)


MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              50 %                 
=====================================================================
Total MEMORY ELEMENTS in the block FB1_uC.hstdm_memory_Z1_FB1_uC:	1 (0.01 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     186                180                                 
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_0_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_0_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_0_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_0_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_0_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_10_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_10_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_10_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_10_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_10_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_11_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_11_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_11_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_11_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_11_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_12_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_12_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_12_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_12_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_12_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_13_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_13_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_13_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_13_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_13_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_14_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_14_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_14_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_14_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_14_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_15_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_15_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_15_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_15_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_15_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_16_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_16_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_16_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_16_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_16_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_17_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_17_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_17_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_17_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_17_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_18_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_18_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_18_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_18_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_18_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_19_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_19_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_19_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_19_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_19_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_1_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_1_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_1_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_1_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_20_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_20_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_20_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_20_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_20_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_21_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_21_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_21_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_21_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_21_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_22_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_22_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_22_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_22_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_22_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_23_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_23_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_23_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_23_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_23_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_24_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_24_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_24_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_24_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_24_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_25_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_25_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_25_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_25_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_25_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_26_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_26_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_26_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_26_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_26_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_27_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_27_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_27_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_27_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_27_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_28_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_28_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_28_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_28_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_28_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_29_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_29_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_29_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_29_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_29_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_2_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_2_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_2_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_2_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_2_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_30_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_30_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_30_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_30_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_30_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_31_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_31_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_31_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_31_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_31_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_32_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_32_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_32_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_32_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_32_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_33_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_33_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_33_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_33_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_33_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_34_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_34_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_34_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_34_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_34_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_35_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_35_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_35_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_35_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_35_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_36_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_36_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_36_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_36_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_36_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_37_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_37_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_37_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_37_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_37_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_38_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_38_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_38_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_38_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_38_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_39_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_39_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_39_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_39_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_39_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_3_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_3_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_3_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_3_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_3_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_40_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_40_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_40_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_40_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_40_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_4_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_4_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_4_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_4_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_4_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_5_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_5_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_5_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_5_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_5_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_6_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_6_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_6_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_6_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_6_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_7_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_7_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_7_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_7_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_7_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_8_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_8_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_8_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_8_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_8_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_9_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_9_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_9_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_9_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_9_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_Z3_FB1_uC                              
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_Z3_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.9480 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_Z3_FB1_uC:	39 (0.36 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_rx_Z3_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uC                              
==============================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
--------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_trainer_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_rx_trainer_Z1_FB1_uC                              
================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     533                533            9.61 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_rx_trainer_Z1_FB1_uC:	533 (4.95 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     786                786            19.1 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_rx_trainer_Z1_FB1_uC:	786 (7.30 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     786                786                                 
====================================================================
-----------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_simulation_FB1_uC   ########
Instance path:   FB1_uC.hstdm_simulation_FB1_uC                              
=============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.09010 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_simulation_FB1_uC:	5 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     3                  3              0.07290 %            
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_simulation_FB1_uC:	3 (0.03 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     3                  3                                   
====================================================================
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_training_monitor_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_training_monitor_Z1_FB1_uC                              
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     261                261            4.71 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_training_monitor_Z1_FB1_uC:	261 (2.42 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     295                295            7.17 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_training_monitor_Z1_FB1_uC:	295 (2.74 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     295                295                                 
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_0_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_0_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_0_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_0_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_10_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_10_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_10_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_10_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_11_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_11_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_11_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_11_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_12_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_12_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_12_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_12_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_13_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_13_FB1_uC                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_13_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_13_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_1_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_1_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_1_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_2_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_2_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_2_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_2_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_3_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_3_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_3_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_3_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_4_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_4_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_4_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_4_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_5_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_5_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_5_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_5_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_6_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_6_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_6_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_6_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_7_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_7_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_7_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_7_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_8_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_8_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_8_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_8_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_9_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_9_FB1_uC                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_9_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_9_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_Z2_FB1_uC                              
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             1.23 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_Z2_FB1_uC:	68 (0.63 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2920 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_tx_Z2_FB1_uC:	12 (0.11 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uC                              
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.1440 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uC:	8 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uC                              
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.1440 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uC:	8 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uC                              
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.1440 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uC:	8 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uC                              
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.1440 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uC:	8 (0.07 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_14s_14s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_14s_14s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uC                              
=================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_18446744073709551615s_0s_16s_16s_20s_18446744073709551530s_ULTRASCALE_PLUS_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_18446744073709551615s_0s_16s_16s_20s_18446744073709551530s_ULTRASCALE_PLUS_Z1_FB1_uC                              
========================================================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uC                              
=================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uC                              
=================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_0_FB1_uC   ########
Instance path:   FB1_uC.hstdm_ultrascale_plle3_Z1_0_FB1_uC                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.2340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_ultrascale_plle3_Z1_0_FB1_uC:	13 (0.12 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1460 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_ultrascale_plle3_Z1_0_FB1_uC:	6 (0.06 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_ultrascale_plle3_Z1_0_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_ultrascale_plle3_Z1_1_FB1_uC                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.2340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_ultrascale_plle3_Z1_1_FB1_uC:	13 (0.12 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1460 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_ultrascale_plle3_Z1_1_FB1_uC:	6 (0.06 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_ultrascale_plle3_Z1_1_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_2_FB1_uC   ########
Instance path:   FB1_uC.hstdm_ultrascale_plle3_Z1_2_FB1_uC                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.2340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_ultrascale_plle3_Z1_2_FB1_uC:	13 (0.12 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1460 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_ultrascale_plle3_Z1_2_FB1_uC:	6 (0.06 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_ultrascale_plle3_Z1_2_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_FB1_uC   ########
Instance path:   FB1_uC.hstdm_ultrascale_plle3_Z1_FB1_uC                              
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.2340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uC.hstdm_ultrascale_plle3_Z1_FB1_uC:	13 (0.12 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1460 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uC.hstdm_ultrascale_plle3_Z1_FB1_uC:	6 (0.06 % Utilization)


Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              2.07 %               
================================================================
Total Distributed Memory in the block FB1_uC.hstdm_ultrascale_plle3_Z1_FB1_uC:	4 (0.04 % Utilization)


Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
#### START OF Block RAM DETAILED REPORT ####

Total Block RAMs: 2

hstdm_memory.memory_core.memory_inst_memory_inst_0_0
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			18
READ_WIDTH_B			18
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					00000
SRVAL_B					00000
DOA_REG					0
DOB_REG					0
----------------------------

haps_system_memory.memory_core.memory_inst_memory_inst_0_0
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			18
READ_WIDTH_B			18
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					00000
SRVAL_B					00000
DOA_REG					0
DOB_REG					0
----------------------------

#### END OF  Block RAM DETAILED REPORT ####


##### END OF AREA REPORT #####]

