INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/lab4/lab4.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/lab4/lab4.srcs/sources_1/new/ADDER_ARRAY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_ARRAY
INFO: [VRFC 10-311] analyzing module test_adderarray
