Modules for rapid development on pure Verilog HDL without vendor IP.	
Copy "parts.v" to project folder

In Xilinx ISE use: 
`include "parts.v"

In Altera Quartus: 
`include "parts.vh" (i.e. rename ".v" to ".vh")