// Seed: 2941783893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_5;
  always @(posedge id_4 or id_5) id_5 = id_5++;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    output tri1 id_4
);
  wire id_6;
  supply0 id_7;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
  assign modCall_1.id_5 = 0;
  always @(negedge 1) id_6 = 1;
endmodule
