INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/project_1/project_1.srcs/sources_1/new/gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
