#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep  4 08:06:33 2024
# Process ID: 23800
# Current directory: C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26340 C:\Users\Yicheng Zhou\OneDrive\Desktop\UIUC\ECE 496\FPGA_build\CAVLC\CAVLC.xpr
# Log file: C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/vivado.log
# Journal file: C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC\vivado.jou
# Running On: DESKTOP-AENBBM7, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17071 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.xpr}
update_compile_order -fileset sources_1
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new
file mkdir {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new}
close [ open {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new/tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new/tb.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
create_project project_1 {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1} -part xc7vx485tffg1157-1
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new
file mkdir {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new}
close [ open {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/cavlc.vhd} w ]
add_files {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/cavlc.vhd}}
update_compile_order -fileset sources_1
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sim_1/new
file mkdir {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sim_1/new}
close [ open {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sim_1/new/tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sim_1/new/tb.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/cavlc.vhd}}]
launch_simulation
launch_simulation
launch_simulation
source test.tcl
current_project CAVLC
launch_simulation
source test.tcl
current_project project_1
launch_simulation
source test.tcl
close_sim
close_project
launch_simulation -mode post-synthesis -type functional
launch_simulation
source test.tcl
close_sim
