Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 10:10:56 2022
| Host         : DESKTOP-CRRKENA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topModule_control_sets_placed.rpt
| Design       : topModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   245 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           37 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |              56 |           14 |
| Yes          | No                    | No                     |              24 |           11 |
| Yes          | No                    | Yes                    |              96 |           51 |
| Yes          | Yes                   | No                     |              96 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-----------------------------------------+--------------------+------------------+----------------+--------------+
|                     Clock Signal                     |              Enable Signal              |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+-----------------------------------------+--------------------+------------------+----------------+--------------+
|  controlU/controll/RF_we2_reg_i_2_n_0                |                                         |                    |                1 |              1 |         1.00 |
|  controlU/controll/IR_ld_reg_i_2_n_0                 |                                         |                    |                1 |              1 |         1.00 |
|  controlU/controll/isExternal_reg_i_2_n_0            |                                         |                    |                1 |              1 |         1.00 |
|  controlU/controll/RF_we1_reg_i_2_n_0                |                                         |                    |                1 |              1 |         1.00 |
|  controlU/controll/Reg_wr_sel1_reg_i_2_n_0           |                                         |                    |                1 |              1 |         1.00 |
|  controlU/controll/Reg_wr_sel2_reg_i_2_n_0           |                                         |                    |                1 |              1 |         1.00 |
|  controlU/controll/ALU_sel_reg[1]_i_1_n_0            |                                         |                    |                1 |              2 |         2.00 |
|  controlU/controll/M_re_reg_i_2_n_0                  |                                         |                    |                1 |              2 |         2.00 |
|  controlU/controll/RF_raddr2_reg[2]_i_2_n_0          |                                         |                    |                1 |              3 |         3.00 |
|  controlU/controll/RF_raddr1_reg[2]_i_2_n_0          |                                         |                    |                2 |              3 |         1.50 |
|  controlU/controll/RF_waddr2_reg[2]_i_2_n_0          |                                         |                    |                1 |              3 |         3.00 |
|  controlU/controll/RF_we1_reg_i_1_n_0                |                                         |                    |                1 |              3 |         3.00 |
|  controlU/controll/most_significant_B_reg[2]_i_1_n_0 |                                         |                    |                1 |              3 |         3.00 |
|  controlU/controll/M_add_reg[3]_i_1_n_0              |                                         |                    |                1 |              4 |         4.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[2]_2[0]       | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  controlU/controll/nextState_reg[0][3]_i_2_n_0       |                                         |                    |                2 |              4 |         2.00 |
|  controlU/controll/curState_reg[0][2]_0[0]           |                                         |                    |                1 |              4 |         4.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[1]_0[0]       | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[3]_9[0]       | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[3]_8[0]       | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  ram_reg[0][3]_i_3_n_0                               | controlU/controll/RF_waddr1_reg[1]_3[0] | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[3]_10[0]      | bottomButton_IBUF  |                3 |              4 |         1.33 |
|  ram_reg[0][3]_i_3_n_0                               | controlU/controll/RF_we1_reg_0[0]       | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  ram_reg[0][3]_i_3_n_0                               | controlU/controll/RF_waddr1_reg[1]_2[0] | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  ram_reg[0][3]_i_3_n_0                               | controlU/controll/RF_waddr1_reg[1]_0[0] | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  ram_reg[0][3]_i_3_n_0                               | controlU/controll/RF_waddr1_reg[1]_1[0] | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  ram_reg[0][3]_i_3_n_0                               | controlU/controll/RF_we1_reg_1[0]       | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  ram_reg[0][3]_i_3_n_0                               | controlU/controll/RF_waddr1_reg[2]_0[0] | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  ram_reg[0][3]_i_3_n_0                               | controlU/controll/RF_waddr1_reg[0]_0[0] | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/bottomButton[0]       |                    |                4 |              4 |         1.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[0]_2[0]       | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[0]_1[0]       | bottomButton_IBUF  |                3 |              4 |         1.33 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[0]_0[0]       | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[3]_11[0]      | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[3]_12[0]      | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[3]_15[0]      | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[3]_16[0]      | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[3]_14[0]      | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[3]_13[0]      | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[2]_0[0]       | bottomButton_IBUF  |                3 |              4 |         1.33 |
|  clk_out_BUFG                                        | controlU/controll/out_reg[2]_1[0]       | bottomButton_IBUF  |                2 |              4 |         2.00 |
|  clk_out_BUFG                                        |                                         | bottomButton_IBUF  |                3 |              7 |         2.33 |
|  ram_reg[0][3]_i_3_n_0                               | dataP/rf/readData2[3]_i_1_n_0           |                    |                4 |              8 |         2.00 |
|  controlU/controll/out_reg[11]_i_2_n_0               |                                         |                    |                5 |             12 |         2.40 |
|  clk_out_BUFG                                        | controlU/im/ram[1][11]_i_1_n_0          | bottomButton_IBUF  |                5 |             12 |         2.40 |
|  clk_out_BUFG                                        | controlU/im/ram[2][11]_i_1_n_0          | bottomButton_IBUF  |                5 |             12 |         2.40 |
|  clk_out_BUFG                                        | controlU/im/ram[7][11]_i_1_n_0          | bottomButton_IBUF  |                5 |             12 |         2.40 |
|  clk_out_BUFG                                        | controlU/im/ram                         | bottomButton_IBUF  |                6 |             12 |         2.00 |
|  clk_out_BUFG                                        | controlU/im/ram[3][11]_i_1_n_0          | bottomButton_IBUF  |                5 |             12 |         2.40 |
|  clk_out_BUFG                                        | controlU/im/ram[4][11]_i_1_n_0          | bottomButton_IBUF  |                6 |             12 |         2.00 |
|  clk_out_BUFG                                        | controlU/controll/E[0]                  |                    |                3 |             12 |         4.00 |
|  clk_out_BUFG                                        | controlU/im/ram[6][11]_i_1_n_0          | bottomButton_IBUF  |                5 |             12 |         2.40 |
|  clk_out_BUFG                                        | controlU/im/ram[5][11]_i_1_n_0          | bottomButton_IBUF  |                6 |             12 |         2.00 |
|  clk_out_BUFG                                        |                                         |                    |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG                                       |                                         |                    |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                                       |                                         | divide/clear       |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                                       |                                         | dataP/divide/clear |                7 |             28 |         4.00 |
+------------------------------------------------------+-----------------------------------------+--------------------+------------------+----------------+--------------+


