

================================================================
== Vivado HLS Report for 'get_input'
================================================================
* Date:           Tue May 26 00:50:39 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         6|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 1.3  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 4     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 4.1  |    ?|    ?|         6|          -|          -|     ?|    no    |
        | + Loop 4.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 4.3  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 5     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 5.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 6     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 6.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 20 
2 --> 3 14 
3 --> 4 
4 --> 5 10 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 
10 --> 11 12 
11 --> 10 
12 --> 13 2 
13 --> 12 
14 --> 15 17 
15 --> 16 14 
16 --> 15 
17 --> 18 35 
18 --> 19 17 
19 --> 18 
20 --> 21 32 
21 --> 22 
22 --> 23 28 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 22 
28 --> 29 30 
29 --> 28 
30 --> 31 20 
31 --> 30 
32 --> 33 17 
33 --> 34 32 
34 --> 33 
35 --> 36 17 
36 --> 35 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.75>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %s_depth), !map !13"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %fft_hdata_re), !map !19"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %fft_hdata_im), !map !25"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x float]* %in_data), !map !29"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in_linesize), !map !34"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %w), !map !39"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %h), !map !45"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n), !map !49"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %plane), !map !53"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %scale), !map !57"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @get_input_str) nounwind"   --->   Operation 47 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_read = call float @_ssdm_op_Read.ap_auto.float(float %scale)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:26]   --->   Operation 48 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%plane_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plane)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:26]   --->   Operation 49 'read' 'plane_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:26]   --->   Operation 50 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %h)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:26]   --->   Operation 51 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %w)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:26]   --->   Operation 52 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.78ns)   --->   "%sub_ln29 = sub nsw i32 %n_read, %w_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 53 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln29, i32 31)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 54 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.78ns)   --->   "%sub_ln29_2 = sub i32 0, %sub_ln29" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 55 'sub' 'sub_ln29_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln29_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln29_2, i32 1, i32 31)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 56 'partselect' 'lshr_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i31 %lshr_ln29_1 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 57 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.76ns)   --->   "%sub_ln29_3 = sub i32 0, %zext_ln29" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 58 'sub' 'sub_ln29_3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln29_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln29, i32 1, i32 31)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 59 'partselect' 'lshr_ln29_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i31 %lshr_ln29_2 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 60 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.63ns)   --->   "%iw = select i1 %tmp_2, i32 %sub_ln29_3, i32 %zext_ln29_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 61 'select' 'iw' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.78ns)   --->   "%sub_ln29_1 = sub nsw i32 %n_read, %h_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 62 'sub' 'sub_ln29_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln29_1, i32 31)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 63 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.78ns)   --->   "%sub_ln29_4 = sub i32 0, %sub_ln29_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 64 'sub' 'sub_ln29_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%lshr_ln29_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln29_4, i32 1, i32 31)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 65 'partselect' 'lshr_ln29_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i31 %lshr_ln29_4 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 66 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.76ns)   --->   "%sub_ln29_5 = sub i32 0, %zext_ln29_2" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 67 'sub' 'sub_ln29_5' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln29_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln29_1, i32 1, i32 31)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 68 'partselect' 'lshr_ln29_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i31 %lshr_ln29_5 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 69 'zext' 'zext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.63ns)   --->   "%ih = select i1 %tmp_3, i32 %sub_ln29_5, i32 %zext_ln29_3" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29]   --->   Operation 70 'select' 'ih' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%s_depth_read = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %s_depth)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:32]   --->   Operation 71 'read' 's_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.54ns)   --->   "%icmp_ln32 = icmp eq i32 %s_depth_read, 8" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:32]   --->   Operation 72 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i32 %plane_read to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:34]   --->   Operation 73 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %plane_read to i8" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 74 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln37_2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln37, i3 0)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 75 'bitconcatenate' 'sext_ln37_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i32 %plane_read to i10" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 76 'trunc' 'trunc_ln37_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln37_3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %trunc_ln37_1, i1 false)" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 77 'bitconcatenate' 'sext_ln37_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.42ns)   --->   "%add_ln37_4 = add i11 %sext_ln37_2_cast, %sext_ln37_3_cast" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 78 'add' 'add_ln37_4' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%in_linesize_addr = getelementptr [100 x i32]* %in_linesize, i64 0, i64 %sext_ln34" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:34]   --->   Operation 79 'getelementptr' 'in_linesize_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.78ns)   --->   "%x_12 = sub nsw i32 %n_read, %iw" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:46]   --->   Operation 80 'sub' 'x_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln47 = add i32 -1, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 81 'add' 'add_ln47' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.78ns)   --->   "%sub_ln47 = sub i32 %add_ln47, %iw" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 82 'sub' 'sub_ln47' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader10.preheader, label %.preheader4.preheader" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:32]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.06ns)   --->   "br label %.preheader4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:66]   --->   Operation 84 'br' <Predicate = (!icmp_ln32)> <Delay = 1.06>
ST_1 : Operation 85 [1/1] (1.06ns)   --->   "br label %.preheader10" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:33]   --->   Operation 85 'br' <Predicate = (icmp_ln32)> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%y_3 = phi i31 [ %y_11, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 86 'phi' 'y_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i31 %y_3 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:66]   --->   Operation 87 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.54ns)   --->   "%icmp_ln66 = icmp slt i32 %zext_ln66, %h_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:66]   --->   Operation 88 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.76ns)   --->   "%y_11 = add i31 %y_3, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:66]   --->   Operation 89 'add' 'y_11' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %13, label %.preheader2.preheader" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:66]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (2.66ns)   --->   "%in_linesize_load_1 = load i32* %in_linesize_addr, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:67]   --->   Operation 91 'load' 'in_linesize_load_1' <Predicate = (icmp_ln66)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i31 %y_3 to i5" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:67]   --->   Operation 92 'trunc' 'trunc_ln67_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.78ns)   --->   "%add_ln70 = add nsw i32 %zext_ln66, %ih" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 93 'add' 'add_ln70' <Predicate = (icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (6.58ns)   --->   "%mul_ln87 = mul nsw i32 %ih, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 94 'mul' 'mul_ln87' <Predicate = (!icmp_ln66)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.06ns)   --->   "br label %.preheader2" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:85]   --->   Operation 95 'br' <Predicate = (!icmp_ln66)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 8.36>
ST_3 : Operation 96 [1/2] (2.66ns)   --->   "%in_linesize_load_1 = load i32* %in_linesize_addr, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:67]   --->   Operation 96 'load' 'in_linesize_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %in_linesize_load_1 to i5" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:67]   --->   Operation 97 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.42ns)   --->   "%mul_ln70_1 = mul i5 %trunc_ln67, %trunc_ln67_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 98 'mul' 'mul_ln70_1' <Predicate = true> <Delay = 2.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (6.58ns)   --->   "%mul_ln70 = mul nsw i32 %n_read, %add_ln70" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 99 'mul' 'mul_ln70' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.78ns)   --->   "%add_ln70_1 = add i32 %mul_ln70, %iw" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 100 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.06ns)   --->   "br label %14" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:69]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.06>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%x_5 = phi i31 [ 0, %13 ], [ %x_10, %15 ]"   --->   Operation 102 'phi' 'x_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i31 %x_5 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:69]   --->   Operation 103 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.54ns)   --->   "%icmp_ln69 = icmp slt i32 %zext_ln69, %w_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:69]   --->   Operation 104 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.76ns)   --->   "%x_10 = add i31 %x_5, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:69]   --->   Operation 105 'add' 'x_10' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %15, label %.preheader3.preheader" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:69]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i31 %x_5 to i5" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 107 'trunc' 'trunc_ln70' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.33ns)   --->   "%add_ln70_2 = add i5 %trunc_ln70, %mul_ln70_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 108 'add' 'add_ln70_2' <Predicate = (icmp_ln69)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i5 %add_ln70_2 to i11" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 109 'sext' 'sext_ln70_1' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.42ns)   --->   "%add_ln70_4 = add i11 %add_ln37_4, %sext_ln70_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 110 'add' 'add_ln70_4' <Predicate = (icmp_ln69)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i11 %add_ln70_4 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 111 'sext' 'sext_ln70_2' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%in_data_addr_1 = getelementptr [1000 x float]* %in_data, i64 0, i64 %sext_ln70_2" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 112 'getelementptr' 'in_data_addr_1' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (2.66ns)   --->   "%in_data_load_1 = load float* %in_data_addr_1, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 113 'load' 'in_data_load_1' <Predicate = (icmp_ln69)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 114 [1/1] (1.78ns)   --->   "%add_ln70_3 = add i32 %zext_ln69, %add_ln70_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 114 'add' 'add_ln70_3' <Predicate = (icmp_ln69)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i32 %add_ln70_1 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75]   --->   Operation 115 'sext' 'sext_ln75' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_3 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln75" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75]   --->   Operation 116 'getelementptr' 'fft_hdata_re_addr_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.06ns)   --->   "br label %.preheader3" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:74]   --->   Operation 117 'br' <Predicate = (!icmp_ln69)> <Delay = 1.06>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 118 [1/2] (2.66ns)   --->   "%in_data_load_1 = load float* %in_data_addr_1, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 118 'load' 'in_data_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 119 [3/3] (8.28ns)   --->   "%tmp_1 = fmul float %in_data_load_1, %scale_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 119 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 120 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %in_data_load_1, %scale_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 120 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 121 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %in_data_load_1, %scale_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 121 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i32 %add_ln70_3 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 122 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_2 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln70" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 123 'getelementptr' 'fft_hdata_re_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.42ns)   --->   "store float %tmp_1, float* %fft_hdata_re_addr_2, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr_1 = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln70" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:71]   --->   Operation 125 'getelementptr' 'fft_hdata_im_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr_1, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:71]   --->   Operation 126 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "br label %14" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:69]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.78>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%x_6 = phi i31 [ %x_14, %16 ], [ 0, %.preheader3.preheader ]"   --->   Operation 128 'phi' 'x_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i31 %x_6 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:74]   --->   Operation 129 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.54ns)   --->   "%icmp_ln74 = icmp slt i32 %zext_ln74, %iw" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:74]   --->   Operation 130 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.76ns)   --->   "%x_14 = add i31 %x_6, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:74]   --->   Operation 131 'add' 'x_14' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %16, label %17" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:74]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [2/2] (1.42ns)   --->   "%fft_hdata_re_load_2 = load float* %fft_hdata_re_addr_3, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75]   --->   Operation 133 'load' 'fft_hdata_re_load_2' <Predicate = (icmp_ln74)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 134 [1/1] (1.78ns)   --->   "%add_ln80 = add i32 %sub_ln47, %mul_ln70" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80]   --->   Operation 134 'add' 'add_ln80' <Predicate = (!icmp_ln74)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i32 %add_ln80 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80]   --->   Operation 135 'sext' 'sext_ln80' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_9 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln80" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80]   --->   Operation 136 'getelementptr' 'fft_hdata_re_addr_9' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.06ns)   --->   "br label %18" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:79]   --->   Operation 137 'br' <Predicate = (!icmp_ln74)> <Delay = 1.06>

State 11 <SV = 5> <Delay = 3.21>
ST_11 : Operation 138 [1/2] (1.42ns)   --->   "%fft_hdata_re_load_2 = load float* %fft_hdata_re_addr_3, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75]   --->   Operation 138 'load' 'fft_hdata_re_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 139 [1/1] (1.78ns)   --->   "%add_ln75 = add nsw i32 %zext_ln74, %mul_ln70" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75]   --->   Operation 139 'add' 'add_ln75' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i32 %add_ln75 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75]   --->   Operation 140 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_8 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln75_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75]   --->   Operation 141 'getelementptr' 'fft_hdata_re_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (1.42ns)   --->   "store float %fft_hdata_re_load_2, float* %fft_hdata_re_addr_8, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr_4 = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln75_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:76]   --->   Operation 143 'getelementptr' 'fft_hdata_im_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr_4, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:76]   --->   Operation 144 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "br label %.preheader3" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:74]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.78>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%x_7 = phi i32 [ %x_12, %17 ], [ %x_18, %19 ]"   --->   Operation 146 'phi' 'x_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.54ns)   --->   "%icmp_ln79 = icmp slt i32 %x_7, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:79]   --->   Operation 147 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %19, label %.preheader4.loopexit" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:79]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [2/2] (1.42ns)   --->   "%fft_hdata_re_load_6 = load float* %fft_hdata_re_addr_9, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80]   --->   Operation 149 'load' 'fft_hdata_re_load_6' <Predicate = (icmp_ln79)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 150 [1/1] (1.78ns)   --->   "%add_ln80_1 = add nsw i32 %x_7, %mul_ln70" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80]   --->   Operation 150 'add' 'add_ln80_1' <Predicate = (icmp_ln79)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (1.78ns)   --->   "%x_18 = add nsw i32 %x_7, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:79]   --->   Operation 151 'add' 'x_18' <Predicate = (icmp_ln79)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 152 'br' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.85>
ST_13 : Operation 153 [1/2] (1.42ns)   --->   "%fft_hdata_re_load_6 = load float* %fft_hdata_re_addr_9, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80]   --->   Operation 153 'load' 'fft_hdata_re_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i32 %add_ln80_1 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80]   --->   Operation 154 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_15 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln80_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80]   --->   Operation 155 'getelementptr' 'fft_hdata_re_addr_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (1.42ns)   --->   "store float %fft_hdata_re_load_6, float* %fft_hdata_re_addr_15, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80]   --->   Operation 156 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr_8 = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln80_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:81]   --->   Operation 157 'getelementptr' 'fft_hdata_im_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr_8, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:81]   --->   Operation 158 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "br label %18" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:79]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 8.36>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%y_4 = phi i31 [ 0, %.preheader2.preheader ], [ %y_14, %.preheader2.loopexit ]"   --->   Operation 160 'phi' 'y_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i32 [ 0, %.preheader2.preheader ], [ %add_ln85, %.preheader2.loopexit ]" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:85]   --->   Operation 161 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (1.78ns)   --->   "%add_ln85 = add i32 %phi_mul4, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:85]   --->   Operation 162 'add' 'add_ln85' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i31 %y_4 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:85]   --->   Operation 163 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (1.54ns)   --->   "%icmp_ln85 = icmp slt i32 %zext_ln85, %ih" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:85]   --->   Operation 164 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (1.76ns)   --->   "%y_14 = add i31 %y_4, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:85]   --->   Operation 165 'add' 'y_14' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %.preheader1.preheader, label %21" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:85]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (1.06ns)   --->   "br label %.preheader1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:86]   --->   Operation 167 'br' <Predicate = (icmp_ln85)> <Delay = 1.06>
ST_14 : Operation 168 [1/1] (1.78ns)   --->   "%y_15 = sub nsw i32 %n_read, %ih" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:92]   --->   Operation 168 'sub' 'y_15' <Predicate = (!icmp_ln85)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (1.78ns)   --->   "%sub_ln94 = sub i32 %add_ln47, %ih" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 169 'sub' 'sub_ln94' <Predicate = (!icmp_ln85)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (6.58ns)   --->   "%mul_ln94 = mul nsw i32 %sub_ln94, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 170 'mul' 'mul_ln94' <Predicate = (!icmp_ln85)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (1.06ns)   --->   "br label %22" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:92]   --->   Operation 171 'br' <Predicate = (!icmp_ln85)> <Delay = 1.06>

State 15 <SV = 3> <Delay = 3.21>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%x_8 = phi i31 [ %x_15, %20 ], [ 0, %.preheader1.preheader ]"   --->   Operation 172 'phi' 'x_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i31 %x_8 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:86]   --->   Operation 173 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (1.54ns)   --->   "%icmp_ln86 = icmp slt i32 %zext_ln86, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:86]   --->   Operation 174 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (1.76ns)   --->   "%x_15 = add i31 %x_8, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:86]   --->   Operation 175 'add' 'x_15' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %20, label %.preheader2.loopexit" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:86]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (1.78ns)   --->   "%add_ln87 = add nsw i32 %zext_ln86, %mul_ln87" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 177 'add' 'add_ln87' <Predicate = (icmp_ln86)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i32 %add_ln87 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 178 'sext' 'sext_ln87' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_10 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln87" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 179 'getelementptr' 'fft_hdata_re_addr_10' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 180 [2/2] (1.42ns)   --->   "%fft_hdata_re_load_3 = load float* %fft_hdata_re_addr_10, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 180 'load' 'fft_hdata_re_load_3' <Predicate = (icmp_ln86)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 181 [1/1] (1.78ns)   --->   "%add_ln87_1 = add nsw i32 %zext_ln86, %phi_mul4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 181 'add' 'add_ln87_1' <Predicate = (icmp_ln86)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 182 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 2.85>
ST_16 : Operation 183 [1/2] (1.42ns)   --->   "%fft_hdata_re_load_3 = load float* %fft_hdata_re_addr_10, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 183 'load' 'fft_hdata_re_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i32 %add_ln87_1 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 184 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_11 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln87_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 185 'getelementptr' 'fft_hdata_re_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (1.42ns)   --->   "store float %fft_hdata_re_load_3, float* %fft_hdata_re_addr_11, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87]   --->   Operation 186 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr_5 = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln87_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:88]   --->   Operation 187 'getelementptr' 'fft_hdata_im_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr_5, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:88]   --->   Operation 188 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:86]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 6.58>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%y_5 = phi i32 [ %y_15, %21 ], [ %y_17, %24 ]"   --->   Operation 190 'phi' 'y_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (1.54ns)   --->   "%icmp_ln92 = icmp slt i32 %y_5, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:92]   --->   Operation 191 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln32)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %.preheader.preheader, label %.loopexit.loopexit" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:92]   --->   Operation 192 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (6.58ns)   --->   "%mul_ln94_1 = mul nsw i32 %y_5, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 193 'mul' 'mul_ln94_1' <Predicate = (!icmp_ln32 & icmp_ln92)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (1.06ns)   --->   "br label %.preheader" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:93]   --->   Operation 194 'br' <Predicate = (!icmp_ln32 & icmp_ln92)> <Delay = 1.06>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 195 'br' <Predicate = (!icmp_ln32 & !icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%y_2 = phi i32 [ %y, %9 ], [ %y_16, %12 ]"   --->   Operation 196 'phi' 'y_2' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (1.54ns)   --->   "%icmp_ln59 = icmp slt i32 %y_2, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:59]   --->   Operation 197 'icmp' 'icmp_ln59' <Predicate = (icmp_ln32)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.preheader5.preheader, label %.loopexit.loopexit12" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:59]   --->   Operation 198 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (6.58ns)   --->   "%mul_ln61_1 = mul nsw i32 %y_2, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 199 'mul' 'mul_ln61_1' <Predicate = (icmp_ln32 & icmp_ln59)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (1.06ns)   --->   "br label %.preheader5" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:60]   --->   Operation 200 'br' <Predicate = (icmp_ln32 & icmp_ln59)> <Delay = 1.06>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 201 'br' <Predicate = (icmp_ln32 & !icmp_ln59)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:99]   --->   Operation 202 'ret' <Predicate = (icmp_ln32 & !icmp_ln59) | (!icmp_ln32 & !icmp_ln92)> <Delay = 0.00>

State 18 <SV = 4> <Delay = 3.21>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%x_9 = phi i31 [ %x_19, %23 ], [ 0, %.preheader.preheader ]"   --->   Operation 203 'phi' 'x_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i31 %x_9 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:93]   --->   Operation 204 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (1.54ns)   --->   "%icmp_ln93 = icmp slt i32 %zext_ln93, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:93]   --->   Operation 205 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (1.76ns)   --->   "%x_19 = add i31 %x_9, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:93]   --->   Operation 206 'add' 'x_19' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %23, label %24" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:93]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (1.78ns)   --->   "%add_ln94 = add nsw i32 %zext_ln93, %mul_ln94" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 208 'add' 'add_ln94' <Predicate = (icmp_ln93)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i32 %add_ln94 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 209 'sext' 'sext_ln94' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_16 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln94" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 210 'getelementptr' 'fft_hdata_re_addr_16' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 211 [2/2] (1.42ns)   --->   "%fft_hdata_re_load_7 = load float* %fft_hdata_re_addr_16, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 211 'load' 'fft_hdata_re_load_7' <Predicate = (icmp_ln93)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 212 [1/1] (1.78ns)   --->   "%add_ln94_1 = add nsw i32 %zext_ln93, %mul_ln94_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 212 'add' 'add_ln94_1' <Predicate = (icmp_ln93)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (1.78ns)   --->   "%y_17 = add nsw i32 %y_5, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:92]   --->   Operation 213 'add' 'y_17' <Predicate = (!icmp_ln93)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "br label %22" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:92]   --->   Operation 214 'br' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 2.85>
ST_19 : Operation 215 [1/2] (1.42ns)   --->   "%fft_hdata_re_load_7 = load float* %fft_hdata_re_addr_16, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 215 'load' 'fft_hdata_re_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i32 %add_ln94_1 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 216 'sext' 'sext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_17 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln94_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 217 'getelementptr' 'fft_hdata_re_addr_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (1.42ns)   --->   "store float %fft_hdata_re_load_7, float* %fft_hdata_re_addr_17, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94]   --->   Operation 218 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr_9 = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln94_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:95]   --->   Operation 219 'getelementptr' 'fft_hdata_im_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr_9, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:95]   --->   Operation 220 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:93]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 1> <Delay = 6.58>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%y_0 = phi i31 [ %y_9, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 222 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i31 %y_0 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:33]   --->   Operation 223 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (1.54ns)   --->   "%icmp_ln33 = icmp slt i32 %zext_ln33, %h_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:33]   --->   Operation 224 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (1.76ns)   --->   "%y_9 = add i31 %y_0, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:33]   --->   Operation 225 'add' 'y_9' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %1, label %.preheader8.preheader" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:33]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [2/2] (2.66ns)   --->   "%in_linesize_load = load i32* %in_linesize_addr, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:34]   --->   Operation 227 'load' 'in_linesize_load' <Predicate = (icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i31 %y_0 to i5" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:34]   --->   Operation 228 'trunc' 'trunc_ln34_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (1.78ns)   --->   "%add_ln37 = add nsw i32 %zext_ln33, %ih" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 229 'add' 'add_ln37' <Predicate = (icmp_ln33)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 230 [1/1] (6.58ns)   --->   "%mul_ln54 = mul nsw i32 %ih, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 230 'mul' 'mul_ln54' <Predicate = (!icmp_ln33)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 231 [1/1] (1.06ns)   --->   "br label %.preheader8" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:52]   --->   Operation 231 'br' <Predicate = (!icmp_ln33)> <Delay = 1.06>

State 21 <SV = 2> <Delay = 8.36>
ST_21 : Operation 232 [1/2] (2.66ns)   --->   "%in_linesize_load = load i32* %in_linesize_addr, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:34]   --->   Operation 232 'load' 'in_linesize_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %in_linesize_load to i5" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:34]   --->   Operation 233 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (2.42ns)   --->   "%mul_ln37_1 = mul i5 %trunc_ln34, %trunc_ln34_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 234 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 2.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (6.58ns)   --->   "%mul_ln37 = mul nsw i32 %n_read, %add_ln37" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 235 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (1.78ns)   --->   "%add_ln37_1 = add i32 %mul_ln37, %iw" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 236 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (1.06ns)   --->   "br label %2" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:36]   --->   Operation 237 'br' <Predicate = true> <Delay = 1.06>

State 22 <SV = 3> <Delay = 5.43>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%x_0 = phi i31 [ 0, %1 ], [ %x, %3 ]"   --->   Operation 238 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i31 %x_0 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:36]   --->   Operation 239 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (1.54ns)   --->   "%icmp_ln36 = icmp slt i32 %zext_ln36, %w_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:36]   --->   Operation 240 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 241 [1/1] (1.76ns)   --->   "%x = add i31 %x_0, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:36]   --->   Operation 241 'add' 'x' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %3, label %.preheader9.preheader" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:36]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = trunc i31 %x_0 to i5" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 243 'trunc' 'trunc_ln37_2' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (1.33ns)   --->   "%add_ln37_2 = add i5 %trunc_ln37_2, %mul_ln37_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 244 'add' 'add_ln37_2' <Predicate = (icmp_ln36)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i5 %add_ln37_2 to i11" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 245 'sext' 'sext_ln37_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (1.42ns)   --->   "%add_ln37_5 = add i11 %add_ln37_4, %sext_ln37_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 246 'add' 'add_ln37_5' <Predicate = (icmp_ln36)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i11 %add_ln37_5 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 247 'sext' 'sext_ln37_2' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr [1000 x float]* %in_data, i64 0, i64 %sext_ln37_2" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 248 'getelementptr' 'in_data_addr' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 249 [2/2] (2.66ns)   --->   "%in_data_load = load float* %in_data_addr, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 249 'load' 'in_data_load' <Predicate = (icmp_ln36)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 250 [1/1] (1.78ns)   --->   "%add_ln37_3 = add i32 %zext_ln36, %add_ln37_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 250 'add' 'add_ln37_3' <Predicate = (icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i32 %add_ln37_1 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42]   --->   Operation 251 'sext' 'sext_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_1 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln42" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42]   --->   Operation 252 'getelementptr' 'fft_hdata_re_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (1.06ns)   --->   "br label %.preheader9" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:41]   --->   Operation 253 'br' <Predicate = (!icmp_ln36)> <Delay = 1.06>

State 23 <SV = 4> <Delay = 2.66>
ST_23 : Operation 254 [1/2] (2.66ns)   --->   "%in_data_load = load float* %in_data_addr, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 254 'load' 'in_data_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 24 <SV = 5> <Delay = 8.28>
ST_24 : Operation 255 [3/3] (8.28ns)   --->   "%tmp = fmul float %in_data_load, %scale_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 255 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 6> <Delay = 8.28>
ST_25 : Operation 256 [2/3] (8.28ns)   --->   "%tmp = fmul float %in_data_load, %scale_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 256 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 7> <Delay = 8.28>
ST_26 : Operation 257 [1/3] (8.28ns)   --->   "%tmp = fmul float %in_data_load, %scale_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 257 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 8> <Delay = 1.42>
ST_27 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i32 %add_ln37_3 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 258 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln37" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 259 'getelementptr' 'fft_hdata_re_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 260 [1/1] (1.42ns)   --->   "store float %tmp, float* %fft_hdata_re_addr, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37]   --->   Operation 260 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln37" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:38]   --->   Operation 261 'getelementptr' 'fft_hdata_im_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:38]   --->   Operation 262 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 263 [1/1] (0.00ns)   --->   "br label %2" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:36]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 4> <Delay = 1.78>
ST_28 : Operation 264 [1/1] (0.00ns)   --->   "%x_1 = phi i31 [ %x_11, %4 ], [ 0, %.preheader9.preheader ]"   --->   Operation 264 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i31 %x_1 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:41]   --->   Operation 265 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 266 [1/1] (1.54ns)   --->   "%icmp_ln41 = icmp slt i32 %zext_ln41, %iw" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:41]   --->   Operation 266 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 267 [1/1] (1.76ns)   --->   "%x_11 = add i31 %x_1, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:41]   --->   Operation 267 'add' 'x_11' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %4, label %5" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:41]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 269 [2/2] (1.42ns)   --->   "%fft_hdata_re_load = load float* %fft_hdata_re_addr_1, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42]   --->   Operation 269 'load' 'fft_hdata_re_load' <Predicate = (icmp_ln41)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 270 [1/1] (1.78ns)   --->   "%add_ln47_1 = add i32 %sub_ln47, %mul_ln37" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 270 'add' 'add_ln47_1' <Predicate = (!icmp_ln41)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i32 %add_ln47_1 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 271 'sext' 'sext_ln47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 272 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_5 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln47" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 272 'getelementptr' 'fft_hdata_re_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 273 [1/1] (1.06ns)   --->   "br label %6" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:46]   --->   Operation 273 'br' <Predicate = (!icmp_ln41)> <Delay = 1.06>

State 29 <SV = 5> <Delay = 3.21>
ST_29 : Operation 274 [1/2] (1.42ns)   --->   "%fft_hdata_re_load = load float* %fft_hdata_re_addr_1, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42]   --->   Operation 274 'load' 'fft_hdata_re_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 275 [1/1] (1.78ns)   --->   "%add_ln42 = add nsw i32 %zext_ln41, %mul_ln37" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42]   --->   Operation 275 'add' 'add_ln42' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i32 %add_ln42 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42]   --->   Operation 276 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_4 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln42_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42]   --->   Operation 277 'getelementptr' 'fft_hdata_re_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 278 [1/1] (1.42ns)   --->   "store float %fft_hdata_re_load, float* %fft_hdata_re_addr_4, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42]   --->   Operation 278 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 279 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr_2 = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln42_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:43]   --->   Operation 279 'getelementptr' 'fft_hdata_im_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr_2, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:43]   --->   Operation 280 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "br label %.preheader9" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:41]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 5> <Delay = 1.78>
ST_30 : Operation 282 [1/1] (0.00ns)   --->   "%x_2 = phi i32 [ %x_12, %5 ], [ %x_16, %7 ]"   --->   Operation 282 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 283 [1/1] (1.54ns)   --->   "%icmp_ln46 = icmp slt i32 %x_2, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:46]   --->   Operation 283 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 284 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %7, label %.preheader10.loopexit" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:46]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 285 [2/2] (1.42ns)   --->   "%fft_hdata_re_load_4 = load float* %fft_hdata_re_addr_5, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 285 'load' 'fft_hdata_re_load_4' <Predicate = (icmp_ln46)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_30 : Operation 286 [1/1] (1.78ns)   --->   "%add_ln47_2 = add nsw i32 %x_2, %mul_ln37" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 286 'add' 'add_ln47_2' <Predicate = (icmp_ln46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 287 [1/1] (1.78ns)   --->   "%x_16 = add nsw i32 %x_2, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:46]   --->   Operation 287 'add' 'x_16' <Predicate = (icmp_ln46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 288 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 31 <SV = 6> <Delay = 2.85>
ST_31 : Operation 289 [1/2] (1.42ns)   --->   "%fft_hdata_re_load_4 = load float* %fft_hdata_re_addr_5, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 289 'load' 'fft_hdata_re_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i32 %add_ln47_2 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 290 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 291 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_12 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln47_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 291 'getelementptr' 'fft_hdata_re_addr_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 292 [1/1] (1.42ns)   --->   "store float %fft_hdata_re_load_4, float* %fft_hdata_re_addr_12, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47]   --->   Operation 292 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr_6 = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln47_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:48]   --->   Operation 293 'getelementptr' 'fft_hdata_im_addr_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 294 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr_6, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:48]   --->   Operation 294 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 295 [1/1] (0.00ns)   --->   "br label %6" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:46]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 2> <Delay = 8.36>
ST_32 : Operation 296 [1/1] (0.00ns)   --->   "%y_1 = phi i31 [ 0, %.preheader8.preheader ], [ %y_13, %.preheader8.loopexit ]"   --->   Operation 296 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 297 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %.preheader8.preheader ], [ %add_ln52, %.preheader8.loopexit ]" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:52]   --->   Operation 297 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 298 [1/1] (1.78ns)   --->   "%add_ln52 = add i32 %phi_mul, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:52]   --->   Operation 298 'add' 'add_ln52' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i31 %y_1 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:52]   --->   Operation 299 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 300 [1/1] (1.54ns)   --->   "%icmp_ln52 = icmp slt i32 %zext_ln52, %ih" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:52]   --->   Operation 300 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 301 [1/1] (1.76ns)   --->   "%y_13 = add i31 %y_1, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:52]   --->   Operation 301 'add' 'y_13' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 302 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.preheader7.preheader, label %9" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:52]   --->   Operation 302 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 303 [1/1] (1.06ns)   --->   "br label %.preheader7" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:53]   --->   Operation 303 'br' <Predicate = (icmp_ln52)> <Delay = 1.06>
ST_32 : Operation 304 [1/1] (1.78ns)   --->   "%y = sub nsw i32 %n_read, %ih" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:59]   --->   Operation 304 'sub' 'y' <Predicate = (!icmp_ln52)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 305 [1/1] (1.78ns)   --->   "%sub_ln61 = sub i32 %add_ln47, %ih" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 305 'sub' 'sub_ln61' <Predicate = (!icmp_ln52)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 306 [1/1] (6.58ns)   --->   "%mul_ln61 = mul nsw i32 %sub_ln61, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 306 'mul' 'mul_ln61' <Predicate = (!icmp_ln52)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 307 [1/1] (1.06ns)   --->   "br label %10" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:59]   --->   Operation 307 'br' <Predicate = (!icmp_ln52)> <Delay = 1.06>

State 33 <SV = 3> <Delay = 3.21>
ST_33 : Operation 308 [1/1] (0.00ns)   --->   "%x_3 = phi i31 [ %x_13, %8 ], [ 0, %.preheader7.preheader ]"   --->   Operation 308 'phi' 'x_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i31 %x_3 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:53]   --->   Operation 309 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 310 [1/1] (1.54ns)   --->   "%icmp_ln53 = icmp slt i32 %zext_ln53, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:53]   --->   Operation 310 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 311 [1/1] (1.76ns)   --->   "%x_13 = add i31 %x_3, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:53]   --->   Operation 311 'add' 'x_13' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %8, label %.preheader8.loopexit" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:53]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 313 [1/1] (1.78ns)   --->   "%add_ln54 = add nsw i32 %zext_ln53, %mul_ln54" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 313 'add' 'add_ln54' <Predicate = (icmp_ln53)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i32 %add_ln54 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 314 'sext' 'sext_ln54' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_6 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln54" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 315 'getelementptr' 'fft_hdata_re_addr_6' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_33 : Operation 316 [2/2] (1.42ns)   --->   "%fft_hdata_re_load_1 = load float* %fft_hdata_re_addr_6, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 316 'load' 'fft_hdata_re_load_1' <Predicate = (icmp_ln53)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 317 [1/1] (1.78ns)   --->   "%add_ln54_1 = add nsw i32 %zext_ln53, %phi_mul" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 317 'add' 'add_ln54_1' <Predicate = (icmp_ln53)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 318 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 318 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 34 <SV = 4> <Delay = 2.85>
ST_34 : Operation 319 [1/2] (1.42ns)   --->   "%fft_hdata_re_load_1 = load float* %fft_hdata_re_addr_6, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 319 'load' 'fft_hdata_re_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i32 %add_ln54_1 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 320 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 321 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_7 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln54_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 321 'getelementptr' 'fft_hdata_re_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 322 [1/1] (1.42ns)   --->   "store float %fft_hdata_re_load_1, float* %fft_hdata_re_addr_7, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54]   --->   Operation 322 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 323 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr_3 = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln54_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:55]   --->   Operation 323 'getelementptr' 'fft_hdata_im_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 324 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr_3, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:55]   --->   Operation 324 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 325 [1/1] (0.00ns)   --->   "br label %.preheader7" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:53]   --->   Operation 325 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 4> <Delay = 3.21>
ST_35 : Operation 326 [1/1] (0.00ns)   --->   "%x_4 = phi i31 [ %x_17, %11 ], [ 0, %.preheader5.preheader ]"   --->   Operation 326 'phi' 'x_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i31 %x_4 to i32" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:60]   --->   Operation 327 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 328 [1/1] (1.54ns)   --->   "%icmp_ln60 = icmp slt i32 %zext_ln60, %n_read" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:60]   --->   Operation 328 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 329 [1/1] (1.76ns)   --->   "%x_17 = add i31 %x_4, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:60]   --->   Operation 329 'add' 'x_17' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 330 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %11, label %12" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:60]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 331 [1/1] (1.78ns)   --->   "%add_ln61 = add nsw i32 %zext_ln60, %mul_ln61" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 331 'add' 'add_ln61' <Predicate = (icmp_ln60)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i32 %add_ln61 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 332 'sext' 'sext_ln61' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_35 : Operation 333 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_13 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln61" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 333 'getelementptr' 'fft_hdata_re_addr_13' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_35 : Operation 334 [2/2] (1.42ns)   --->   "%fft_hdata_re_load_5 = load float* %fft_hdata_re_addr_13, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 334 'load' 'fft_hdata_re_load_5' <Predicate = (icmp_ln60)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 335 [1/1] (1.78ns)   --->   "%add_ln61_1 = add nsw i32 %zext_ln60, %mul_ln61_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 335 'add' 'add_ln61_1' <Predicate = (icmp_ln60)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 336 [1/1] (1.78ns)   --->   "%y_16 = add nsw i32 %y_2, 1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:59]   --->   Operation 336 'add' 'y_16' <Predicate = (!icmp_ln60)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 337 [1/1] (0.00ns)   --->   "br label %10" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:59]   --->   Operation 337 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 36 <SV = 5> <Delay = 2.85>
ST_36 : Operation 338 [1/2] (1.42ns)   --->   "%fft_hdata_re_load_5 = load float* %fft_hdata_re_addr_13, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 338 'load' 'fft_hdata_re_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i32 %add_ln61_1 to i64" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 339 'sext' 'sext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 340 [1/1] (0.00ns)   --->   "%fft_hdata_re_addr_14 = getelementptr [10 x float]* %fft_hdata_re, i64 0, i64 %sext_ln61_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 340 'getelementptr' 'fft_hdata_re_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 341 [1/1] (1.42ns)   --->   "store float %fft_hdata_re_load_5, float* %fft_hdata_re_addr_14, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61]   --->   Operation 341 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 342 [1/1] (0.00ns)   --->   "%fft_hdata_im_addr_7 = getelementptr [10 x i32]* %fft_hdata_im, i64 0, i64 %sext_ln61_1" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:62]   --->   Operation 342 'getelementptr' 'fft_hdata_im_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 343 [1/1] (1.42ns)   --->   "store i32 0, i32* %fft_hdata_im_addr_7, align 4" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:62]   --->   Operation 343 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 344 [1/1] (0.00ns)   --->   "br label %.preheader5" [extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:60]   --->   Operation 344 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.75ns
The critical path consists of the following:
	wire read on port 'n' (extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:26) [24]  (0 ns)
	'sub' operation ('sub_ln29', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29) [27]  (1.78 ns)
	'sub' operation ('sub_ln29_2', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29) [29]  (1.78 ns)
	'sub' operation ('sub_ln29_3', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29) [32]  (1.77 ns)
	'select' operation ('iw', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:29) [35]  (0.631 ns)
	'sub' operation ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:46) [54]  (1.78 ns)

 <State 2>: 6.58ns
The critical path consists of the following:
	'mul' operation ('mul_ln87', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87) [138]  (6.58 ns)

 <State 3>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln70', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) [72]  (6.58 ns)
	'add' operation ('add_ln70_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) [73]  (1.78 ns)

 <State 4>: 5.43ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:69) [76]  (0 ns)
	'add' operation ('add_ln70_2', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) [83]  (1.34 ns)
	'add' operation ('add_ln70_4', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) [85]  (1.43 ns)
	'getelementptr' operation ('in_data_addr_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) [87]  (0 ns)
	'load' operation ('in_data_load_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) on array 'in_data' [88]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('in_data_load_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) on array 'in_data' [88]  (2.66 ns)

 <State 6>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) [89]  (8.29 ns)

 <State 7>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) [89]  (8.29 ns)

 <State 8>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) [89]  (8.29 ns)

 <State 9>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('fft_hdata_re_addr_2', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) [92]  (0 ns)
	'store' operation ('store_ln70', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70) of variable 'tmp_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:70 on array 'fft_hdata_re' [93]  (1.43 ns)

 <State 10>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln80', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80) [117]  (1.78 ns)

 <State 11>: 3.21ns
The critical path consists of the following:
	'add' operation ('add_ln75', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75) [109]  (1.78 ns)
	'getelementptr' operation ('fft_hdata_re_addr_8', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75) [111]  (0 ns)
	'store' operation ('store_ln75', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75) of variable 'fft_hdata_re_load_2', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:75 on array 'fft_hdata_re' [112]  (1.43 ns)

 <State 12>: 1.78ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:46) ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:79) [122]  (0 ns)
	'add' operation ('add_ln80_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80) [127]  (1.78 ns)

 <State 13>: 2.85ns
The critical path consists of the following:
	'load' operation ('fft_hdata_re_load_6', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80) on array 'fft_hdata_re' [126]  (1.43 ns)
	'store' operation ('store_ln80', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80) of variable 'fft_hdata_re_load_6', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:80 on array 'fft_hdata_re' [130]  (1.43 ns)

 <State 14>: 8.37ns
The critical path consists of the following:
	'sub' operation ('sub_ln94', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94) [172]  (1.78 ns)
	'mul' operation ('mul_ln94', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94) [173]  (6.58 ns)

 <State 15>: 3.21ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:86) [151]  (0 ns)
	'add' operation ('add_ln87', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87) [157]  (1.78 ns)
	'getelementptr' operation ('fft_hdata_re_addr_10', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87) [159]  (0 ns)
	'load' operation ('fft_hdata_re_load_3', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87) on array 'fft_hdata_re' [160]  (1.43 ns)

 <State 16>: 2.85ns
The critical path consists of the following:
	'load' operation ('fft_hdata_re_load_3', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87) on array 'fft_hdata_re' [160]  (1.43 ns)
	'store' operation ('store_ln87', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87) of variable 'fft_hdata_re_load_3', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:87 on array 'fft_hdata_re' [164]  (1.43 ns)

 <State 17>: 6.58ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:92) [176]  (0 ns)
	'mul' operation ('mul_ln94_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94) [180]  (6.58 ns)

 <State 18>: 3.21ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:93) [183]  (0 ns)
	'add' operation ('add_ln94', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94) [189]  (1.78 ns)
	'getelementptr' operation ('fft_hdata_re_addr_16', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94) [191]  (0 ns)
	'load' operation ('fft_hdata_re_load_7', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94) on array 'fft_hdata_re' [192]  (1.43 ns)

 <State 19>: 2.85ns
The critical path consists of the following:
	'load' operation ('fft_hdata_re_load_7', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94) on array 'fft_hdata_re' [192]  (1.43 ns)
	'store' operation ('store_ln94', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94) of variable 'fft_hdata_re_load_7', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:94 on array 'fft_hdata_re' [196]  (1.43 ns)

 <State 20>: 6.58ns
The critical path consists of the following:
	'mul' operation ('mul_ln54', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54) [285]  (6.58 ns)

 <State 21>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln37', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) [219]  (6.58 ns)
	'add' operation ('add_ln37_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) [220]  (1.78 ns)

 <State 22>: 5.43ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:36) [223]  (0 ns)
	'add' operation ('add_ln37_2', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) [230]  (1.34 ns)
	'add' operation ('add_ln37_5', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) [232]  (1.43 ns)
	'getelementptr' operation ('in_data_addr', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) [234]  (0 ns)
	'load' operation ('in_data_load', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) on array 'in_data' [235]  (2.66 ns)

 <State 23>: 2.66ns
The critical path consists of the following:
	'load' operation ('in_data_load', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) on array 'in_data' [235]  (2.66 ns)

 <State 24>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) [236]  (8.29 ns)

 <State 25>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) [236]  (8.29 ns)

 <State 26>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) [236]  (8.29 ns)

 <State 27>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('fft_hdata_re_addr', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) [239]  (0 ns)
	'store' operation ('store_ln37', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37) of variable 'tmp', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:37 on array 'fft_hdata_re' [240]  (1.43 ns)

 <State 28>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln47_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47) [264]  (1.78 ns)

 <State 29>: 3.21ns
The critical path consists of the following:
	'add' operation ('add_ln42', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42) [256]  (1.78 ns)
	'getelementptr' operation ('fft_hdata_re_addr_4', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42) [258]  (0 ns)
	'store' operation ('store_ln42', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42) of variable 'fft_hdata_re_load', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:42 on array 'fft_hdata_re' [259]  (1.43 ns)

 <State 30>: 1.78ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:46) [269]  (0 ns)
	'add' operation ('add_ln47_2', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47) [274]  (1.78 ns)

 <State 31>: 2.85ns
The critical path consists of the following:
	'load' operation ('fft_hdata_re_load_4', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47) on array 'fft_hdata_re' [273]  (1.43 ns)
	'store' operation ('store_ln47', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47) of variable 'fft_hdata_re_load_4', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:47 on array 'fft_hdata_re' [277]  (1.43 ns)

 <State 32>: 8.37ns
The critical path consists of the following:
	'sub' operation ('sub_ln61', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61) [319]  (1.78 ns)
	'mul' operation ('mul_ln61', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61) [320]  (6.58 ns)

 <State 33>: 3.21ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:53) [298]  (0 ns)
	'add' operation ('add_ln54', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54) [304]  (1.78 ns)
	'getelementptr' operation ('fft_hdata_re_addr_6', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54) [306]  (0 ns)
	'load' operation ('fft_hdata_re_load_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54) on array 'fft_hdata_re' [307]  (1.43 ns)

 <State 34>: 2.85ns
The critical path consists of the following:
	'load' operation ('fft_hdata_re_load_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54) on array 'fft_hdata_re' [307]  (1.43 ns)
	'store' operation ('store_ln54', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54) of variable 'fft_hdata_re_load_1', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:54 on array 'fft_hdata_re' [311]  (1.43 ns)

 <State 35>: 3.21ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:60) [330]  (0 ns)
	'add' operation ('add_ln61', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61) [336]  (1.78 ns)
	'getelementptr' operation ('fft_hdata_re_addr_13', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61) [338]  (0 ns)
	'load' operation ('fft_hdata_re_load_5', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61) on array 'fft_hdata_re' [339]  (1.43 ns)

 <State 36>: 2.85ns
The critical path consists of the following:
	'load' operation ('fft_hdata_re_load_5', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61) on array 'fft_hdata_re' [339]  (1.43 ns)
	'store' operation ('store_ln61', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61) of variable 'fft_hdata_re_load_5', extr_.FFmpeglibavfiltervf_convolve.c_get_input_with_main.c:61 on array 'fft_hdata_re' [343]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
