Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256)
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8026A606A330
	for <linux-arm-kernel@archiver.kernel.org>; Wed,  4 Nov 2026 11:15:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key, unprotected) header.d=lists.infradead.org header.i=@lists.infradead.org header.a=rsa-sha256 header.s=bombadil.20210309 header.b=LvsSjbTs;
	dkim=pass (2048-bit key, unprotected) header.d=sntech.de header.i=@sntech.de header.a=rsa-sha256 header.s=gloria202408 header.b=J2xn6IhH
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
	d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help
	:List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type:
	Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date
	:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:Resent-Date:
	Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:
	List-Unsubscribe-Post:List-Owner;
	bh=ElMP7E+td4PbWaeCgFxYru40sXUejYFoNFjAdaBjGOg=; b=LvsSjbTsKy/NWEJT70ijAyVR4r
	MVMQWsHfAzEsrHkYcMP+/KWjL02bzJC5RfMHAkcGkEhr7Bke+lmBReOx9SX/iHhNbrjRsuTPrDFXx
	60Hu9+OmLDuF8uPM6z66xYHrIsJFQeKYktlNasBWYXn6RtqmwIWaUCqCuKxBInyNfC45gAwgi/Fln
	CB9lLUhhwdWMawp3y2K1osahdhI5a49TNRdN2K3UpxtxVScFkEdKKP3AWzd4urMILx3rXiM/QWkL+
	X6raOPy1u0I4NBfTENWY2dxynhE7bjI83jsr4bRiAkhLSd2L6TyHWh8xgdyJ23IsSFMCzxchPmMlV
	Ur/CxM/g==;
Received: from localhost ([::1] helo=bombadil.infradead.org)
	by bombadil.infradead.org with esmtp (Exim 4.100.1 #2 (Red Hat Linux))
	id 1xOYxE-000000057aD-1Gvu;
	Wed, 04 Nov 2026 11:14:56 +0000
Received: from gloria.sntech.de ([185.11.138.130])
	by bombadil.infradead.org with esmtps (Exim 4.100.1 #2 (Red Hat Linux))
	id 1xOYxC-000000057ZI-0Eng;
	Wed, 04 Nov 2026 11:14:55 +0000
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de;
	s=gloria202408; h=Content-Type:Content-Transfer-Encoding:MIME-Version:
	References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Reply-To;
	bh=ElMP7E+td4PbWaeCgFxYru40sXUejYFoNFjAdaBjGOg=; b=J2xn6IhHyGYpOrVe5sEcUkfaKY
	Nc+tIqwchMNBf6e0WxuM/1TyGy200YvdFq0TlADp3CGjiLoDRN4P1kPKAACXT0gFqgBz+H+EZU5LL
	l8MGFNTnKN6Dw6NaGRwxVSZP0l498mS3SSQWuzEzC9HZYR0FHtGUJrXnDj+KNO7A4AAFj77a5ICam
	ana+vlz5r7rgK19JEJLpgUsamSCyCJim3XtYGeF0vsra/5pAwgl2HHS1phJAmA4J5PLNdBlmeBbJ/
	8siN4Ma/gCPNxpy8AmG3cZmmo697E7EIdH6MSRlsHdnWI7A5f+fMT970ATK0zQZK7Oc//yLd6+cOo
	/8dLGruQ==;
From: Heiko =?UTF-8?B?U3TDvGJuZXI=?= <heiko@sntech.de>
To: Tomeu Vizoso <tomeu@tomeuvizoso.net>, Oded Gabbay <ogabbay@kernel.org>,
 Igor Paunovic <royalnet026@gmail.com>
Cc: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,
 Conor Dooley <conor+dt@kernel.org>, Jeff Hugo <jeff.hugo@oss.qualcomm.com>,
 Robert Foss <rfoss@kernel.org>, Sidong Yang <sidong.yang@furiosa.ai>,
 Diederik de Haas <diederik@cknow-tech.com>,
 Sebastian Reichel <sebastian.reichel@collabora.com>,
 Jiaxing Hu <gahing@gahingwoo.com>, Nicolas Dufresne <nicolas@ndufresne.ca>,
 Jonas Karlman <jonas@kwiboo.se>, Guangshuo Li <lgs201920130244@gmail.com>,
 =?UTF-8?B?SMO8c2V5aW4=?= BIYIK <boogiepop@gmx.com>,
 dri-devel@lists.freedesktop.org, linux-rockchip@lists.infradead.org,
 linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
 linux-kernel@vger.kernel.org, Igor Paunovic <royalnet026@gmail.com>
Subject: Re: [PATCH v2 08/11] accel/rocket: restore the NPU clock boot rate before
 powering the cores down
Date: Wed, 04 Nov 2026 12:14:37 +0100
Message-ID: <5089783.JsnAkG3lO3@diego>
In-Reply-To: <20260922080114.44662-9-royalnet026@gmail.com>
References: <20260922080114.44662-1-royalnet026@gmail.com>
 <20260922080114.44662-9-royalnet026@gmail.com>
X-Archived-By: <archiver.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset="utf-8"
X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 
X-CRM114-CacheID: sfid-20261104_031454_245826_B660E499 
X-CRM114-Status: GOOD (  46.25  )
X-Spam-Score: -2.1 (--)
X-BeenThere: linux-arm-kernel@lists.infradead.org
X-Mailman-Version: 2.1.34
Precedence: list
List-Id: <linux-arm-kernel.lists.infradead.org>
List-Archive: <http://lists.infradead.org/pipermail/linux-arm-kernel/>
List-Post: <mailto:linux-arm-kernel@lists.infradead.org>
List-Help: <mailto:linux-arm-kernel-request@lists.infradead.org?subject=help>
List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-arm-kernel>,
 <mailto:linux-arm-kernel-request@lists.infradead.org?subject=subscribe>
Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org>
X-Spam-Status: No, score=-15.9 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH,
	DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,
	HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH,
	MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham
	autolearn_force=no version=4.0.1
X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on
	aws-us-west-2-korg-listserv-alma10-1

Am Dienstag, 22. September 2026, 10:01:11 Mitteleurop=C3=A4ische Normalzeit=
 schrieb Igor Paunovic:
> The compute clock is generated by a PVTPLL that lives inside the NPU power
> island. Powering an island up while that clock is above the rate the
> bootloader left it at does not work: the domain never acks the power-on,
> and the first register access into it afterwards takes an asynchronous
> SError. So the rate has to be back down before the last core goes away.
>=20
> Nothing in the driver raises the clock today, which makes this a no-op on
> its own, but it is the guard that has to be in the tree before anything
> does, and the next patches do. The .shutdown hook is the same guard for t=
he
> handover: once devfreq is driving the clock, a kexec would otherwise pass
> the raised rate to the next kernel, which powers the islands up before it
> looks at it. What this cannot do is rescue a rate it did not set - the ra=
te
> read at probe is taken as the boot rate whatever it is.
>=20
> The rate is read at probe rather than hardcoded. Mainline pins the RK3588
> cores at 200 MHz with assigned-clock-rates, but that is a devicetree
> property, not a property of the hardware, and a SoC whose devicetree does
> not set it would be left running at a rate this driver had invented.
>=20
> All three cores share the clock, so only the last core to suspend may low=
er
> it; the others just drop the count. Lowering it is safe with the islands
> already down as long as the boot rate is one the firmware serves from GPL=
L,
> which on the RK3588 is the 200 MHz the devicetree pins: for that rate the
> firmware writes only CRU clock selectors, never a register inside the NPU.
>=20
> Assisted-by: LLM sparse checkpatch
> Signed-off-by: Igor Paunovic <royalnet026@gmail.com>
> ---
> v2: v1 of this patch kept a struct clk handle in struct rocket_device,
> taken from the devres of the first core to probe, and used it from the
> runtime suspend of whichever core went down last. Unbinding the cores
> freed the handle underneath it: KASAN reported a slab-use-after-free in
> clk_set_rate() during a ten-round unbind/rebind test on this board after
> v1 was posted. No handle is kept any more; the callback uses the handle of
> the core it runs for, which is bound for as long as the call lasts.
> "A reboot" is dropped from the kexec sentence and the comment: whether the
> clock selectors survive the global reset the firmware does on reboot has
> not been checked. The argument that lowering the rate is safe is now
> limited to a boot rate the firmware serves from GPLL, which on the RK3588
> is the 200 MHz the devicetree pins.
>=20
>  drivers/accel/rocket/rocket_core.c   | 10 ++++++
>  drivers/accel/rocket/rocket_device.h | 15 +++++++++
>  drivers/accel/rocket/rocket_drv.c    | 47 ++++++++++++++++++++++++++++
>  3 files changed, 72 insertions(+)
>=20
> diff --git a/drivers/accel/rocket/rocket_core.c b/drivers/accel/rocket/ro=
cket_core.c
> index 5dd260bacbff6..c736537cf28f6 100644
> --- a/drivers/accel/rocket/rocket_core.c
> +++ b/drivers/accel/rocket/rocket_core.c
> @@ -12,6 +12,7 @@
>  #include <linux/reset.h>
> =20
>  #include "rocket_core.h"
> +#include "rocket_device.h"
>  #include "rocket_job.h"
> =20
>  int rocket_core_init(struct rocket_core *core)
> @@ -36,6 +37,15 @@ int rocket_core_init(struct rocket_core *core)
>  	if (err)
>  		return dev_err_probe(dev, err, "failed to get clocks for core %d\n", c=
ore->index);
> =20
> +	/*
> +	 * Record what the compute clock was running at before anything here
> +	 * touched it, on the first core to probe. Reading it rather than
> +	 * hardcoding a rate keeps this working on a SoC whose devicetree does
> +	 * not pin the clock with assigned-clock-rates.
> +	 */

shorter comment please

> +	if (!core->rdev->npu_boot_rate)
> +		core->rdev->npu_boot_rate =3D clk_get_rate(core->clks[2].clk);

see comment about using a constant for the array index in patch 5.

> +
>  	core->pc_iomem =3D devm_platform_ioremap_resource_byname(pdev, "pc");
>  	if (IS_ERR(core->pc_iomem)) {
>  		dev_err(dev, "couldn't find PC registers %ld\n", PTR_ERR(core->pc_iome=
m));
> diff --git a/drivers/accel/rocket/rocket_device.h b/drivers/accel/rocket/=
rocket_device.h
> index abb88a254e569..ba7c977cd6951 100644
> --- a/drivers/accel/rocket/rocket_device.h
> +++ b/drivers/accel/rocket/rocket_device.h
> @@ -22,6 +22,21 @@ struct rocket_device {
>  	unsigned int num_cores;
>  	/* Slot capacity (DT core count); slots with a NULL .dev are free. */
>  	unsigned int max_cores;
> +
> +	/*
> +	 * The cores have no clock of their own: one clock feeds all of them,
> +	 * so any core's handle refers to the same thing. No handle is kept
> +	 * here: each one belongs to the devres of the core that asked for it
> +	 * and dies with that core's unbind, while this structure outlives any
> +	 * single core. Whoever needs the clock uses the handle of the core it
> +	 * was called for, which is bound for as long as the call lasts.
> +	 *
> +	 * npu_boot_rate is the rate the clock was left at before the driver
> +	 * touched it, and active_cores counts the cores that are runtime
> +	 * resumed right now.
> +	 */

shorter comment please

> +	unsigned long npu_boot_rate;
> +	atomic_t active_cores;
>  };
> =20
>  struct rocket_device *rocket_device_init(struct platform_device *pdev,
> diff --git a/drivers/accel/rocket/rocket_drv.c b/drivers/accel/rocket/roc=
ket_drv.c
> index b9b36c578db20..8f03de1af488c 100644
> --- a/drivers/accel/rocket/rocket_drv.c
> +++ b/drivers/accel/rocket/rocket_drv.c
> @@ -297,6 +297,30 @@ static int find_core_for_dev(struct device *dev)
>  	return -1;
>  }
> =20
> +/*
> + * Put the compute clock back where the bootloader had it. The cores sha=
re
> + * this clock, so this is only correct once none of them is running any =
more.
> + *
> + * Lowering the rate is safe with the power islands down as long as the =
boot
> + * rate is one the firmware serves from GPLL, which on the RK3588 is the
> + * 200 MHz the devicetree pins: for that rate the firmware touches only =
the
> + * CRU clock selectors, none of the NPU's own registers.

shorter comments please.


Thanks
Heiko



