// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/02/2023 16:10:57"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab6 (
	currentState,
	Clock,
	data_in,
	FSM_reset,
	OPERATOR,
	Enable_Decoder,
	R1Binary,
	Reset_A,
	A,
	Reset_B,
	B,
	R2Binary,
	R_first_four,
	R_last_four,
	Sign,
	student_id);
output 	[0:3] currentState;
input 	Clock;
input 	data_in;
input 	FSM_reset;
output 	[0:15] OPERATOR;
input 	Enable_Decoder;
output 	[0:3] R1Binary;
input 	Reset_A;
input 	[7:0] A;
input 	Reset_B;
input 	[7:0] B;
output 	[0:3] R2Binary;
output 	[1:7] R_first_four;
output 	[1:7] R_last_four;
output 	[1:7] Sign;
output 	[1:7] student_id;

// Design Ports Information
// currentState[0]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// currentState[1]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// currentState[2]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// currentState[3]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[0]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[1]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[2]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[3]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[4]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[5]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[6]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[7]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[8]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[9]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[10]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[11]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[13]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[14]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPERATOR[15]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Binary[0]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Binary[1]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Binary[2]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Binary[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Binary[0]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Binary[1]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Binary[2]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Binary[3]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[1]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[2]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[3]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[4]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[5]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[6]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[7]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[1]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[3]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[4]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[5]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[7]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[1]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[2]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[3]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[5]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[1]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[2]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[3]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[4]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[6]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[7]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enable_Decoder	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FSM_reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset_B	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset_A	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst2|Add3~4_combout ;
wire \inst2|Add0~6_combout ;
wire \inst2|Add0~10_combout ;
wire \inst2|Add0~12_combout ;
wire \inst2|Selector5~0_combout ;
wire \inst2|Selector5~1_combout ;
wire \inst2|Selector5~2_combout ;
wire \inst2|Selector5~5_combout ;
wire \inst2|Selector1~0_combout ;
wire \inst2|Selector1~1_combout ;
wire \inst2|Selector3~0_combout ;
wire \inst2|Selector3~1_combout ;
wire \inst|Q[4]~feeder_combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \inst3|yfsm.s7~feeder_combout ;
wire \FSM_reset~combout ;
wire \FSM_reset~clkctrl_outclk ;
wire \data_in~combout ;
wire \inst3|yfsm.s7~regout ;
wire \inst3|yfsm.s6~feeder_combout ;
wire \inst3|yfsm.s6~regout ;
wire \inst3|yfsm.s5~regout ;
wire \inst3|yfsm.s4~regout ;
wire \inst3|yfsm.s3~regout ;
wire \inst3|yfsm.s2~regout ;
wire \inst3|yfsm.s1~regout ;
wire \inst3|yfsm.s0~0_combout ;
wire \inst3|yfsm.s0~regout ;
wire \inst3|yfsm.s8~0_combout ;
wire \inst3|yfsm.s8~regout ;
wire \inst3|WideOr10~0_combout ;
wire \inst3|WideOr11~0_combout ;
wire \inst3|WideOr12~0_combout ;
wire \Enable_Decoder~combout ;
wire \inst12|Mux0~0_combout ;
wire \inst12|Mux1~0_combout ;
wire \inst12|Mux1~1_combout ;
wire \inst12|Mux2~0_combout ;
wire \inst12|Mux3~0_combout ;
wire \inst12|Mux4~0_combout ;
wire \inst12|Mux5~0_combout ;
wire \inst12|Mux6~0_combout ;
wire \inst12|Mux7~0_combout ;
wire \inst12|Mux8~0_combout ;
wire \inst2|Result[3]~3_combout ;
wire \inst|Q[3]~feeder_combout ;
wire \Reset_A~combout ;
wire \Reset_A~clkctrl_outclk ;
wire \inst|Q[2]~feeder_combout ;
wire \inst|Q[1]~feeder_combout ;
wire \inst|Q[0]~feeder_combout ;
wire \inst2|Add3~1_cout ;
wire \inst2|Add3~3 ;
wire \inst2|Add3~5 ;
wire \inst2|Add3~6_combout ;
wire \Reset_B~combout ;
wire \Reset_B~clkctrl_outclk ;
wire \inst2|Selector4~3_combout ;
wire \inst2|Result[3]~1_combout ;
wire \inst2|Result[3]~0_combout ;
wire \inst2|Result[3]~2_combout ;
wire \inst2|Selector4~4_combout ;
wire \inst1|Q[1]~feeder_combout ;
wire \inst1|Q[0]~feeder_combout ;
wire \inst2|Add2~1_cout ;
wire \inst2|Add2~3 ;
wire \inst2|Add2~5 ;
wire \inst2|Add2~6_combout ;
wire \inst1|Q[2]~feeder_combout ;
wire \inst2|Add0~1 ;
wire \inst2|Add0~3 ;
wire \inst2|Add0~4_combout ;
wire \inst2|Add0~2_combout ;
wire \inst2|Add0~0_combout ;
wire \inst2|Add1~1 ;
wire \inst2|Add1~3 ;
wire \inst2|Add1~5 ;
wire \inst2|Add1~6_combout ;
wire \inst2|Selector4~5_combout ;
wire \inst2|Selector4~6_combout ;
wire \inst2|Selector4~7_combout ;
wire \inst2|Selector4~8_combout ;
wire \inst2|Selector4~12_combout ;
wire \inst1|Q[4]~feeder_combout ;
wire \inst12|Mux5~1_combout ;
wire \inst2|Add2~4_combout ;
wire \inst2|Add1~4_combout ;
wire \inst2|Selector5~3_combout ;
wire \inst2|Selector5~4_combout ;
wire \inst2|Selector4~9_combout ;
wire \inst2|Add2~2_combout ;
wire \inst2|Add1~2_combout ;
wire \inst2|Selector4~10_combout ;
wire \inst2|Add3~2_combout ;
wire \inst2|Selector6~0_combout ;
wire \inst2|Selector6~1_combout ;
wire \inst2|Selector6~2_combout ;
wire \inst2|Selector7~2_combout ;
wire \inst2|Selector7~3_combout ;
wire \inst2|Add1~0_combout ;
wire \inst2|Selector5~6_combout ;
wire \inst2|Selector7~0_combout ;
wire \inst2|Selector7~1_combout ;
wire \inst|Q[7]~feeder_combout ;
wire \inst2|Reg1[7]~feeder_combout ;
wire \inst|Q[6]~feeder_combout ;
wire \inst2|Add3~7 ;
wire \inst2|Add3~9 ;
wire \inst2|Add3~11 ;
wire \inst2|Add3~13 ;
wire \inst2|Add3~14_combout ;
wire \inst2|Reg2[7]~feeder_combout ;
wire \inst2|Selector4~11_combout ;
wire \inst1|Q[6]~feeder_combout ;
wire \inst2|Reg2[6]~feeder_combout ;
wire \inst2|Add2~7 ;
wire \inst2|Add2~9 ;
wire \inst2|Add2~11 ;
wire \inst2|Add2~13 ;
wire \inst2|Add2~14_combout ;
wire \inst2|Selector0~0_combout ;
wire \inst|Q[5]~feeder_combout ;
wire \inst2|Add0~5 ;
wire \inst2|Add0~7 ;
wire \inst2|Add0~9 ;
wire \inst2|Add0~11 ;
wire \inst2|Add0~13 ;
wire \inst2|Add0~14_combout ;
wire \inst2|Add0~8_combout ;
wire \inst2|Add1~7 ;
wire \inst2|Add1~9 ;
wire \inst2|Add1~11 ;
wire \inst2|Add1~13 ;
wire \inst2|Add1~14_combout ;
wire \inst2|Selector0~1_combout ;
wire \inst2|Selector0~2_combout ;
wire \inst2|Selector0~3_combout ;
wire \inst2|Selector0~4_combout ;
wire \inst2|Selector0~5_combout ;
wire \inst2|Result[2]~4_combout ;
wire \inst2|Result[2]~5_combout ;
wire \inst2|Add3~12_combout ;
wire \inst2|Selector1~2_combout ;
wire \inst2|Add2~12_combout ;
wire \inst2|Add1~12_combout ;
wire \inst2|Selector1~3_combout ;
wire \inst2|Selector1~4_combout ;
wire \inst2|Add3~10_combout ;
wire \inst2|Selector4~2_combout ;
wire \inst2|Selector2~2_combout ;
wire \inst2|Add1~10_combout ;
wire \inst2|Add2~10_combout ;
wire \inst2|Selector2~3_combout ;
wire \inst2|Selector2~4_combout ;
wire \inst2|Selector2~5_combout ;
wire \inst2|Selector2~6_combout ;
wire \inst2|Selector2~7_combout ;
wire \inst2|Add3~8_combout ;
wire \inst2|Selector3~2_combout ;
wire \inst2|Add2~8_combout ;
wire \inst2|Add1~8_combout ;
wire \inst2|Selector3~3_combout ;
wire \inst2|Selector3~4_combout ;
wire \inst6|Mux0~0_combout ;
wire \inst6|Mux1~0_combout ;
wire \inst6|Mux2~0_combout ;
wire \inst6|Mux3~0_combout ;
wire \inst6|Mux4~0_combout ;
wire \inst6|Mux5~0_combout ;
wire \inst6|Mux6~0_combout ;
wire \inst4|Mux0~0_combout ;
wire \inst4|Mux1~0_combout ;
wire \inst4|Mux2~0_combout ;
wire \inst4|Mux3~0_combout ;
wire \inst4|Mux4~0_combout ;
wire \inst4|Mux5~0_combout ;
wire \inst4|Mux6~0_combout ;
wire \inst3|WideOr9~0_combout ;
wire \inst5|Mux0~0_combout ;
wire \inst5|Mux1~8_combout ;
wire \inst5|Mux3~8_combout ;
wire \inst5|Mux5~0_combout ;
wire \inst5|Mux6~0_combout ;
wire [3:0] \inst3|student_id ;
wire [7:0] \inst2|Result ;
wire [7:0] \inst2|Reg2 ;
wire [7:0] \inst2|Reg1 ;
wire [7:0] \inst|Q ;
wire [7:0] \B~combout ;
wire [7:0] \A~combout ;
wire [7:0] \inst1|Q ;


// Location: LCCOMB_X5_Y33_N14
cycloneii_lcell_comb \inst2|Add3~4 (
// Equation(s):
// \inst2|Add3~4_combout  = (\inst2|Reg1 [2] & (!\inst2|Add3~3  & VCC)) # (!\inst2|Reg1 [2] & (\inst2|Add3~3  $ (GND)))
// \inst2|Add3~5  = CARRY((!\inst2|Reg1 [2] & !\inst2|Add3~3 ))

	.dataa(vcc),
	.datab(\inst2|Reg1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~3 ),
	.combout(\inst2|Add3~4_combout ),
	.cout(\inst2|Add3~5 ));
// synopsys translate_off
defparam \inst2|Add3~4 .lut_mask = 16'h3C03;
defparam \inst2|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N6
cycloneii_lcell_comb \inst2|Add0~6 (
// Equation(s):
// \inst2|Add0~6_combout  = (\inst2|Reg2 [3] & ((\inst2|Reg1 [3] & (\inst2|Add0~5  & VCC)) # (!\inst2|Reg1 [3] & (!\inst2|Add0~5 )))) # (!\inst2|Reg2 [3] & ((\inst2|Reg1 [3] & (!\inst2|Add0~5 )) # (!\inst2|Reg1 [3] & ((\inst2|Add0~5 ) # (GND)))))
// \inst2|Add0~7  = CARRY((\inst2|Reg2 [3] & (!\inst2|Reg1 [3] & !\inst2|Add0~5 )) # (!\inst2|Reg2 [3] & ((!\inst2|Add0~5 ) # (!\inst2|Reg1 [3]))))

	.dataa(\inst2|Reg2 [3]),
	.datab(\inst2|Reg1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~5 ),
	.combout(\inst2|Add0~6_combout ),
	.cout(\inst2|Add0~7 ));
// synopsys translate_off
defparam \inst2|Add0~6 .lut_mask = 16'h9617;
defparam \inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N10
cycloneii_lcell_comb \inst2|Add0~10 (
// Equation(s):
// \inst2|Add0~10_combout  = (\inst2|Reg2 [5] & ((\inst2|Reg1 [5] & (\inst2|Add0~9  & VCC)) # (!\inst2|Reg1 [5] & (!\inst2|Add0~9 )))) # (!\inst2|Reg2 [5] & ((\inst2|Reg1 [5] & (!\inst2|Add0~9 )) # (!\inst2|Reg1 [5] & ((\inst2|Add0~9 ) # (GND)))))
// \inst2|Add0~11  = CARRY((\inst2|Reg2 [5] & (!\inst2|Reg1 [5] & !\inst2|Add0~9 )) # (!\inst2|Reg2 [5] & ((!\inst2|Add0~9 ) # (!\inst2|Reg1 [5]))))

	.dataa(\inst2|Reg2 [5]),
	.datab(\inst2|Reg1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~9 ),
	.combout(\inst2|Add0~10_combout ),
	.cout(\inst2|Add0~11 ));
// synopsys translate_off
defparam \inst2|Add0~10 .lut_mask = 16'h9617;
defparam \inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N12
cycloneii_lcell_comb \inst2|Add0~12 (
// Equation(s):
// \inst2|Add0~12_combout  = ((\inst2|Reg2 [6] $ (\inst2|Reg1 [6] $ (!\inst2|Add0~11 )))) # (GND)
// \inst2|Add0~13  = CARRY((\inst2|Reg2 [6] & ((\inst2|Reg1 [6]) # (!\inst2|Add0~11 ))) # (!\inst2|Reg2 [6] & (\inst2|Reg1 [6] & !\inst2|Add0~11 )))

	.dataa(\inst2|Reg2 [6]),
	.datab(\inst2|Reg1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~11 ),
	.combout(\inst2|Add0~12_combout ),
	.cout(\inst2|Add0~13 ));
// synopsys translate_off
defparam \inst2|Add0~12 .lut_mask = 16'h698E;
defparam \inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y33_N2
cycloneii_lcell_comb \inst2|Selector5~0 (
// Equation(s):
// \inst2|Selector5~0_combout  = (\inst3|WideOr10~0_combout  & (((\inst3|WideOr12~0_combout )))) # (!\inst3|WideOr10~0_combout  & ((\inst3|WideOr12~0_combout  & (\inst2|Reg1 [0])) # (!\inst3|WideOr12~0_combout  & ((!\inst2|Reg2 [2])))))

	.dataa(\inst2|Reg1 [0]),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst2|Reg2 [2]),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~0 .lut_mask = 16'hEE03;
defparam \inst2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y33_N12
cycloneii_lcell_comb \inst2|Selector5~1 (
// Equation(s):
// \inst2|Selector5~1_combout  = (\inst2|Reg1 [2] & ((\inst3|WideOr10~0_combout  & ((!\inst2|Selector5~0_combout ) # (!\inst2|Reg2 [2]))) # (!\inst3|WideOr10~0_combout  & ((\inst2|Selector5~0_combout ))))) # (!\inst2|Reg1 [2] & (((\inst2|Selector5~0_combout 
// ))))

	.dataa(\inst2|Reg1 [2]),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst2|Reg2 [2]),
	.datad(\inst2|Selector5~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~1 .lut_mask = 16'h7F88;
defparam \inst2|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y33_N6
cycloneii_lcell_comb \inst2|Selector5~2 (
// Equation(s):
// \inst2|Selector5~2_combout  = (\inst2|Result[2]~5_combout  & (\inst2|Result[2]~4_combout  & (\inst2|Add3~4_combout ))) # (!\inst2|Result[2]~5_combout  & (((\inst2|Selector5~1_combout )) # (!\inst2|Result[2]~4_combout )))

	.dataa(\inst2|Result[2]~5_combout ),
	.datab(\inst2|Result[2]~4_combout ),
	.datac(\inst2|Add3~4_combout ),
	.datad(\inst2|Selector5~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~2 .lut_mask = 16'hD591;
defparam \inst2|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N10
cycloneii_lcell_comb \inst2|Selector5~5 (
// Equation(s):
// \inst2|Selector5~5_combout  = (\inst2|Reg1 [0] & ((!\inst2|Reg2 [0]) # (!\inst3|WideOr12~0_combout ))) # (!\inst2|Reg1 [0] & (\inst3|WideOr12~0_combout ))

	.dataa(\inst2|Reg1 [0]),
	.datab(vcc),
	.datac(\inst3|WideOr12~0_combout ),
	.datad(\inst2|Reg2 [0]),
	.cin(gnd),
	.combout(\inst2|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~5 .lut_mask = 16'h5AFA;
defparam \inst2|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y33_N9
cycloneii_lcell_ff \inst2|Reg1[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|Q [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg1 [4]));

// Location: LCCOMB_X4_Y33_N0
cycloneii_lcell_comb \inst2|Selector1~0 (
// Equation(s):
// \inst2|Selector1~0_combout  = (\inst3|WideOr10~0_combout  & (((\inst3|WideOr12~0_combout )))) # (!\inst3|WideOr10~0_combout  & ((\inst3|WideOr12~0_combout  & (\inst2|Reg1 [4])) # (!\inst3|WideOr12~0_combout  & ((!\inst2|Reg2 [6])))))

	.dataa(\inst2|Reg1 [4]),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst2|Reg2 [6]),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~0 .lut_mask = 16'hEE03;
defparam \inst2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y33_N14
cycloneii_lcell_comb \inst2|Selector1~1 (
// Equation(s):
// \inst2|Selector1~1_combout  = (\inst2|Reg1 [6] & ((\inst3|WideOr10~0_combout  & ((!\inst2|Selector1~0_combout ) # (!\inst2|Reg2 [6]))) # (!\inst3|WideOr10~0_combout  & ((\inst2|Selector1~0_combout ))))) # (!\inst2|Reg1 [6] & (((\inst2|Selector1~0_combout 
// ))))

	.dataa(\inst2|Reg1 [6]),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst2|Reg2 [6]),
	.datad(\inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~1 .lut_mask = 16'h7F88;
defparam \inst2|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N28
cycloneii_lcell_comb \inst2|Selector3~0 (
// Equation(s):
// \inst2|Selector3~0_combout  = (\inst3|WideOr10~0_combout  & (((\inst3|WideOr12~0_combout )))) # (!\inst3|WideOr10~0_combout  & ((\inst3|WideOr12~0_combout  & ((\inst2|Reg1 [2]))) # (!\inst3|WideOr12~0_combout  & (!\inst2|Reg2 [4]))))

	.dataa(\inst2|Reg2 [4]),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst2|Reg1 [2]),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector3~0 .lut_mask = 16'hFC11;
defparam \inst2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N6
cycloneii_lcell_comb \inst2|Selector3~1 (
// Equation(s):
// \inst2|Selector3~1_combout  = (\inst2|Reg1 [4] & ((\inst3|WideOr10~0_combout  & ((!\inst2|Selector3~0_combout ) # (!\inst2|Reg2 [4]))) # (!\inst3|WideOr10~0_combout  & ((\inst2|Selector3~0_combout ))))) # (!\inst2|Reg1 [4] & (((\inst2|Selector3~0_combout 
// ))))

	.dataa(\inst2|Reg1 [4]),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst2|Reg2 [4]),
	.datad(\inst2|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector3~1 .lut_mask = 16'h7F88;
defparam \inst2|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y33_N9
cycloneii_lcell_ff \inst|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [4]));

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N8
cycloneii_lcell_comb \inst|Q[4]~feeder (
// Equation(s):
// \inst|Q[4]~feeder_combout  = \A~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [4]),
	.cin(gnd),
	.combout(\inst|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N18
cycloneii_lcell_comb \inst3|yfsm.s7~feeder (
// Equation(s):
// \inst3|yfsm.s7~feeder_combout  = \inst3|yfsm.s8~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst3|yfsm.s7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yfsm.s7~feeder .lut_mask = 16'hFF00;
defparam \inst3|yfsm.s7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FSM_reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FSM_reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FSM_reset));
// synopsys translate_off
defparam \FSM_reset~I .input_async_reset = "none";
defparam \FSM_reset~I .input_power_up = "low";
defparam \FSM_reset~I .input_register_mode = "none";
defparam \FSM_reset~I .input_sync_reset = "none";
defparam \FSM_reset~I .oe_async_reset = "none";
defparam \FSM_reset~I .oe_power_up = "low";
defparam \FSM_reset~I .oe_register_mode = "none";
defparam \FSM_reset~I .oe_sync_reset = "none";
defparam \FSM_reset~I .operation_mode = "input";
defparam \FSM_reset~I .output_async_reset = "none";
defparam \FSM_reset~I .output_power_up = "low";
defparam \FSM_reset~I .output_register_mode = "none";
defparam \FSM_reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \FSM_reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\FSM_reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\FSM_reset~clkctrl_outclk ));
// synopsys translate_off
defparam \FSM_reset~clkctrl .clock_type = "global clock";
defparam \FSM_reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in));
// synopsys translate_off
defparam \data_in~I .input_async_reset = "none";
defparam \data_in~I .input_power_up = "low";
defparam \data_in~I .input_register_mode = "none";
defparam \data_in~I .input_sync_reset = "none";
defparam \data_in~I .oe_async_reset = "none";
defparam \data_in~I .oe_power_up = "low";
defparam \data_in~I .oe_register_mode = "none";
defparam \data_in~I .oe_sync_reset = "none";
defparam \data_in~I .operation_mode = "input";
defparam \data_in~I .output_async_reset = "none";
defparam \data_in~I .output_power_up = "low";
defparam \data_in~I .output_register_mode = "none";
defparam \data_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y33_N19
cycloneii_lcell_ff \inst3|yfsm.s7 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst3|yfsm.s7~feeder_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s7~regout ));

// Location: LCCOMB_X2_Y33_N14
cycloneii_lcell_comb \inst3|yfsm.s6~feeder (
// Equation(s):
// \inst3|yfsm.s6~feeder_combout  = \inst3|yfsm.s7~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst3|yfsm.s6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yfsm.s6~feeder .lut_mask = 16'hFF00;
defparam \inst3|yfsm.s6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y33_N15
cycloneii_lcell_ff \inst3|yfsm.s6 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst3|yfsm.s6~feeder_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s6~regout ));

// Location: LCFF_X2_Y33_N9
cycloneii_lcell_ff \inst3|yfsm.s5 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|yfsm.s6~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s5~regout ));

// Location: LCFF_X2_Y33_N3
cycloneii_lcell_ff \inst3|yfsm.s4 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|yfsm.s5~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s4~regout ));

// Location: LCFF_X2_Y33_N31
cycloneii_lcell_ff \inst3|yfsm.s3 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|yfsm.s4~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s3~regout ));

// Location: LCFF_X2_Y33_N25
cycloneii_lcell_ff \inst3|yfsm.s2 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|yfsm.s3~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s2~regout ));

// Location: LCFF_X2_Y33_N29
cycloneii_lcell_ff \inst3|yfsm.s1 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|yfsm.s2~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s1~regout ));

// Location: LCCOMB_X2_Y33_N10
cycloneii_lcell_comb \inst3|yfsm.s0~0 (
// Equation(s):
// \inst3|yfsm.s0~0_combout  = !\inst3|yfsm.s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\inst3|yfsm.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yfsm.s0~0 .lut_mask = 16'h00FF;
defparam \inst3|yfsm.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y33_N11
cycloneii_lcell_ff \inst3|yfsm.s0 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst3|yfsm.s0~0_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s0~regout ));

// Location: LCCOMB_X2_Y33_N20
cycloneii_lcell_comb \inst3|yfsm.s8~0 (
// Equation(s):
// \inst3|yfsm.s8~0_combout  = !\inst3|yfsm.s0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst3|yfsm.s8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yfsm.s8~0 .lut_mask = 16'h00FF;
defparam \inst3|yfsm.s8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y33_N21
cycloneii_lcell_ff \inst3|yfsm.s8 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst3|yfsm.s8~0_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s8~regout ));

// Location: LCCOMB_X2_Y33_N16
cycloneii_lcell_comb \inst3|WideOr10~0 (
// Equation(s):
// \inst3|WideOr10~0_combout  = (!\inst3|yfsm.s6~regout  & (!\inst3|yfsm.s5~regout  & (!\inst3|yfsm.s4~regout  & !\inst3|yfsm.s7~regout )))

	.dataa(\inst3|yfsm.s6~regout ),
	.datab(\inst3|yfsm.s5~regout ),
	.datac(\inst3|yfsm.s4~regout ),
	.datad(\inst3|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst3|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr10~0 .lut_mask = 16'h0001;
defparam \inst3|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N4
cycloneii_lcell_comb \inst3|WideOr11~0 (
// Equation(s):
// \inst3|WideOr11~0_combout  = (\inst3|yfsm.s2~regout ) # ((\inst3|yfsm.s3~regout ) # ((\inst3|yfsm.s6~regout ) # (\inst3|yfsm.s7~regout )))

	.dataa(\inst3|yfsm.s2~regout ),
	.datab(\inst3|yfsm.s3~regout ),
	.datac(\inst3|yfsm.s6~regout ),
	.datad(\inst3|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst3|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr11~0 .lut_mask = 16'hFFFE;
defparam \inst3|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N22
cycloneii_lcell_comb \inst3|WideOr12~0 (
// Equation(s):
// \inst3|WideOr12~0_combout  = (\inst3|yfsm.s7~regout ) # ((\inst3|yfsm.s1~regout ) # ((\inst3|yfsm.s5~regout ) # (\inst3|yfsm.s3~regout )))

	.dataa(\inst3|yfsm.s7~regout ),
	.datab(\inst3|yfsm.s1~regout ),
	.datac(\inst3|yfsm.s5~regout ),
	.datad(\inst3|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst3|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr12~0 .lut_mask = 16'hFFFE;
defparam \inst3|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Enable_Decoder~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Enable_Decoder~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enable_Decoder));
// synopsys translate_off
defparam \Enable_Decoder~I .input_async_reset = "none";
defparam \Enable_Decoder~I .input_power_up = "low";
defparam \Enable_Decoder~I .input_register_mode = "none";
defparam \Enable_Decoder~I .input_sync_reset = "none";
defparam \Enable_Decoder~I .oe_async_reset = "none";
defparam \Enable_Decoder~I .oe_power_up = "low";
defparam \Enable_Decoder~I .oe_register_mode = "none";
defparam \Enable_Decoder~I .oe_sync_reset = "none";
defparam \Enable_Decoder~I .operation_mode = "input";
defparam \Enable_Decoder~I .output_async_reset = "none";
defparam \Enable_Decoder~I .output_power_up = "low";
defparam \Enable_Decoder~I .output_register_mode = "none";
defparam \Enable_Decoder~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N14
cycloneii_lcell_comb \inst12|Mux0~0 (
// Equation(s):
// \inst12|Mux0~0_combout  = (\Enable_Decoder~combout  & \inst3|yfsm.s8~regout )

	.dataa(vcc),
	.datab(\Enable_Decoder~combout ),
	.datac(vcc),
	.datad(\inst3|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst12|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~0 .lut_mask = 16'hCC00;
defparam \inst12|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N4
cycloneii_lcell_comb \inst12|Mux1~0 (
// Equation(s):
// \inst12|Mux1~0_combout  = (\Enable_Decoder~combout  & !\inst3|yfsm.s8~regout )

	.dataa(vcc),
	.datab(\Enable_Decoder~combout ),
	.datac(vcc),
	.datad(\inst3|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst12|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~0 .lut_mask = 16'h00CC;
defparam \inst12|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N18
cycloneii_lcell_comb \inst12|Mux1~1 (
// Equation(s):
// \inst12|Mux1~1_combout  = (!\inst3|WideOr10~0_combout  & (\inst12|Mux1~0_combout  & (\inst3|WideOr12~0_combout  & \inst3|WideOr11~0_combout )))

	.dataa(\inst3|WideOr10~0_combout ),
	.datab(\inst12|Mux1~0_combout ),
	.datac(\inst3|WideOr12~0_combout ),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~1 .lut_mask = 16'h4000;
defparam \inst12|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N12
cycloneii_lcell_comb \inst12|Mux2~0 (
// Equation(s):
// \inst12|Mux2~0_combout  = (!\inst3|WideOr10~0_combout  & (\inst12|Mux1~0_combout  & (!\inst3|WideOr12~0_combout  & \inst3|WideOr11~0_combout )))

	.dataa(\inst3|WideOr10~0_combout ),
	.datab(\inst12|Mux1~0_combout ),
	.datac(\inst3|WideOr12~0_combout ),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~0 .lut_mask = 16'h0400;
defparam \inst12|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N30
cycloneii_lcell_comb \inst12|Mux3~0 (
// Equation(s):
// \inst12|Mux3~0_combout  = (!\inst3|WideOr10~0_combout  & (\inst12|Mux1~0_combout  & (\inst3|WideOr12~0_combout  & !\inst3|WideOr11~0_combout )))

	.dataa(\inst3|WideOr10~0_combout ),
	.datab(\inst12|Mux1~0_combout ),
	.datac(\inst3|WideOr12~0_combout ),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~0 .lut_mask = 16'h0040;
defparam \inst12|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N0
cycloneii_lcell_comb \inst12|Mux4~0 (
// Equation(s):
// \inst12|Mux4~0_combout  = (!\inst3|WideOr12~0_combout  & (\Enable_Decoder~combout  & (!\inst3|WideOr10~0_combout  & !\inst3|WideOr11~0_combout )))

	.dataa(\inst3|WideOr12~0_combout ),
	.datab(\Enable_Decoder~combout ),
	.datac(\inst3|WideOr10~0_combout ),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~0 .lut_mask = 16'h0004;
defparam \inst12|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N22
cycloneii_lcell_comb \inst12|Mux5~0 (
// Equation(s):
// \inst12|Mux5~0_combout  = (\inst3|WideOr10~0_combout  & (\inst12|Mux1~0_combout  & (\inst3|WideOr12~0_combout  & \inst3|WideOr11~0_combout )))

	.dataa(\inst3|WideOr10~0_combout ),
	.datab(\inst12|Mux1~0_combout ),
	.datac(\inst3|WideOr12~0_combout ),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~0 .lut_mask = 16'h8000;
defparam \inst12|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N8
cycloneii_lcell_comb \inst12|Mux6~0 (
// Equation(s):
// \inst12|Mux6~0_combout  = (!\inst3|WideOr12~0_combout  & (\Enable_Decoder~combout  & (\inst3|WideOr10~0_combout  & \inst3|WideOr11~0_combout )))

	.dataa(\inst3|WideOr12~0_combout ),
	.datab(\Enable_Decoder~combout ),
	.datac(\inst3|WideOr10~0_combout ),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~0 .lut_mask = 16'h4000;
defparam \inst12|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N6
cycloneii_lcell_comb \inst12|Mux7~0 (
// Equation(s):
// \inst12|Mux7~0_combout  = (\inst3|WideOr12~0_combout  & (\Enable_Decoder~combout  & (\inst3|WideOr10~0_combout  & !\inst3|WideOr11~0_combout )))

	.dataa(\inst3|WideOr12~0_combout ),
	.datab(\Enable_Decoder~combout ),
	.datac(\inst3|WideOr10~0_combout ),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~0 .lut_mask = 16'h0080;
defparam \inst12|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N16
cycloneii_lcell_comb \inst12|Mux8~0 (
// Equation(s):
// \inst12|Mux8~0_combout  = (\inst3|WideOr10~0_combout  & (\inst12|Mux1~0_combout  & (!\inst3|WideOr12~0_combout  & !\inst3|WideOr11~0_combout )))

	.dataa(\inst3|WideOr10~0_combout ),
	.datab(\inst12|Mux1~0_combout ),
	.datac(\inst3|WideOr12~0_combout ),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~0 .lut_mask = 16'h0008;
defparam \inst12|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N4
cycloneii_lcell_comb \inst2|Result[3]~3 (
// Equation(s):
// \inst2|Result[3]~3_combout  = (\Enable_Decoder~combout  & (\inst3|yfsm.s8~regout  & \inst3|WideOr10~0_combout ))

	.dataa(vcc),
	.datab(\Enable_Decoder~combout ),
	.datac(\inst3|yfsm.s8~regout ),
	.datad(\inst3|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst2|Result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[3]~3 .lut_mask = 16'hC000;
defparam \inst2|Result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N24
cycloneii_lcell_comb \inst|Q[3]~feeder (
// Equation(s):
// \inst|Q[3]~feeder_combout  = \A~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [3]),
	.cin(gnd),
	.combout(\inst|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset_A~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset_A~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset_A));
// synopsys translate_off
defparam \Reset_A~I .input_async_reset = "none";
defparam \Reset_A~I .input_power_up = "low";
defparam \Reset_A~I .input_register_mode = "none";
defparam \Reset_A~I .input_sync_reset = "none";
defparam \Reset_A~I .oe_async_reset = "none";
defparam \Reset_A~I .oe_power_up = "low";
defparam \Reset_A~I .oe_register_mode = "none";
defparam \Reset_A~I .oe_sync_reset = "none";
defparam \Reset_A~I .operation_mode = "input";
defparam \Reset_A~I .output_async_reset = "none";
defparam \Reset_A~I .output_power_up = "low";
defparam \Reset_A~I .output_register_mode = "none";
defparam \Reset_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Reset_A~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset_A~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset_A~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset_A~clkctrl .clock_type = "global clock";
defparam \Reset_A~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X11_Y33_N25
cycloneii_lcell_ff \inst|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [3]));

// Location: LCFF_X8_Y33_N7
cycloneii_lcell_ff \inst2|Reg1[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|Q [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg1 [3]));

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N10
cycloneii_lcell_comb \inst|Q[2]~feeder (
// Equation(s):
// \inst|Q[2]~feeder_combout  = \A~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\inst|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y33_N11
cycloneii_lcell_ff \inst|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [2]));

// Location: LCFF_X8_Y33_N5
cycloneii_lcell_ff \inst2|Reg1[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|Q [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg1 [2]));

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N20
cycloneii_lcell_comb \inst|Q[1]~feeder (
// Equation(s):
// \inst|Q[1]~feeder_combout  = \A~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [1]),
	.cin(gnd),
	.combout(\inst|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y33_N21
cycloneii_lcell_ff \inst|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [1]));

// Location: LCFF_X8_Y33_N3
cycloneii_lcell_ff \inst2|Reg1[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|Q [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg1 [1]));

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N6
cycloneii_lcell_comb \inst|Q[0]~feeder (
// Equation(s):
// \inst|Q[0]~feeder_combout  = \A~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [0]),
	.cin(gnd),
	.combout(\inst|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y33_N7
cycloneii_lcell_ff \inst|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [0]));

// Location: LCFF_X8_Y33_N1
cycloneii_lcell_ff \inst2|Reg1[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|Q [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg1 [0]));

// Location: LCCOMB_X5_Y33_N10
cycloneii_lcell_comb \inst2|Add3~1 (
// Equation(s):
// \inst2|Add3~1_cout  = CARRY(!\inst2|Reg1 [0])

	.dataa(vcc),
	.datab(\inst2|Reg1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst2|Add3~1_cout ));
// synopsys translate_off
defparam \inst2|Add3~1 .lut_mask = 16'h0033;
defparam \inst2|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N12
cycloneii_lcell_comb \inst2|Add3~2 (
// Equation(s):
// \inst2|Add3~2_combout  = (\inst2|Reg1 [1] & ((\inst2|Add3~1_cout ) # (GND))) # (!\inst2|Reg1 [1] & (!\inst2|Add3~1_cout ))
// \inst2|Add3~3  = CARRY((\inst2|Reg1 [1]) # (!\inst2|Add3~1_cout ))

	.dataa(vcc),
	.datab(\inst2|Reg1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~1_cout ),
	.combout(\inst2|Add3~2_combout ),
	.cout(\inst2|Add3~3 ));
// synopsys translate_off
defparam \inst2|Add3~2 .lut_mask = 16'hC3CF;
defparam \inst2|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N16
cycloneii_lcell_comb \inst2|Add3~6 (
// Equation(s):
// \inst2|Add3~6_combout  = (\inst2|Reg1 [3] & ((\inst2|Add3~5 ) # (GND))) # (!\inst2|Reg1 [3] & (!\inst2|Add3~5 ))
// \inst2|Add3~7  = CARRY((\inst2|Reg1 [3]) # (!\inst2|Add3~5 ))

	.dataa(vcc),
	.datab(\inst2|Reg1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~5 ),
	.combout(\inst2|Add3~6_combout ),
	.cout(\inst2|Add3~7 ));
// synopsys translate_off
defparam \inst2|Add3~6 .lut_mask = 16'hC3CF;
defparam \inst2|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset_B~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset_B~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset_B));
// synopsys translate_off
defparam \Reset_B~I .input_async_reset = "none";
defparam \Reset_B~I .input_power_up = "low";
defparam \Reset_B~I .input_register_mode = "none";
defparam \Reset_B~I .input_sync_reset = "none";
defparam \Reset_B~I .oe_async_reset = "none";
defparam \Reset_B~I .oe_power_up = "low";
defparam \Reset_B~I .oe_register_mode = "none";
defparam \Reset_B~I .oe_sync_reset = "none";
defparam \Reset_B~I .operation_mode = "input";
defparam \Reset_B~I .output_async_reset = "none";
defparam \Reset_B~I .output_power_up = "low";
defparam \Reset_B~I .output_register_mode = "none";
defparam \Reset_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \Reset_B~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset_B~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset_B~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset_B~clkctrl .clock_type = "global clock";
defparam \Reset_B~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X9_Y33_N29
cycloneii_lcell_ff \inst1|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [3]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [3]));

// Location: LCFF_X8_Y33_N19
cycloneii_lcell_ff \inst2|Reg2[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|Q [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg2 [3]));

// Location: LCCOMB_X7_Y33_N10
cycloneii_lcell_comb \inst2|Selector4~3 (
// Equation(s):
// \inst2|Selector4~3_combout  = (\inst2|Reg2 [3] & !\inst3|WideOr11~0_combout )

	.dataa(vcc),
	.datab(\inst2|Reg2 [3]),
	.datac(vcc),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~3 .lut_mask = 16'h00CC;
defparam \inst2|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N14
cycloneii_lcell_comb \inst2|Result[3]~1 (
// Equation(s):
// \inst2|Result[3]~1_combout  = (!\inst3|WideOr10~0_combout  & (((\inst3|WideOr11~0_combout ) # (!\Enable_Decoder~combout )) # (!\inst3|WideOr12~0_combout )))

	.dataa(\inst3|WideOr12~0_combout ),
	.datab(\Enable_Decoder~combout ),
	.datac(\inst3|WideOr11~0_combout ),
	.datad(\inst3|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst2|Result[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[3]~1 .lut_mask = 16'h00F7;
defparam \inst2|Result[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N28
cycloneii_lcell_comb \inst2|Result[3]~0 (
// Equation(s):
// \inst2|Result[3]~0_combout  = (\inst3|WideOr12~0_combout  & (\Enable_Decoder~combout  & !\inst3|WideOr10~0_combout ))

	.dataa(\inst3|WideOr12~0_combout ),
	.datab(vcc),
	.datac(\Enable_Decoder~combout ),
	.datad(\inst3|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst2|Result[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[3]~0 .lut_mask = 16'h00A0;
defparam \inst2|Result[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N20
cycloneii_lcell_comb \inst2|Result[3]~2 (
// Equation(s):
// \inst2|Result[3]~2_combout  = (!\inst2|Result[3]~0_combout  & (((!\inst3|yfsm.s8~regout  & \Enable_Decoder~combout )) # (!\inst2|Result[3]~1_combout )))

	.dataa(\inst3|yfsm.s8~regout ),
	.datab(\Enable_Decoder~combout ),
	.datac(\inst2|Result[3]~1_combout ),
	.datad(\inst2|Result[3]~0_combout ),
	.cin(gnd),
	.combout(\inst2|Result[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[3]~2 .lut_mask = 16'h004F;
defparam \inst2|Result[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N8
cycloneii_lcell_comb \inst2|Selector4~4 (
// Equation(s):
// \inst2|Selector4~4_combout  = (\inst2|Reg2 [3] & ((\inst3|WideOr11~0_combout  & ((\inst3|WideOr12~0_combout ))) # (!\inst3|WideOr11~0_combout  & ((!\inst3|WideOr12~0_combout ) # (!\inst2|Reg1 [3]))))) # (!\inst2|Reg2 [3] & (((\inst3|WideOr12~0_combout 
// ))))

	.dataa(\inst2|Reg1 [3]),
	.datab(\inst2|Reg2 [3]),
	.datac(\inst3|WideOr11~0_combout ),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~4 .lut_mask = 16'hF70C;
defparam \inst2|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N0
cycloneii_lcell_comb \inst1|Q[1]~feeder (
// Equation(s):
// \inst1|Q[1]~feeder_combout  = \B~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [1]),
	.cin(gnd),
	.combout(\inst1|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y33_N1
cycloneii_lcell_ff \inst1|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [1]));

// Location: LCFF_X8_Y33_N29
cycloneii_lcell_ff \inst2|Reg2[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|Q [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg2 [1]));

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N10
cycloneii_lcell_comb \inst1|Q[0]~feeder (
// Equation(s):
// \inst1|Q[0]~feeder_combout  = \B~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [0]),
	.cin(gnd),
	.combout(\inst1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y33_N11
cycloneii_lcell_ff \inst1|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [0]));

// Location: LCFF_X8_Y33_N27
cycloneii_lcell_ff \inst2|Reg2[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|Q [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg2 [0]));

// Location: LCCOMB_X9_Y33_N14
cycloneii_lcell_comb \inst2|Add2~1 (
// Equation(s):
// \inst2|Add2~1_cout  = CARRY(!\inst2|Reg2 [0])

	.dataa(vcc),
	.datab(\inst2|Reg2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst2|Add2~1_cout ));
// synopsys translate_off
defparam \inst2|Add2~1 .lut_mask = 16'h0033;
defparam \inst2|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N16
cycloneii_lcell_comb \inst2|Add2~2 (
// Equation(s):
// \inst2|Add2~2_combout  = (\inst2|Reg2 [1] & ((\inst2|Add2~1_cout ) # (GND))) # (!\inst2|Reg2 [1] & (!\inst2|Add2~1_cout ))
// \inst2|Add2~3  = CARRY((\inst2|Reg2 [1]) # (!\inst2|Add2~1_cout ))

	.dataa(vcc),
	.datab(\inst2|Reg2 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~1_cout ),
	.combout(\inst2|Add2~2_combout ),
	.cout(\inst2|Add2~3 ));
// synopsys translate_off
defparam \inst2|Add2~2 .lut_mask = 16'hC3CF;
defparam \inst2|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N18
cycloneii_lcell_comb \inst2|Add2~4 (
// Equation(s):
// \inst2|Add2~4_combout  = (\inst2|Reg2 [2] & (!\inst2|Add2~3  & VCC)) # (!\inst2|Reg2 [2] & (\inst2|Add2~3  $ (GND)))
// \inst2|Add2~5  = CARRY((!\inst2|Reg2 [2] & !\inst2|Add2~3 ))

	.dataa(\inst2|Reg2 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~3 ),
	.combout(\inst2|Add2~4_combout ),
	.cout(\inst2|Add2~5 ));
// synopsys translate_off
defparam \inst2|Add2~4 .lut_mask = 16'h5A05;
defparam \inst2|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N20
cycloneii_lcell_comb \inst2|Add2~6 (
// Equation(s):
// \inst2|Add2~6_combout  = (\inst2|Reg2 [3] & ((\inst2|Add2~5 ) # (GND))) # (!\inst2|Reg2 [3] & (!\inst2|Add2~5 ))
// \inst2|Add2~7  = CARRY((\inst2|Reg2 [3]) # (!\inst2|Add2~5 ))

	.dataa(\inst2|Reg2 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~5 ),
	.combout(\inst2|Add2~6_combout ),
	.cout(\inst2|Add2~7 ));
// synopsys translate_off
defparam \inst2|Add2~6 .lut_mask = 16'hA5AF;
defparam \inst2|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N6
cycloneii_lcell_comb \inst1|Q[2]~feeder (
// Equation(s):
// \inst1|Q[2]~feeder_combout  = \B~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [2]),
	.cin(gnd),
	.combout(\inst1|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y33_N7
cycloneii_lcell_ff \inst1|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [2]));

// Location: LCFF_X8_Y33_N21
cycloneii_lcell_ff \inst2|Reg2[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|Q [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg2 [2]));

// Location: LCCOMB_X8_Y33_N0
cycloneii_lcell_comb \inst2|Add0~0 (
// Equation(s):
// \inst2|Add0~0_combout  = (\inst2|Reg1 [0] & (\inst2|Reg2 [0] $ (VCC))) # (!\inst2|Reg1 [0] & (\inst2|Reg2 [0] & VCC))
// \inst2|Add0~1  = CARRY((\inst2|Reg1 [0] & \inst2|Reg2 [0]))

	.dataa(\inst2|Reg1 [0]),
	.datab(\inst2|Reg2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add0~0_combout ),
	.cout(\inst2|Add0~1 ));
// synopsys translate_off
defparam \inst2|Add0~0 .lut_mask = 16'h6688;
defparam \inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N2
cycloneii_lcell_comb \inst2|Add0~2 (
// Equation(s):
// \inst2|Add0~2_combout  = (\inst2|Reg2 [1] & ((\inst2|Reg1 [1] & (\inst2|Add0~1  & VCC)) # (!\inst2|Reg1 [1] & (!\inst2|Add0~1 )))) # (!\inst2|Reg2 [1] & ((\inst2|Reg1 [1] & (!\inst2|Add0~1 )) # (!\inst2|Reg1 [1] & ((\inst2|Add0~1 ) # (GND)))))
// \inst2|Add0~3  = CARRY((\inst2|Reg2 [1] & (!\inst2|Reg1 [1] & !\inst2|Add0~1 )) # (!\inst2|Reg2 [1] & ((!\inst2|Add0~1 ) # (!\inst2|Reg1 [1]))))

	.dataa(\inst2|Reg2 [1]),
	.datab(\inst2|Reg1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~1 ),
	.combout(\inst2|Add0~2_combout ),
	.cout(\inst2|Add0~3 ));
// synopsys translate_off
defparam \inst2|Add0~2 .lut_mask = 16'h9617;
defparam \inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N4
cycloneii_lcell_comb \inst2|Add0~4 (
// Equation(s):
// \inst2|Add0~4_combout  = ((\inst2|Reg1 [2] $ (\inst2|Reg2 [2] $ (!\inst2|Add0~3 )))) # (GND)
// \inst2|Add0~5  = CARRY((\inst2|Reg1 [2] & ((\inst2|Reg2 [2]) # (!\inst2|Add0~3 ))) # (!\inst2|Reg1 [2] & (\inst2|Reg2 [2] & !\inst2|Add0~3 )))

	.dataa(\inst2|Reg1 [2]),
	.datab(\inst2|Reg2 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~3 ),
	.combout(\inst2|Add0~4_combout ),
	.cout(\inst2|Add0~5 ));
// synopsys translate_off
defparam \inst2|Add0~4 .lut_mask = 16'h698E;
defparam \inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N16
cycloneii_lcell_comb \inst2|Add1~0 (
// Equation(s):
// \inst2|Add1~0_combout  = \inst2|Add0~0_combout  $ (VCC)
// \inst2|Add1~1  = CARRY(\inst2|Add0~0_combout )

	.dataa(vcc),
	.datab(\inst2|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add1~0_combout ),
	.cout(\inst2|Add1~1 ));
// synopsys translate_off
defparam \inst2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N18
cycloneii_lcell_comb \inst2|Add1~2 (
// Equation(s):
// \inst2|Add1~2_combout  = (\inst2|Add0~2_combout  & (\inst2|Add1~1  & VCC)) # (!\inst2|Add0~2_combout  & (!\inst2|Add1~1 ))
// \inst2|Add1~3  = CARRY((!\inst2|Add0~2_combout  & !\inst2|Add1~1 ))

	.dataa(vcc),
	.datab(\inst2|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~1 ),
	.combout(\inst2|Add1~2_combout ),
	.cout(\inst2|Add1~3 ));
// synopsys translate_off
defparam \inst2|Add1~2 .lut_mask = 16'hC303;
defparam \inst2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N20
cycloneii_lcell_comb \inst2|Add1~4 (
// Equation(s):
// \inst2|Add1~4_combout  = (\inst2|Add0~4_combout  & (\inst2|Add1~3  $ (GND))) # (!\inst2|Add0~4_combout  & (!\inst2|Add1~3  & VCC))
// \inst2|Add1~5  = CARRY((\inst2|Add0~4_combout  & !\inst2|Add1~3 ))

	.dataa(vcc),
	.datab(\inst2|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~3 ),
	.combout(\inst2|Add1~4_combout ),
	.cout(\inst2|Add1~5 ));
// synopsys translate_off
defparam \inst2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N22
cycloneii_lcell_comb \inst2|Add1~6 (
// Equation(s):
// \inst2|Add1~6_combout  = (\inst2|Add0~6_combout  & (\inst2|Add1~5  & VCC)) # (!\inst2|Add0~6_combout  & (!\inst2|Add1~5 ))
// \inst2|Add1~7  = CARRY((!\inst2|Add0~6_combout  & !\inst2|Add1~5 ))

	.dataa(\inst2|Add0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~5 ),
	.combout(\inst2|Add1~6_combout ),
	.cout(\inst2|Add1~7 ));
// synopsys translate_off
defparam \inst2|Add1~6 .lut_mask = 16'hA505;
defparam \inst2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N26
cycloneii_lcell_comb \inst2|Selector4~5 (
// Equation(s):
// \inst2|Selector4~5_combout  = (\inst3|WideOr11~0_combout  & ((\inst2|Selector4~4_combout  & (\inst2|Add2~6_combout )) # (!\inst2|Selector4~4_combout  & ((\inst2|Add1~6_combout ))))) # (!\inst3|WideOr11~0_combout  & (\inst2|Selector4~4_combout ))

	.dataa(\inst3|WideOr11~0_combout ),
	.datab(\inst2|Selector4~4_combout ),
	.datac(\inst2|Add2~6_combout ),
	.datad(\inst2|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~5 .lut_mask = 16'hE6C4;
defparam \inst2|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N0
cycloneii_lcell_comb \inst2|Selector4~6 (
// Equation(s):
// \inst2|Selector4~6_combout  = (\Enable_Decoder~combout  & \inst2|Selector4~5_combout )

	.dataa(\Enable_Decoder~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Selector4~5_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~6 .lut_mask = 16'hAA00;
defparam \inst2|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N6
cycloneii_lcell_comb \inst2|Selector4~7 (
// Equation(s):
// \inst2|Selector4~7_combout  = (\inst2|Result[3]~1_combout  & (\inst2|Selector4~3_combout  & (\inst2|Result[3]~2_combout ))) # (!\inst2|Result[3]~1_combout  & (((\inst2|Selector4~6_combout ) # (!\inst2|Result[3]~2_combout ))))

	.dataa(\inst2|Result[3]~1_combout ),
	.datab(\inst2|Selector4~3_combout ),
	.datac(\inst2|Result[3]~2_combout ),
	.datad(\inst2|Selector4~6_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~7 .lut_mask = 16'hD585;
defparam \inst2|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N30
cycloneii_lcell_comb \inst2|Selector4~8 (
// Equation(s):
// \inst2|Selector4~8_combout  = (\inst2|Result[3]~0_combout  & ((\inst2|Selector4~7_combout  & ((\inst2|Reg1 [1]))) # (!\inst2|Selector4~7_combout  & (\inst2|Add3~6_combout )))) # (!\inst2|Result[3]~0_combout  & (((\inst2|Selector4~7_combout ))))

	.dataa(\inst2|Result[3]~0_combout ),
	.datab(\inst2|Add3~6_combout ),
	.datac(\inst2|Reg1 [1]),
	.datad(\inst2|Selector4~7_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~8 .lut_mask = 16'hF588;
defparam \inst2|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N16
cycloneii_lcell_comb \inst2|Selector4~12 (
// Equation(s):
// \inst2|Selector4~12_combout  = (\inst2|Result[3]~3_combout  & (\inst2|Reg2 [5] & (!\inst3|WideOr11~0_combout ))) # (!\inst2|Result[3]~3_combout  & (((\inst2|Selector4~8_combout ))))

	.dataa(\inst2|Reg2 [5]),
	.datab(\inst3|WideOr11~0_combout ),
	.datac(\inst2|Result[3]~3_combout ),
	.datad(\inst2|Selector4~8_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~12 .lut_mask = 16'h2F20;
defparam \inst2|Selector4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y33_N17
cycloneii_lcell_ff \inst2|Result[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Selector4~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [3]));

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N8
cycloneii_lcell_comb \inst1|Q[4]~feeder (
// Equation(s):
// \inst1|Q[4]~feeder_combout  = \B~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [4]),
	.cin(gnd),
	.combout(\inst1|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y33_N9
cycloneii_lcell_ff \inst1|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [4]));

// Location: LCFF_X8_Y33_N23
cycloneii_lcell_ff \inst2|Reg2[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|Q [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg2 [4]));

// Location: LCCOMB_X4_Y33_N28
cycloneii_lcell_comb \inst12|Mux5~1 (
// Equation(s):
// \inst12|Mux5~1_combout  = (\inst3|WideOr11~0_combout  & \inst3|WideOr10~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|WideOr11~0_combout ),
	.datad(\inst3|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~1 .lut_mask = 16'hF000;
defparam \inst12|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y33_N24
cycloneii_lcell_comb \inst2|Selector5~3 (
// Equation(s):
// \inst2|Selector5~3_combout  = (\inst2|Selector5~2_combout  & (((\inst2|Add1~4_combout )) # (!\inst12|Mux5~1_combout ))) # (!\inst2|Selector5~2_combout  & (\inst12|Mux5~1_combout  & (\inst2|Add2~4_combout )))

	.dataa(\inst2|Selector5~2_combout ),
	.datab(\inst12|Mux5~1_combout ),
	.datac(\inst2|Add2~4_combout ),
	.datad(\inst2|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst2|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~3 .lut_mask = 16'hEA62;
defparam \inst2|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N12
cycloneii_lcell_comb \inst2|Selector5~4 (
// Equation(s):
// \inst2|Selector5~4_combout  = (\inst3|yfsm.s8~regout  & (\inst2|Reg2 [4])) # (!\inst3|yfsm.s8~regout  & ((\inst2|Selector5~3_combout )))

	.dataa(vcc),
	.datab(\inst2|Reg2 [4]),
	.datac(\inst3|yfsm.s8~regout ),
	.datad(\inst2|Selector5~3_combout ),
	.cin(gnd),
	.combout(\inst2|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~4 .lut_mask = 16'hCFC0;
defparam \inst2|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y33_N13
cycloneii_lcell_ff \inst2|Result[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Selector5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Enable_Decoder~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [2]));

// Location: LCCOMB_X4_Y33_N18
cycloneii_lcell_comb \inst2|Selector4~9 (
// Equation(s):
// \inst2|Selector4~9_combout  = (\inst2|Reg2 [1] & ((\inst3|WideOr11~0_combout  & ((\inst3|WideOr12~0_combout ))) # (!\inst3|WideOr11~0_combout  & ((!\inst3|WideOr12~0_combout ) # (!\inst2|Reg1 [1]))))) # (!\inst2|Reg2 [1] & (((\inst3|WideOr12~0_combout 
// ))))

	.dataa(\inst2|Reg2 [1]),
	.datab(\inst2|Reg1 [1]),
	.datac(\inst3|WideOr11~0_combout ),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~9 .lut_mask = 16'hF70A;
defparam \inst2|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y33_N16
cycloneii_lcell_comb \inst2|Selector4~10 (
// Equation(s):
// \inst2|Selector4~10_combout  = (\inst3|WideOr11~0_combout  & ((\inst2|Selector4~9_combout  & (\inst2|Add2~2_combout )) # (!\inst2|Selector4~9_combout  & ((\inst2|Add1~2_combout ))))) # (!\inst3|WideOr11~0_combout  & (\inst2|Selector4~9_combout ))

	.dataa(\inst3|WideOr11~0_combout ),
	.datab(\inst2|Selector4~9_combout ),
	.datac(\inst2|Add2~2_combout ),
	.datad(\inst2|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~10 .lut_mask = 16'hE6C4;
defparam \inst2|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y33_N30
cycloneii_lcell_comb \inst2|Selector6~0 (
// Equation(s):
// \inst2|Selector6~0_combout  = (\inst3|WideOr11~0_combout  & (((\inst2|Add3~2_combout  & \inst3|WideOr12~0_combout )))) # (!\inst3|WideOr11~0_combout  & ((\inst2|Reg2 [1]) # ((\inst3|WideOr12~0_combout ))))

	.dataa(\inst3|WideOr11~0_combout ),
	.datab(\inst2|Reg2 [1]),
	.datac(\inst2|Add3~2_combout ),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector6~0 .lut_mask = 16'hF544;
defparam \inst2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N22
cycloneii_lcell_comb \inst2|Selector6~1 (
// Equation(s):
// \inst2|Selector6~1_combout  = (!\inst3|yfsm.s8~regout  & ((\inst3|WideOr10~0_combout  & (\inst2|Selector4~10_combout )) # (!\inst3|WideOr10~0_combout  & ((\inst2|Selector6~0_combout )))))

	.dataa(\inst3|yfsm.s8~regout ),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst2|Selector4~10_combout ),
	.datad(\inst2|Selector6~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector6~1 .lut_mask = 16'h5140;
defparam \inst2|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N26
cycloneii_lcell_comb \inst2|Selector6~2 (
// Equation(s):
// \inst2|Selector6~2_combout  = (\inst2|Selector6~1_combout ) # ((\inst2|Selector4~3_combout  & (\inst3|WideOr10~0_combout  & \inst3|yfsm.s8~regout )))

	.dataa(\inst2|Selector4~3_combout ),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst3|yfsm.s8~regout ),
	.datad(\inst2|Selector6~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector6~2 .lut_mask = 16'hFF80;
defparam \inst2|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y33_N27
cycloneii_lcell_ff \inst2|Result[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Selector6~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Enable_Decoder~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [1]));

// Location: LCCOMB_X1_Y33_N24
cycloneii_lcell_comb \inst2|Selector7~2 (
// Equation(s):
// \inst2|Selector7~2_combout  = (\inst3|WideOr11~0_combout  & (\inst2|Reg1 [0] & (\inst3|WideOr12~0_combout ))) # (!\inst3|WideOr11~0_combout  & (((\inst3|WideOr12~0_combout ) # (!\inst2|Reg2 [0]))))

	.dataa(\inst3|WideOr11~0_combout ),
	.datab(\inst2|Reg1 [0]),
	.datac(\inst3|WideOr12~0_combout ),
	.datad(\inst2|Reg2 [0]),
	.cin(gnd),
	.combout(\inst2|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector7~2 .lut_mask = 16'hD0D5;
defparam \inst2|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N2
cycloneii_lcell_comb \inst2|Selector7~3 (
// Equation(s):
// \inst2|Selector7~3_combout  = (\inst3|WideOr10~0_combout  & ((\inst3|WideOr11~0_combout ))) # (!\inst3|WideOr10~0_combout  & (\inst2|Selector7~2_combout ))

	.dataa(\inst3|WideOr10~0_combout ),
	.datab(vcc),
	.datac(\inst2|Selector7~2_combout ),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector7~3 .lut_mask = 16'hFA50;
defparam \inst2|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N28
cycloneii_lcell_comb \inst2|Selector5~6 (
// Equation(s):
// \inst2|Selector5~6_combout  = (\inst3|WideOr12~0_combout  & (\inst2|Reg2 [0])) # (!\inst3|WideOr12~0_combout  & ((\inst2|Add1~0_combout )))

	.dataa(\inst3|WideOr12~0_combout ),
	.datab(\inst2|Reg2 [0]),
	.datac(vcc),
	.datad(\inst2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~6 .lut_mask = 16'hDD88;
defparam \inst2|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N26
cycloneii_lcell_comb \inst2|Selector7~0 (
// Equation(s):
// \inst2|Selector7~0_combout  = (\inst2|Selector7~3_combout  & (((\inst2|Selector5~6_combout ) # (!\inst3|WideOr10~0_combout )))) # (!\inst2|Selector7~3_combout  & (\inst2|Selector5~5_combout  & (\inst3|WideOr10~0_combout )))

	.dataa(\inst2|Selector5~5_combout ),
	.datab(\inst2|Selector7~3_combout ),
	.datac(\inst3|WideOr10~0_combout ),
	.datad(\inst2|Selector5~6_combout ),
	.cin(gnd),
	.combout(\inst2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector7~0 .lut_mask = 16'hEC2C;
defparam \inst2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N20
cycloneii_lcell_comb \inst2|Selector7~1 (
// Equation(s):
// \inst2|Selector7~1_combout  = (\inst3|yfsm.s8~regout  & (\inst2|Reg2 [2])) # (!\inst3|yfsm.s8~regout  & ((\inst2|Selector7~0_combout )))

	.dataa(\inst3|yfsm.s8~regout ),
	.datab(vcc),
	.datac(\inst2|Reg2 [2]),
	.datad(\inst2|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector7~1 .lut_mask = 16'hF5A0;
defparam \inst2|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N21
cycloneii_lcell_ff \inst2|Result[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Selector7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Enable_Decoder~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [0]));

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N24
cycloneii_lcell_comb \inst|Q[7]~feeder (
// Equation(s):
// \inst|Q[7]~feeder_combout  = \A~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [7]),
	.cin(gnd),
	.combout(\inst|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y33_N25
cycloneii_lcell_ff \inst|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [7]));

// Location: LCCOMB_X9_Y33_N12
cycloneii_lcell_comb \inst2|Reg1[7]~feeder (
// Equation(s):
// \inst2|Reg1[7]~feeder_combout  = \inst|Q [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Q [7]),
	.cin(gnd),
	.combout(\inst2|Reg1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg1[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|Reg1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y33_N13
cycloneii_lcell_ff \inst2|Reg1[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Reg1[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg1 [7]));

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N4
cycloneii_lcell_comb \inst|Q[6]~feeder (
// Equation(s):
// \inst|Q[6]~feeder_combout  = \A~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [6]),
	.cin(gnd),
	.combout(\inst|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y33_N5
cycloneii_lcell_ff \inst|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [6]));

// Location: LCFF_X8_Y33_N15
cycloneii_lcell_ff \inst2|Reg1[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|Q [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg1 [6]));

// Location: LCCOMB_X5_Y33_N18
cycloneii_lcell_comb \inst2|Add3~8 (
// Equation(s):
// \inst2|Add3~8_combout  = (\inst2|Reg1 [4] & (!\inst2|Add3~7  & VCC)) # (!\inst2|Reg1 [4] & (\inst2|Add3~7  $ (GND)))
// \inst2|Add3~9  = CARRY((!\inst2|Reg1 [4] & !\inst2|Add3~7 ))

	.dataa(\inst2|Reg1 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~7 ),
	.combout(\inst2|Add3~8_combout ),
	.cout(\inst2|Add3~9 ));
// synopsys translate_off
defparam \inst2|Add3~8 .lut_mask = 16'h5A05;
defparam \inst2|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N20
cycloneii_lcell_comb \inst2|Add3~10 (
// Equation(s):
// \inst2|Add3~10_combout  = (\inst2|Reg1 [5] & ((\inst2|Add3~9 ) # (GND))) # (!\inst2|Reg1 [5] & (!\inst2|Add3~9 ))
// \inst2|Add3~11  = CARRY((\inst2|Reg1 [5]) # (!\inst2|Add3~9 ))

	.dataa(\inst2|Reg1 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~9 ),
	.combout(\inst2|Add3~10_combout ),
	.cout(\inst2|Add3~11 ));
// synopsys translate_off
defparam \inst2|Add3~10 .lut_mask = 16'hA5AF;
defparam \inst2|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N22
cycloneii_lcell_comb \inst2|Add3~12 (
// Equation(s):
// \inst2|Add3~12_combout  = (\inst2|Reg1 [6] & (!\inst2|Add3~11  & VCC)) # (!\inst2|Reg1 [6] & (\inst2|Add3~11  $ (GND)))
// \inst2|Add3~13  = CARRY((!\inst2|Reg1 [6] & !\inst2|Add3~11 ))

	.dataa(vcc),
	.datab(\inst2|Reg1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~11 ),
	.combout(\inst2|Add3~12_combout ),
	.cout(\inst2|Add3~13 ));
// synopsys translate_off
defparam \inst2|Add3~12 .lut_mask = 16'h3C03;
defparam \inst2|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N24
cycloneii_lcell_comb \inst2|Add3~14 (
// Equation(s):
// \inst2|Add3~14_combout  = \inst2|Add3~13  $ (!\inst2|Reg1 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Reg1 [7]),
	.cin(\inst2|Add3~13 ),
	.combout(\inst2|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add3~14 .lut_mask = 16'hF00F;
defparam \inst2|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X9_Y33_N19
cycloneii_lcell_ff \inst1|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [7]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [7]));

// Location: LCCOMB_X9_Y33_N30
cycloneii_lcell_comb \inst2|Reg2[7]~feeder (
// Equation(s):
// \inst2|Reg2[7]~feeder_combout  = \inst1|Q [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Q [7]),
	.cin(gnd),
	.combout(\inst2|Reg2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg2[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|Reg2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y33_N31
cycloneii_lcell_ff \inst2|Reg2[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Reg2[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg2 [7]));

// Location: LCCOMB_X7_Y33_N24
cycloneii_lcell_comb \inst2|Selector4~11 (
// Equation(s):
// \inst2|Selector4~11_combout  = (\inst2|Reg2 [7] & !\inst3|WideOr11~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|Reg2 [7]),
	.datad(\inst3|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~11 .lut_mask = 16'h00F0;
defparam \inst2|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N2
cycloneii_lcell_comb \inst1|Q[6]~feeder (
// Equation(s):
// \inst1|Q[6]~feeder_combout  = \B~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [6]),
	.cin(gnd),
	.combout(\inst1|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y33_N3
cycloneii_lcell_ff \inst1|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [6]));

// Location: LCCOMB_X9_Y33_N4
cycloneii_lcell_comb \inst2|Reg2[6]~feeder (
// Equation(s):
// \inst2|Reg2[6]~feeder_combout  = \inst1|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Q [6]),
	.cin(gnd),
	.combout(\inst2|Reg2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg2[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|Reg2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y33_N5
cycloneii_lcell_ff \inst2|Reg2[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Reg2[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg2 [6]));

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X9_Y33_N21
cycloneii_lcell_ff \inst1|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [5]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [5]));

// Location: LCFF_X8_Y33_N13
cycloneii_lcell_ff \inst2|Reg2[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|Q [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg2 [5]));

// Location: LCCOMB_X9_Y33_N22
cycloneii_lcell_comb \inst2|Add2~8 (
// Equation(s):
// \inst2|Add2~8_combout  = (\inst2|Reg2 [4] & (!\inst2|Add2~7  & VCC)) # (!\inst2|Reg2 [4] & (\inst2|Add2~7  $ (GND)))
// \inst2|Add2~9  = CARRY((!\inst2|Reg2 [4] & !\inst2|Add2~7 ))

	.dataa(vcc),
	.datab(\inst2|Reg2 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~7 ),
	.combout(\inst2|Add2~8_combout ),
	.cout(\inst2|Add2~9 ));
// synopsys translate_off
defparam \inst2|Add2~8 .lut_mask = 16'h3C03;
defparam \inst2|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N24
cycloneii_lcell_comb \inst2|Add2~10 (
// Equation(s):
// \inst2|Add2~10_combout  = (\inst2|Reg2 [5] & ((\inst2|Add2~9 ) # (GND))) # (!\inst2|Reg2 [5] & (!\inst2|Add2~9 ))
// \inst2|Add2~11  = CARRY((\inst2|Reg2 [5]) # (!\inst2|Add2~9 ))

	.dataa(vcc),
	.datab(\inst2|Reg2 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~9 ),
	.combout(\inst2|Add2~10_combout ),
	.cout(\inst2|Add2~11 ));
// synopsys translate_off
defparam \inst2|Add2~10 .lut_mask = 16'hC3CF;
defparam \inst2|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N26
cycloneii_lcell_comb \inst2|Add2~12 (
// Equation(s):
// \inst2|Add2~12_combout  = (\inst2|Reg2 [6] & (!\inst2|Add2~11  & VCC)) # (!\inst2|Reg2 [6] & (\inst2|Add2~11  $ (GND)))
// \inst2|Add2~13  = CARRY((!\inst2|Reg2 [6] & !\inst2|Add2~11 ))

	.dataa(vcc),
	.datab(\inst2|Reg2 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~11 ),
	.combout(\inst2|Add2~12_combout ),
	.cout(\inst2|Add2~13 ));
// synopsys translate_off
defparam \inst2|Add2~12 .lut_mask = 16'h3C03;
defparam \inst2|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N28
cycloneii_lcell_comb \inst2|Add2~14 (
// Equation(s):
// \inst2|Add2~14_combout  = \inst2|Add2~13  $ (!\inst2|Reg2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Reg2 [7]),
	.cin(\inst2|Add2~13 ),
	.combout(\inst2|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add2~14 .lut_mask = 16'hF00F;
defparam \inst2|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N14
cycloneii_lcell_comb \inst2|Selector0~0 (
// Equation(s):
// \inst2|Selector0~0_combout  = (\inst3|WideOr11~0_combout  & (((\inst3|WideOr12~0_combout )))) # (!\inst3|WideOr11~0_combout  & ((\inst2|Reg2 [7] & ((!\inst3|WideOr12~0_combout ) # (!\inst2|Reg1 [7]))) # (!\inst2|Reg2 [7] & ((\inst3|WideOr12~0_combout 
// )))))

	.dataa(\inst3|WideOr11~0_combout ),
	.datab(\inst2|Reg1 [7]),
	.datac(\inst2|Reg2 [7]),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~0 .lut_mask = 16'hBF50;
defparam \inst2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N18
cycloneii_lcell_comb \inst|Q[5]~feeder (
// Equation(s):
// \inst|Q[5]~feeder_combout  = \A~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [5]),
	.cin(gnd),
	.combout(\inst|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y33_N19
cycloneii_lcell_ff \inst|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [5]));

// Location: LCFF_X8_Y33_N11
cycloneii_lcell_ff \inst2|Reg1[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|Q [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Reg1 [5]));

// Location: LCCOMB_X8_Y33_N8
cycloneii_lcell_comb \inst2|Add0~8 (
// Equation(s):
// \inst2|Add0~8_combout  = ((\inst2|Reg1 [4] $ (\inst2|Reg2 [4] $ (!\inst2|Add0~7 )))) # (GND)
// \inst2|Add0~9  = CARRY((\inst2|Reg1 [4] & ((\inst2|Reg2 [4]) # (!\inst2|Add0~7 ))) # (!\inst2|Reg1 [4] & (\inst2|Reg2 [4] & !\inst2|Add0~7 )))

	.dataa(\inst2|Reg1 [4]),
	.datab(\inst2|Reg2 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~7 ),
	.combout(\inst2|Add0~8_combout ),
	.cout(\inst2|Add0~9 ));
// synopsys translate_off
defparam \inst2|Add0~8 .lut_mask = 16'h698E;
defparam \inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N14
cycloneii_lcell_comb \inst2|Add0~14 (
// Equation(s):
// \inst2|Add0~14_combout  = \inst2|Reg2 [7] $ (\inst2|Add0~13  $ (\inst2|Reg1 [7]))

	.dataa(vcc),
	.datab(\inst2|Reg2 [7]),
	.datac(vcc),
	.datad(\inst2|Reg1 [7]),
	.cin(\inst2|Add0~13 ),
	.combout(\inst2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~14 .lut_mask = 16'hC33C;
defparam \inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N24
cycloneii_lcell_comb \inst2|Add1~8 (
// Equation(s):
// \inst2|Add1~8_combout  = (\inst2|Add0~8_combout  & ((GND) # (!\inst2|Add1~7 ))) # (!\inst2|Add0~8_combout  & (\inst2|Add1~7  $ (GND)))
// \inst2|Add1~9  = CARRY((\inst2|Add0~8_combout ) # (!\inst2|Add1~7 ))

	.dataa(vcc),
	.datab(\inst2|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~7 ),
	.combout(\inst2|Add1~8_combout ),
	.cout(\inst2|Add1~9 ));
// synopsys translate_off
defparam \inst2|Add1~8 .lut_mask = 16'h3CCF;
defparam \inst2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N26
cycloneii_lcell_comb \inst2|Add1~10 (
// Equation(s):
// \inst2|Add1~10_combout  = (\inst2|Add0~10_combout  & (\inst2|Add1~9  & VCC)) # (!\inst2|Add0~10_combout  & (!\inst2|Add1~9 ))
// \inst2|Add1~11  = CARRY((!\inst2|Add0~10_combout  & !\inst2|Add1~9 ))

	.dataa(\inst2|Add0~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~9 ),
	.combout(\inst2|Add1~10_combout ),
	.cout(\inst2|Add1~11 ));
// synopsys translate_off
defparam \inst2|Add1~10 .lut_mask = 16'hA505;
defparam \inst2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N28
cycloneii_lcell_comb \inst2|Add1~12 (
// Equation(s):
// \inst2|Add1~12_combout  = (\inst2|Add0~12_combout  & ((GND) # (!\inst2|Add1~11 ))) # (!\inst2|Add0~12_combout  & (\inst2|Add1~11  $ (GND)))
// \inst2|Add1~13  = CARRY((\inst2|Add0~12_combout ) # (!\inst2|Add1~11 ))

	.dataa(\inst2|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~11 ),
	.combout(\inst2|Add1~12_combout ),
	.cout(\inst2|Add1~13 ));
// synopsys translate_off
defparam \inst2|Add1~12 .lut_mask = 16'h5AAF;
defparam \inst2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N30
cycloneii_lcell_comb \inst2|Add1~14 (
// Equation(s):
// \inst2|Add1~14_combout  = \inst2|Add0~14_combout  $ (!\inst2|Add1~13 )

	.dataa(vcc),
	.datab(\inst2|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~13 ),
	.combout(\inst2|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add1~14 .lut_mask = 16'hC3C3;
defparam \inst2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N12
cycloneii_lcell_comb \inst2|Selector0~1 (
// Equation(s):
// \inst2|Selector0~1_combout  = (\inst3|WideOr11~0_combout  & ((\inst2|Selector0~0_combout  & (\inst2|Add2~14_combout )) # (!\inst2|Selector0~0_combout  & ((\inst2|Add1~14_combout ))))) # (!\inst3|WideOr11~0_combout  & (((\inst2|Selector0~0_combout ))))

	.dataa(\inst3|WideOr11~0_combout ),
	.datab(\inst2|Add2~14_combout ),
	.datac(\inst2|Selector0~0_combout ),
	.datad(\inst2|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst2|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~1 .lut_mask = 16'hDAD0;
defparam \inst2|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N22
cycloneii_lcell_comb \inst2|Selector0~2 (
// Equation(s):
// \inst2|Selector0~2_combout  = (\Enable_Decoder~combout  & \inst2|Selector0~1_combout )

	.dataa(\Enable_Decoder~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Selector0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~2 .lut_mask = 16'hAA00;
defparam \inst2|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N28
cycloneii_lcell_comb \inst2|Selector0~3 (
// Equation(s):
// \inst2|Selector0~3_combout  = (\inst2|Result[3]~1_combout  & (\inst2|Selector4~11_combout  & (\inst2|Result[3]~2_combout ))) # (!\inst2|Result[3]~1_combout  & (((\inst2|Selector0~2_combout ) # (!\inst2|Result[3]~2_combout ))))

	.dataa(\inst2|Result[3]~1_combout ),
	.datab(\inst2|Selector4~11_combout ),
	.datac(\inst2|Result[3]~2_combout ),
	.datad(\inst2|Selector0~2_combout ),
	.cin(gnd),
	.combout(\inst2|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~3 .lut_mask = 16'hD585;
defparam \inst2|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N2
cycloneii_lcell_comb \inst2|Selector0~4 (
// Equation(s):
// \inst2|Selector0~4_combout  = (\inst2|Result[3]~0_combout  & ((\inst2|Selector0~3_combout  & (\inst2|Reg1 [5])) # (!\inst2|Selector0~3_combout  & ((\inst2|Add3~14_combout ))))) # (!\inst2|Result[3]~0_combout  & (((\inst2|Selector0~3_combout ))))

	.dataa(\inst2|Reg1 [5]),
	.datab(\inst2|Result[3]~0_combout ),
	.datac(\inst2|Add3~14_combout ),
	.datad(\inst2|Selector0~3_combout ),
	.cin(gnd),
	.combout(\inst2|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~4 .lut_mask = 16'hBBC0;
defparam \inst2|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N16
cycloneii_lcell_comb \inst2|Selector0~5 (
// Equation(s):
// \inst2|Selector0~5_combout  = (\inst2|Result[3]~3_combout  & (!\inst3|WideOr11~0_combout  & (\inst2|Reg2 [1]))) # (!\inst2|Result[3]~3_combout  & (((\inst2|Selector0~4_combout ))))

	.dataa(\inst3|WideOr11~0_combout ),
	.datab(\inst2|Result[3]~3_combout ),
	.datac(\inst2|Reg2 [1]),
	.datad(\inst2|Selector0~4_combout ),
	.cin(gnd),
	.combout(\inst2|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~5 .lut_mask = 16'h7340;
defparam \inst2|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y33_N17
cycloneii_lcell_ff \inst2|Result[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Selector0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [7]));

// Location: LCCOMB_X4_Y33_N22
cycloneii_lcell_comb \inst2|Result[2]~4 (
// Equation(s):
// \inst2|Result[2]~4_combout  = ((!\inst3|WideOr10~0_combout  & \inst3|WideOr12~0_combout )) # (!\inst3|WideOr11~0_combout )

	.dataa(vcc),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst3|WideOr11~0_combout ),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Result[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[2]~4 .lut_mask = 16'h3F0F;
defparam \inst2|Result[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y33_N20
cycloneii_lcell_comb \inst2|Result[2]~5 (
// Equation(s):
// \inst2|Result[2]~5_combout  = (\inst3|WideOr11~0_combout  & ((\inst3|WideOr12~0_combout ) # (!\inst3|WideOr10~0_combout )))

	.dataa(vcc),
	.datab(\inst3|WideOr10~0_combout ),
	.datac(\inst3|WideOr11~0_combout ),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Result[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[2]~5 .lut_mask = 16'hF030;
defparam \inst2|Result[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N8
cycloneii_lcell_comb \inst2|Selector1~2 (
// Equation(s):
// \inst2|Selector1~2_combout  = (\inst2|Result[2]~4_combout  & ((\inst2|Result[2]~5_combout  & ((\inst2|Add3~12_combout ))) # (!\inst2|Result[2]~5_combout  & (\inst2|Selector1~1_combout )))) # (!\inst2|Result[2]~4_combout  & (((!\inst2|Result[2]~5_combout 
// ))))

	.dataa(\inst2|Selector1~1_combout ),
	.datab(\inst2|Result[2]~4_combout ),
	.datac(\inst2|Result[2]~5_combout ),
	.datad(\inst2|Add3~12_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~2 .lut_mask = 16'hCB0B;
defparam \inst2|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N30
cycloneii_lcell_comb \inst2|Selector1~3 (
// Equation(s):
// \inst2|Selector1~3_combout  = (\inst12|Mux5~1_combout  & ((\inst2|Selector1~2_combout  & ((\inst2|Add1~12_combout ))) # (!\inst2|Selector1~2_combout  & (\inst2|Add2~12_combout )))) # (!\inst12|Mux5~1_combout  & (\inst2|Selector1~2_combout ))

	.dataa(\inst12|Mux5~1_combout ),
	.datab(\inst2|Selector1~2_combout ),
	.datac(\inst2|Add2~12_combout ),
	.datad(\inst2|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~3 .lut_mask = 16'hEC64;
defparam \inst2|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N4
cycloneii_lcell_comb \inst2|Selector1~4 (
// Equation(s):
// \inst2|Selector1~4_combout  = (\inst3|yfsm.s8~regout  & (\inst2|Reg2 [0])) # (!\inst3|yfsm.s8~regout  & ((\inst2|Selector1~3_combout )))

	.dataa(vcc),
	.datab(\inst3|yfsm.s8~regout ),
	.datac(\inst2|Reg2 [0]),
	.datad(\inst2|Selector1~3_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~4 .lut_mask = 16'hF3C0;
defparam \inst2|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y33_N5
cycloneii_lcell_ff \inst2|Result[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Selector1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Enable_Decoder~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [6]));

// Location: LCCOMB_X6_Y33_N26
cycloneii_lcell_comb \inst2|Selector4~2 (
// Equation(s):
// \inst2|Selector4~2_combout  = (!\inst3|WideOr11~0_combout  & \inst2|Reg2 [5])

	.dataa(vcc),
	.datab(\inst3|WideOr11~0_combout ),
	.datac(\inst2|Reg2 [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~2 .lut_mask = 16'h3030;
defparam \inst2|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N4
cycloneii_lcell_comb \inst2|Selector2~2 (
// Equation(s):
// \inst2|Selector2~2_combout  = (\inst2|Reg2 [5] & ((\inst3|WideOr11~0_combout  & ((\inst3|WideOr12~0_combout ))) # (!\inst3|WideOr11~0_combout  & ((!\inst3|WideOr12~0_combout ) # (!\inst2|Reg1 [5]))))) # (!\inst2|Reg2 [5] & (((\inst3|WideOr12~0_combout 
// ))))

	.dataa(\inst2|Reg1 [5]),
	.datab(\inst2|Reg2 [5]),
	.datac(\inst3|WideOr11~0_combout ),
	.datad(\inst3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~2 .lut_mask = 16'hF70C;
defparam \inst2|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N30
cycloneii_lcell_comb \inst2|Selector2~3 (
// Equation(s):
// \inst2|Selector2~3_combout  = (\inst3|WideOr11~0_combout  & ((\inst2|Selector2~2_combout  & ((\inst2|Add2~10_combout ))) # (!\inst2|Selector2~2_combout  & (\inst2|Add1~10_combout )))) # (!\inst3|WideOr11~0_combout  & (\inst2|Selector2~2_combout ))

	.dataa(\inst3|WideOr11~0_combout ),
	.datab(\inst2|Selector2~2_combout ),
	.datac(\inst2|Add1~10_combout ),
	.datad(\inst2|Add2~10_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~3 .lut_mask = 16'hEC64;
defparam \inst2|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N2
cycloneii_lcell_comb \inst2|Selector2~4 (
// Equation(s):
// \inst2|Selector2~4_combout  = (\Enable_Decoder~combout  & \inst2|Selector2~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Enable_Decoder~combout ),
	.datad(\inst2|Selector2~3_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~4 .lut_mask = 16'hF000;
defparam \inst2|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N0
cycloneii_lcell_comb \inst2|Selector2~5 (
// Equation(s):
// \inst2|Selector2~5_combout  = (\inst2|Result[3]~2_combout  & ((\inst2|Result[3]~1_combout  & (\inst2|Selector4~2_combout )) # (!\inst2|Result[3]~1_combout  & ((\inst2|Selector2~4_combout ))))) # (!\inst2|Result[3]~2_combout  & 
// (((!\inst2|Result[3]~1_combout ))))

	.dataa(\inst2|Result[3]~2_combout ),
	.datab(\inst2|Selector4~2_combout ),
	.datac(\inst2|Result[3]~1_combout ),
	.datad(\inst2|Selector2~4_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~5 .lut_mask = 16'h8F85;
defparam \inst2|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N22
cycloneii_lcell_comb \inst2|Selector2~6 (
// Equation(s):
// \inst2|Selector2~6_combout  = (\inst2|Result[3]~0_combout  & ((\inst2|Selector2~5_combout  & (\inst2|Reg1 [3])) # (!\inst2|Selector2~5_combout  & ((\inst2|Add3~10_combout ))))) # (!\inst2|Result[3]~0_combout  & (((\inst2|Selector2~5_combout ))))

	.dataa(\inst2|Reg1 [3]),
	.datab(\inst2|Result[3]~0_combout ),
	.datac(\inst2|Add3~10_combout ),
	.datad(\inst2|Selector2~5_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~6 .lut_mask = 16'hBBC0;
defparam \inst2|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N6
cycloneii_lcell_comb \inst2|Selector2~7 (
// Equation(s):
// \inst2|Selector2~7_combout  = (\inst2|Result[3]~3_combout  & (\inst2|Reg2 [7] & (!\inst3|WideOr11~0_combout ))) # (!\inst2|Result[3]~3_combout  & (((\inst2|Selector2~6_combout ))))

	.dataa(\inst2|Reg2 [7]),
	.datab(\inst2|Result[3]~3_combout ),
	.datac(\inst3|WideOr11~0_combout ),
	.datad(\inst2|Selector2~6_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~7 .lut_mask = 16'h3B08;
defparam \inst2|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y33_N7
cycloneii_lcell_ff \inst2|Result[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Selector2~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [5]));

// Location: LCCOMB_X5_Y33_N0
cycloneii_lcell_comb \inst2|Selector3~2 (
// Equation(s):
// \inst2|Selector3~2_combout  = (\inst2|Result[2]~4_combout  & ((\inst2|Result[2]~5_combout  & ((\inst2|Add3~8_combout ))) # (!\inst2|Result[2]~5_combout  & (\inst2|Selector3~1_combout )))) # (!\inst2|Result[2]~4_combout  & (((!\inst2|Result[2]~5_combout 
// ))))

	.dataa(\inst2|Selector3~1_combout ),
	.datab(\inst2|Result[2]~4_combout ),
	.datac(\inst2|Result[2]~5_combout ),
	.datad(\inst2|Add3~8_combout ),
	.cin(gnd),
	.combout(\inst2|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector3~2 .lut_mask = 16'hCB0B;
defparam \inst2|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N2
cycloneii_lcell_comb \inst2|Selector3~3 (
// Equation(s):
// \inst2|Selector3~3_combout  = (\inst12|Mux5~1_combout  & ((\inst2|Selector3~2_combout  & ((\inst2|Add1~8_combout ))) # (!\inst2|Selector3~2_combout  & (\inst2|Add2~8_combout )))) # (!\inst12|Mux5~1_combout  & (\inst2|Selector3~2_combout ))

	.dataa(\inst12|Mux5~1_combout ),
	.datab(\inst2|Selector3~2_combout ),
	.datac(\inst2|Add2~8_combout ),
	.datad(\inst2|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst2|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector3~3 .lut_mask = 16'hEC64;
defparam \inst2|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y33_N26
cycloneii_lcell_comb \inst2|Selector3~4 (
// Equation(s):
// \inst2|Selector3~4_combout  = (\inst3|yfsm.s8~regout  & (\inst2|Reg2 [6])) # (!\inst3|yfsm.s8~regout  & ((\inst2|Selector3~3_combout )))

	.dataa(vcc),
	.datab(\inst3|yfsm.s8~regout ),
	.datac(\inst2|Reg2 [6]),
	.datad(\inst2|Selector3~3_combout ),
	.cin(gnd),
	.combout(\inst2|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector3~4 .lut_mask = 16'hF3C0;
defparam \inst2|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y33_N27
cycloneii_lcell_ff \inst2|Result[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst2|Selector3~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Enable_Decoder~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [4]));

// Location: LCCOMB_X3_Y33_N16
cycloneii_lcell_comb \inst6|Mux0~0 (
// Equation(s):
// \inst6|Mux0~0_combout  = (\inst2|Result [2] & (!\inst2|Result [1] & (\inst2|Result [0] $ (!\inst2|Result [3])))) # (!\inst2|Result [2] & (\inst2|Result [0] & (\inst2|Result [1] $ (!\inst2|Result [3]))))

	.dataa(\inst2|Result [2]),
	.datab(\inst2|Result [1]),
	.datac(\inst2|Result [0]),
	.datad(\inst2|Result [3]),
	.cin(gnd),
	.combout(\inst6|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~0 .lut_mask = 16'h6012;
defparam \inst6|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N10
cycloneii_lcell_comb \inst6|Mux1~0 (
// Equation(s):
// \inst6|Mux1~0_combout  = (\inst2|Result [1] & ((\inst2|Result [0] & ((\inst2|Result [3]))) # (!\inst2|Result [0] & (\inst2|Result [2])))) # (!\inst2|Result [1] & (\inst2|Result [2] & (\inst2|Result [0] $ (\inst2|Result [3]))))

	.dataa(\inst2|Result [2]),
	.datab(\inst2|Result [1]),
	.datac(\inst2|Result [0]),
	.datad(\inst2|Result [3]),
	.cin(gnd),
	.combout(\inst6|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~0 .lut_mask = 16'hCA28;
defparam \inst6|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N0
cycloneii_lcell_comb \inst6|Mux2~0 (
// Equation(s):
// \inst6|Mux2~0_combout  = (\inst2|Result [2] & (\inst2|Result [3] & ((\inst2|Result [1]) # (!\inst2|Result [0])))) # (!\inst2|Result [2] & (\inst2|Result [1] & (!\inst2|Result [0] & !\inst2|Result [3])))

	.dataa(\inst2|Result [2]),
	.datab(\inst2|Result [1]),
	.datac(\inst2|Result [0]),
	.datad(\inst2|Result [3]),
	.cin(gnd),
	.combout(\inst6|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~0 .lut_mask = 16'h8A04;
defparam \inst6|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N18
cycloneii_lcell_comb \inst6|Mux3~0 (
// Equation(s):
// \inst6|Mux3~0_combout  = (\inst2|Result [0] & (\inst2|Result [2] $ ((!\inst2|Result [1])))) # (!\inst2|Result [0] & ((\inst2|Result [2] & (!\inst2|Result [1] & !\inst2|Result [3])) # (!\inst2|Result [2] & (\inst2|Result [1] & \inst2|Result [3]))))

	.dataa(\inst2|Result [2]),
	.datab(\inst2|Result [1]),
	.datac(\inst2|Result [0]),
	.datad(\inst2|Result [3]),
	.cin(gnd),
	.combout(\inst6|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~0 .lut_mask = 16'h9492;
defparam \inst6|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N20
cycloneii_lcell_comb \inst6|Mux4~0 (
// Equation(s):
// \inst6|Mux4~0_combout  = (\inst2|Result [1] & (((\inst2|Result [0] & !\inst2|Result [3])))) # (!\inst2|Result [1] & ((\inst2|Result [2] & ((!\inst2|Result [3]))) # (!\inst2|Result [2] & (\inst2|Result [0]))))

	.dataa(\inst2|Result [2]),
	.datab(\inst2|Result [1]),
	.datac(\inst2|Result [0]),
	.datad(\inst2|Result [3]),
	.cin(gnd),
	.combout(\inst6|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~0 .lut_mask = 16'h10F2;
defparam \inst6|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N2
cycloneii_lcell_comb \inst6|Mux5~0 (
// Equation(s):
// \inst6|Mux5~0_combout  = (\inst2|Result [2] & (\inst2|Result [0] & (\inst2|Result [1] $ (\inst2|Result [3])))) # (!\inst2|Result [2] & (!\inst2|Result [3] & ((\inst2|Result [1]) # (\inst2|Result [0]))))

	.dataa(\inst2|Result [2]),
	.datab(\inst2|Result [1]),
	.datac(\inst2|Result [0]),
	.datad(\inst2|Result [3]),
	.cin(gnd),
	.combout(\inst6|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~0 .lut_mask = 16'h20D4;
defparam \inst6|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y33_N24
cycloneii_lcell_comb \inst6|Mux6~0 (
// Equation(s):
// \inst6|Mux6~0_combout  = (\inst2|Result [0] & ((\inst2|Result [3]) # (\inst2|Result [2] $ (\inst2|Result [1])))) # (!\inst2|Result [0] & ((\inst2|Result [1]) # (\inst2|Result [2] $ (\inst2|Result [3]))))

	.dataa(\inst2|Result [2]),
	.datab(\inst2|Result [1]),
	.datac(\inst2|Result [0]),
	.datad(\inst2|Result [3]),
	.cin(gnd),
	.combout(\inst6|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~0 .lut_mask = 16'hFD6E;
defparam \inst6|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N8
cycloneii_lcell_comb \inst4|Mux0~0 (
// Equation(s):
// \inst4|Mux0~0_combout  = (\inst2|Result [6] & (!\inst2|Result [5] & (\inst2|Result [4] $ (!\inst2|Result [7])))) # (!\inst2|Result [6] & (\inst2|Result [4] & (\inst2|Result [7] $ (!\inst2|Result [5]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux0~0 .lut_mask = 16'h4086;
defparam \inst4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N18
cycloneii_lcell_comb \inst4|Mux1~0 (
// Equation(s):
// \inst4|Mux1~0_combout  = (\inst2|Result [7] & ((\inst2|Result [4] & ((\inst2|Result [5]))) # (!\inst2|Result [4] & (\inst2|Result [6])))) # (!\inst2|Result [7] & (\inst2|Result [6] & (\inst2|Result [4] $ (\inst2|Result [5]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux1~0 .lut_mask = 16'hE228;
defparam \inst4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N24
cycloneii_lcell_comb \inst4|Mux2~0 (
// Equation(s):
// \inst4|Mux2~0_combout  = (\inst2|Result [6] & (\inst2|Result [7] & ((\inst2|Result [5]) # (!\inst2|Result [4])))) # (!\inst2|Result [6] & (!\inst2|Result [4] & (!\inst2|Result [7] & \inst2|Result [5])))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux2~0 .lut_mask = 16'hA120;
defparam \inst4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N18
cycloneii_lcell_comb \inst4|Mux3~0 (
// Equation(s):
// \inst4|Mux3~0_combout  = (\inst2|Result [4] & (\inst2|Result [6] $ ((!\inst2|Result [5])))) # (!\inst2|Result [4] & ((\inst2|Result [6] & (!\inst2|Result [5] & !\inst2|Result [7])) # (!\inst2|Result [6] & (\inst2|Result [5] & \inst2|Result [7]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [5]),
	.datac(\inst2|Result [4]),
	.datad(\inst2|Result [7]),
	.cin(gnd),
	.combout(\inst4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux3~0 .lut_mask = 16'h9492;
defparam \inst4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N10
cycloneii_lcell_comb \inst4|Mux4~0 (
// Equation(s):
// \inst4|Mux4~0_combout  = (\inst2|Result [5] & (((\inst2|Result [4] & !\inst2|Result [7])))) # (!\inst2|Result [5] & ((\inst2|Result [6] & ((!\inst2|Result [7]))) # (!\inst2|Result [6] & (\inst2|Result [4]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux4~0 .lut_mask = 16'h0C4E;
defparam \inst4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y33_N20
cycloneii_lcell_comb \inst4|Mux5~0 (
// Equation(s):
// \inst4|Mux5~0_combout  = (\inst2|Result [6] & (\inst2|Result [4] & (\inst2|Result [5] $ (\inst2|Result [7])))) # (!\inst2|Result [6] & (!\inst2|Result [7] & ((\inst2|Result [5]) # (\inst2|Result [4]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [5]),
	.datac(\inst2|Result [4]),
	.datad(\inst2|Result [7]),
	.cin(gnd),
	.combout(\inst4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux5~0 .lut_mask = 16'h20D4;
defparam \inst4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y33_N12
cycloneii_lcell_comb \inst4|Mux6~0 (
// Equation(s):
// \inst4|Mux6~0_combout  = (\inst2|Result [4] & ((\inst2|Result [7]) # (\inst2|Result [6] $ (\inst2|Result [5])))) # (!\inst2|Result [4] & ((\inst2|Result [5]) # (\inst2|Result [6] $ (\inst2|Result [7]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux6~0 .lut_mask = 16'hF7DA;
defparam \inst4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N8
cycloneii_lcell_comb \inst3|student_id[3] (
// Equation(s):
// \inst3|student_id [3] = (\inst3|yfsm.s5~regout ) # (\inst3|yfsm.s3~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|yfsm.s5~regout ),
	.datad(\inst3|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst3|student_id [3]),
	.cout());
// synopsys translate_off
defparam \inst3|student_id[3] .lut_mask = 16'hFFF0;
defparam \inst3|student_id[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N2
cycloneii_lcell_comb \inst3|student_id[2] (
// Equation(s):
// \inst3|student_id [2] = (\inst3|yfsm.s4~regout ) # (!\inst3|yfsm.s0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|yfsm.s4~regout ),
	.datad(\inst3|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst3|student_id [2]),
	.cout());
// synopsys translate_off
defparam \inst3|student_id[2] .lut_mask = 16'hF0FF;
defparam \inst3|student_id[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N30
cycloneii_lcell_comb \inst3|student_id[1] (
// Equation(s):
// \inst3|student_id [1] = (\inst3|yfsm.s2~regout ) # (\inst3|yfsm.s4~regout )

	.dataa(\inst3|yfsm.s2~regout ),
	.datab(vcc),
	.datac(\inst3|yfsm.s4~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|student_id [1]),
	.cout());
// synopsys translate_off
defparam \inst3|student_id[1] .lut_mask = 16'hFAFA;
defparam \inst3|student_id[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N28
cycloneii_lcell_comb \inst3|WideOr9~0 (
// Equation(s):
// \inst3|WideOr9~0_combout  = (\inst3|yfsm.s6~regout ) # ((\inst3|yfsm.s5~regout ) # ((\inst3|yfsm.s1~regout ) # (\inst3|yfsm.s8~regout )))

	.dataa(\inst3|yfsm.s6~regout ),
	.datab(\inst3|yfsm.s5~regout ),
	.datac(\inst3|yfsm.s1~regout ),
	.datad(\inst3|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst3|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr9~0 .lut_mask = 16'hFFFE;
defparam \inst3|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N12
cycloneii_lcell_comb \inst5|Mux0~0 (
// Equation(s):
// \inst5|Mux0~0_combout  = (!\inst3|student_id [3] & (!\inst3|student_id [2] & (!\inst3|student_id [1] & !\inst3|WideOr9~0_combout )))

	.dataa(\inst3|student_id [3]),
	.datab(\inst3|student_id [2]),
	.datac(\inst3|student_id [1]),
	.datad(\inst3|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~0 .lut_mask = 16'h0001;
defparam \inst5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N26
cycloneii_lcell_comb \inst5|Mux1~8 (
// Equation(s):
// \inst5|Mux1~8_combout  = (\inst3|yfsm.s4~regout  & (\inst3|WideOr9~0_combout )) # (!\inst3|yfsm.s4~regout  & (!\inst3|yfsm.s0~regout  & (\inst3|WideOr9~0_combout  $ (!\inst3|yfsm.s2~regout ))))

	.dataa(\inst3|yfsm.s4~regout ),
	.datab(\inst3|WideOr9~0_combout ),
	.datac(\inst3|yfsm.s2~regout ),
	.datad(\inst3|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst5|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~8 .lut_mask = 16'h88C9;
defparam \inst5|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N24
cycloneii_lcell_comb \inst5|Mux3~8 (
// Equation(s):
// \inst5|Mux3~8_combout  = (\inst3|WideOr9~0_combout ) # ((!\inst3|yfsm.s4~regout  & (\inst3|yfsm.s0~regout  $ (!\inst3|yfsm.s2~regout ))))

	.dataa(\inst3|yfsm.s0~regout ),
	.datab(\inst3|yfsm.s4~regout ),
	.datac(\inst3|yfsm.s2~regout ),
	.datad(\inst3|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~8 .lut_mask = 16'hFF21;
defparam \inst5|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N6
cycloneii_lcell_comb \inst5|Mux5~0 (
// Equation(s):
// \inst5|Mux5~0_combout  = (\inst3|student_id [3]) # ((\inst3|WideOr9~0_combout ) # ((\inst3|student_id [2] & !\inst3|student_id [1])))

	.dataa(\inst3|student_id [3]),
	.datab(\inst3|student_id [2]),
	.datac(\inst3|student_id [1]),
	.datad(\inst3|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~0 .lut_mask = 16'hFFAE;
defparam \inst5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N0
cycloneii_lcell_comb \inst5|Mux6~0 (
// Equation(s):
// \inst5|Mux6~0_combout  = (\inst3|student_id [3]) # ((\inst3|student_id [2] & ((\inst3|WideOr9~0_combout ) # (!\inst3|student_id [1]))) # (!\inst3|student_id [2] & (\inst3|student_id [1])))

	.dataa(\inst3|student_id [3]),
	.datab(\inst3|student_id [2]),
	.datac(\inst3|student_id [1]),
	.datad(\inst3|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~0 .lut_mask = 16'hFEBE;
defparam \inst5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \currentState[0]~I (
	.datain(\inst3|yfsm.s8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(currentState[0]));
// synopsys translate_off
defparam \currentState[0]~I .input_async_reset = "none";
defparam \currentState[0]~I .input_power_up = "low";
defparam \currentState[0]~I .input_register_mode = "none";
defparam \currentState[0]~I .input_sync_reset = "none";
defparam \currentState[0]~I .oe_async_reset = "none";
defparam \currentState[0]~I .oe_power_up = "low";
defparam \currentState[0]~I .oe_register_mode = "none";
defparam \currentState[0]~I .oe_sync_reset = "none";
defparam \currentState[0]~I .operation_mode = "output";
defparam \currentState[0]~I .output_async_reset = "none";
defparam \currentState[0]~I .output_power_up = "low";
defparam \currentState[0]~I .output_register_mode = "none";
defparam \currentState[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \currentState[1]~I (
	.datain(!\inst3|WideOr10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(currentState[1]));
// synopsys translate_off
defparam \currentState[1]~I .input_async_reset = "none";
defparam \currentState[1]~I .input_power_up = "low";
defparam \currentState[1]~I .input_register_mode = "none";
defparam \currentState[1]~I .input_sync_reset = "none";
defparam \currentState[1]~I .oe_async_reset = "none";
defparam \currentState[1]~I .oe_power_up = "low";
defparam \currentState[1]~I .oe_register_mode = "none";
defparam \currentState[1]~I .oe_sync_reset = "none";
defparam \currentState[1]~I .operation_mode = "output";
defparam \currentState[1]~I .output_async_reset = "none";
defparam \currentState[1]~I .output_power_up = "low";
defparam \currentState[1]~I .output_register_mode = "none";
defparam \currentState[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \currentState[2]~I (
	.datain(\inst3|WideOr11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(currentState[2]));
// synopsys translate_off
defparam \currentState[2]~I .input_async_reset = "none";
defparam \currentState[2]~I .input_power_up = "low";
defparam \currentState[2]~I .input_register_mode = "none";
defparam \currentState[2]~I .input_sync_reset = "none";
defparam \currentState[2]~I .oe_async_reset = "none";
defparam \currentState[2]~I .oe_power_up = "low";
defparam \currentState[2]~I .oe_register_mode = "none";
defparam \currentState[2]~I .oe_sync_reset = "none";
defparam \currentState[2]~I .operation_mode = "output";
defparam \currentState[2]~I .output_async_reset = "none";
defparam \currentState[2]~I .output_power_up = "low";
defparam \currentState[2]~I .output_register_mode = "none";
defparam \currentState[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \currentState[3]~I (
	.datain(\inst3|WideOr12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(currentState[3]));
// synopsys translate_off
defparam \currentState[3]~I .input_async_reset = "none";
defparam \currentState[3]~I .input_power_up = "low";
defparam \currentState[3]~I .input_register_mode = "none";
defparam \currentState[3]~I .input_sync_reset = "none";
defparam \currentState[3]~I .oe_async_reset = "none";
defparam \currentState[3]~I .oe_power_up = "low";
defparam \currentState[3]~I .oe_register_mode = "none";
defparam \currentState[3]~I .oe_sync_reset = "none";
defparam \currentState[3]~I .operation_mode = "output";
defparam \currentState[3]~I .output_async_reset = "none";
defparam \currentState[3]~I .output_power_up = "low";
defparam \currentState[3]~I .output_register_mode = "none";
defparam \currentState[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[0]));
// synopsys translate_off
defparam \OPERATOR[0]~I .input_async_reset = "none";
defparam \OPERATOR[0]~I .input_power_up = "low";
defparam \OPERATOR[0]~I .input_register_mode = "none";
defparam \OPERATOR[0]~I .input_sync_reset = "none";
defparam \OPERATOR[0]~I .oe_async_reset = "none";
defparam \OPERATOR[0]~I .oe_power_up = "low";
defparam \OPERATOR[0]~I .oe_register_mode = "none";
defparam \OPERATOR[0]~I .oe_sync_reset = "none";
defparam \OPERATOR[0]~I .operation_mode = "output";
defparam \OPERATOR[0]~I .output_async_reset = "none";
defparam \OPERATOR[0]~I .output_power_up = "low";
defparam \OPERATOR[0]~I .output_register_mode = "none";
defparam \OPERATOR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[1]));
// synopsys translate_off
defparam \OPERATOR[1]~I .input_async_reset = "none";
defparam \OPERATOR[1]~I .input_power_up = "low";
defparam \OPERATOR[1]~I .input_register_mode = "none";
defparam \OPERATOR[1]~I .input_sync_reset = "none";
defparam \OPERATOR[1]~I .oe_async_reset = "none";
defparam \OPERATOR[1]~I .oe_power_up = "low";
defparam \OPERATOR[1]~I .oe_register_mode = "none";
defparam \OPERATOR[1]~I .oe_sync_reset = "none";
defparam \OPERATOR[1]~I .operation_mode = "output";
defparam \OPERATOR[1]~I .output_async_reset = "none";
defparam \OPERATOR[1]~I .output_power_up = "low";
defparam \OPERATOR[1]~I .output_register_mode = "none";
defparam \OPERATOR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[2]));
// synopsys translate_off
defparam \OPERATOR[2]~I .input_async_reset = "none";
defparam \OPERATOR[2]~I .input_power_up = "low";
defparam \OPERATOR[2]~I .input_register_mode = "none";
defparam \OPERATOR[2]~I .input_sync_reset = "none";
defparam \OPERATOR[2]~I .oe_async_reset = "none";
defparam \OPERATOR[2]~I .oe_power_up = "low";
defparam \OPERATOR[2]~I .oe_register_mode = "none";
defparam \OPERATOR[2]~I .oe_sync_reset = "none";
defparam \OPERATOR[2]~I .operation_mode = "output";
defparam \OPERATOR[2]~I .output_async_reset = "none";
defparam \OPERATOR[2]~I .output_power_up = "low";
defparam \OPERATOR[2]~I .output_register_mode = "none";
defparam \OPERATOR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[3]));
// synopsys translate_off
defparam \OPERATOR[3]~I .input_async_reset = "none";
defparam \OPERATOR[3]~I .input_power_up = "low";
defparam \OPERATOR[3]~I .input_register_mode = "none";
defparam \OPERATOR[3]~I .input_sync_reset = "none";
defparam \OPERATOR[3]~I .oe_async_reset = "none";
defparam \OPERATOR[3]~I .oe_power_up = "low";
defparam \OPERATOR[3]~I .oe_register_mode = "none";
defparam \OPERATOR[3]~I .oe_sync_reset = "none";
defparam \OPERATOR[3]~I .operation_mode = "output";
defparam \OPERATOR[3]~I .output_async_reset = "none";
defparam \OPERATOR[3]~I .output_power_up = "low";
defparam \OPERATOR[3]~I .output_register_mode = "none";
defparam \OPERATOR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[4]));
// synopsys translate_off
defparam \OPERATOR[4]~I .input_async_reset = "none";
defparam \OPERATOR[4]~I .input_power_up = "low";
defparam \OPERATOR[4]~I .input_register_mode = "none";
defparam \OPERATOR[4]~I .input_sync_reset = "none";
defparam \OPERATOR[4]~I .oe_async_reset = "none";
defparam \OPERATOR[4]~I .oe_power_up = "low";
defparam \OPERATOR[4]~I .oe_register_mode = "none";
defparam \OPERATOR[4]~I .oe_sync_reset = "none";
defparam \OPERATOR[4]~I .operation_mode = "output";
defparam \OPERATOR[4]~I .output_async_reset = "none";
defparam \OPERATOR[4]~I .output_power_up = "low";
defparam \OPERATOR[4]~I .output_register_mode = "none";
defparam \OPERATOR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[5]));
// synopsys translate_off
defparam \OPERATOR[5]~I .input_async_reset = "none";
defparam \OPERATOR[5]~I .input_power_up = "low";
defparam \OPERATOR[5]~I .input_register_mode = "none";
defparam \OPERATOR[5]~I .input_sync_reset = "none";
defparam \OPERATOR[5]~I .oe_async_reset = "none";
defparam \OPERATOR[5]~I .oe_power_up = "low";
defparam \OPERATOR[5]~I .oe_register_mode = "none";
defparam \OPERATOR[5]~I .oe_sync_reset = "none";
defparam \OPERATOR[5]~I .operation_mode = "output";
defparam \OPERATOR[5]~I .output_async_reset = "none";
defparam \OPERATOR[5]~I .output_power_up = "low";
defparam \OPERATOR[5]~I .output_register_mode = "none";
defparam \OPERATOR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[6]));
// synopsys translate_off
defparam \OPERATOR[6]~I .input_async_reset = "none";
defparam \OPERATOR[6]~I .input_power_up = "low";
defparam \OPERATOR[6]~I .input_register_mode = "none";
defparam \OPERATOR[6]~I .input_sync_reset = "none";
defparam \OPERATOR[6]~I .oe_async_reset = "none";
defparam \OPERATOR[6]~I .oe_power_up = "low";
defparam \OPERATOR[6]~I .oe_register_mode = "none";
defparam \OPERATOR[6]~I .oe_sync_reset = "none";
defparam \OPERATOR[6]~I .operation_mode = "output";
defparam \OPERATOR[6]~I .output_async_reset = "none";
defparam \OPERATOR[6]~I .output_power_up = "low";
defparam \OPERATOR[6]~I .output_register_mode = "none";
defparam \OPERATOR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[7]~I (
	.datain(\inst12|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[7]));
// synopsys translate_off
defparam \OPERATOR[7]~I .input_async_reset = "none";
defparam \OPERATOR[7]~I .input_power_up = "low";
defparam \OPERATOR[7]~I .input_register_mode = "none";
defparam \OPERATOR[7]~I .input_sync_reset = "none";
defparam \OPERATOR[7]~I .oe_async_reset = "none";
defparam \OPERATOR[7]~I .oe_power_up = "low";
defparam \OPERATOR[7]~I .oe_register_mode = "none";
defparam \OPERATOR[7]~I .oe_sync_reset = "none";
defparam \OPERATOR[7]~I .operation_mode = "output";
defparam \OPERATOR[7]~I .output_async_reset = "none";
defparam \OPERATOR[7]~I .output_power_up = "low";
defparam \OPERATOR[7]~I .output_register_mode = "none";
defparam \OPERATOR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[8]~I (
	.datain(\inst12|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[8]));
// synopsys translate_off
defparam \OPERATOR[8]~I .input_async_reset = "none";
defparam \OPERATOR[8]~I .input_power_up = "low";
defparam \OPERATOR[8]~I .input_register_mode = "none";
defparam \OPERATOR[8]~I .input_sync_reset = "none";
defparam \OPERATOR[8]~I .oe_async_reset = "none";
defparam \OPERATOR[8]~I .oe_power_up = "low";
defparam \OPERATOR[8]~I .oe_register_mode = "none";
defparam \OPERATOR[8]~I .oe_sync_reset = "none";
defparam \OPERATOR[8]~I .operation_mode = "output";
defparam \OPERATOR[8]~I .output_async_reset = "none";
defparam \OPERATOR[8]~I .output_power_up = "low";
defparam \OPERATOR[8]~I .output_register_mode = "none";
defparam \OPERATOR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[9]~I (
	.datain(\inst12|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[9]));
// synopsys translate_off
defparam \OPERATOR[9]~I .input_async_reset = "none";
defparam \OPERATOR[9]~I .input_power_up = "low";
defparam \OPERATOR[9]~I .input_register_mode = "none";
defparam \OPERATOR[9]~I .input_sync_reset = "none";
defparam \OPERATOR[9]~I .oe_async_reset = "none";
defparam \OPERATOR[9]~I .oe_power_up = "low";
defparam \OPERATOR[9]~I .oe_register_mode = "none";
defparam \OPERATOR[9]~I .oe_sync_reset = "none";
defparam \OPERATOR[9]~I .operation_mode = "output";
defparam \OPERATOR[9]~I .output_async_reset = "none";
defparam \OPERATOR[9]~I .output_power_up = "low";
defparam \OPERATOR[9]~I .output_register_mode = "none";
defparam \OPERATOR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[10]~I (
	.datain(\inst12|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[10]));
// synopsys translate_off
defparam \OPERATOR[10]~I .input_async_reset = "none";
defparam \OPERATOR[10]~I .input_power_up = "low";
defparam \OPERATOR[10]~I .input_register_mode = "none";
defparam \OPERATOR[10]~I .input_sync_reset = "none";
defparam \OPERATOR[10]~I .oe_async_reset = "none";
defparam \OPERATOR[10]~I .oe_power_up = "low";
defparam \OPERATOR[10]~I .oe_register_mode = "none";
defparam \OPERATOR[10]~I .oe_sync_reset = "none";
defparam \OPERATOR[10]~I .operation_mode = "output";
defparam \OPERATOR[10]~I .output_async_reset = "none";
defparam \OPERATOR[10]~I .output_power_up = "low";
defparam \OPERATOR[10]~I .output_register_mode = "none";
defparam \OPERATOR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[11]~I (
	.datain(\inst12|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[11]));
// synopsys translate_off
defparam \OPERATOR[11]~I .input_async_reset = "none";
defparam \OPERATOR[11]~I .input_power_up = "low";
defparam \OPERATOR[11]~I .input_register_mode = "none";
defparam \OPERATOR[11]~I .input_sync_reset = "none";
defparam \OPERATOR[11]~I .oe_async_reset = "none";
defparam \OPERATOR[11]~I .oe_power_up = "low";
defparam \OPERATOR[11]~I .oe_register_mode = "none";
defparam \OPERATOR[11]~I .oe_sync_reset = "none";
defparam \OPERATOR[11]~I .operation_mode = "output";
defparam \OPERATOR[11]~I .output_async_reset = "none";
defparam \OPERATOR[11]~I .output_power_up = "low";
defparam \OPERATOR[11]~I .output_register_mode = "none";
defparam \OPERATOR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[12]~I (
	.datain(\inst12|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[12]));
// synopsys translate_off
defparam \OPERATOR[12]~I .input_async_reset = "none";
defparam \OPERATOR[12]~I .input_power_up = "low";
defparam \OPERATOR[12]~I .input_register_mode = "none";
defparam \OPERATOR[12]~I .input_sync_reset = "none";
defparam \OPERATOR[12]~I .oe_async_reset = "none";
defparam \OPERATOR[12]~I .oe_power_up = "low";
defparam \OPERATOR[12]~I .oe_register_mode = "none";
defparam \OPERATOR[12]~I .oe_sync_reset = "none";
defparam \OPERATOR[12]~I .operation_mode = "output";
defparam \OPERATOR[12]~I .output_async_reset = "none";
defparam \OPERATOR[12]~I .output_power_up = "low";
defparam \OPERATOR[12]~I .output_register_mode = "none";
defparam \OPERATOR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[13]~I (
	.datain(\inst12|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[13]));
// synopsys translate_off
defparam \OPERATOR[13]~I .input_async_reset = "none";
defparam \OPERATOR[13]~I .input_power_up = "low";
defparam \OPERATOR[13]~I .input_register_mode = "none";
defparam \OPERATOR[13]~I .input_sync_reset = "none";
defparam \OPERATOR[13]~I .oe_async_reset = "none";
defparam \OPERATOR[13]~I .oe_power_up = "low";
defparam \OPERATOR[13]~I .oe_register_mode = "none";
defparam \OPERATOR[13]~I .oe_sync_reset = "none";
defparam \OPERATOR[13]~I .operation_mode = "output";
defparam \OPERATOR[13]~I .output_async_reset = "none";
defparam \OPERATOR[13]~I .output_power_up = "low";
defparam \OPERATOR[13]~I .output_register_mode = "none";
defparam \OPERATOR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[14]~I (
	.datain(\inst12|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[14]));
// synopsys translate_off
defparam \OPERATOR[14]~I .input_async_reset = "none";
defparam \OPERATOR[14]~I .input_power_up = "low";
defparam \OPERATOR[14]~I .input_register_mode = "none";
defparam \OPERATOR[14]~I .input_sync_reset = "none";
defparam \OPERATOR[14]~I .oe_async_reset = "none";
defparam \OPERATOR[14]~I .oe_power_up = "low";
defparam \OPERATOR[14]~I .oe_register_mode = "none";
defparam \OPERATOR[14]~I .oe_sync_reset = "none";
defparam \OPERATOR[14]~I .operation_mode = "output";
defparam \OPERATOR[14]~I .output_async_reset = "none";
defparam \OPERATOR[14]~I .output_power_up = "low";
defparam \OPERATOR[14]~I .output_register_mode = "none";
defparam \OPERATOR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPERATOR[15]~I (
	.datain(\inst12|Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPERATOR[15]));
// synopsys translate_off
defparam \OPERATOR[15]~I .input_async_reset = "none";
defparam \OPERATOR[15]~I .input_power_up = "low";
defparam \OPERATOR[15]~I .input_register_mode = "none";
defparam \OPERATOR[15]~I .input_sync_reset = "none";
defparam \OPERATOR[15]~I .oe_async_reset = "none";
defparam \OPERATOR[15]~I .oe_power_up = "low";
defparam \OPERATOR[15]~I .oe_register_mode = "none";
defparam \OPERATOR[15]~I .oe_sync_reset = "none";
defparam \OPERATOR[15]~I .operation_mode = "output";
defparam \OPERATOR[15]~I .output_async_reset = "none";
defparam \OPERATOR[15]~I .output_power_up = "low";
defparam \OPERATOR[15]~I .output_register_mode = "none";
defparam \OPERATOR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Binary[0]~I (
	.datain(\inst2|Result [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Binary[0]));
// synopsys translate_off
defparam \R1Binary[0]~I .input_async_reset = "none";
defparam \R1Binary[0]~I .input_power_up = "low";
defparam \R1Binary[0]~I .input_register_mode = "none";
defparam \R1Binary[0]~I .input_sync_reset = "none";
defparam \R1Binary[0]~I .oe_async_reset = "none";
defparam \R1Binary[0]~I .oe_power_up = "low";
defparam \R1Binary[0]~I .oe_register_mode = "none";
defparam \R1Binary[0]~I .oe_sync_reset = "none";
defparam \R1Binary[0]~I .operation_mode = "output";
defparam \R1Binary[0]~I .output_async_reset = "none";
defparam \R1Binary[0]~I .output_power_up = "low";
defparam \R1Binary[0]~I .output_register_mode = "none";
defparam \R1Binary[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Binary[1]~I (
	.datain(\inst2|Result [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Binary[1]));
// synopsys translate_off
defparam \R1Binary[1]~I .input_async_reset = "none";
defparam \R1Binary[1]~I .input_power_up = "low";
defparam \R1Binary[1]~I .input_register_mode = "none";
defparam \R1Binary[1]~I .input_sync_reset = "none";
defparam \R1Binary[1]~I .oe_async_reset = "none";
defparam \R1Binary[1]~I .oe_power_up = "low";
defparam \R1Binary[1]~I .oe_register_mode = "none";
defparam \R1Binary[1]~I .oe_sync_reset = "none";
defparam \R1Binary[1]~I .operation_mode = "output";
defparam \R1Binary[1]~I .output_async_reset = "none";
defparam \R1Binary[1]~I .output_power_up = "low";
defparam \R1Binary[1]~I .output_register_mode = "none";
defparam \R1Binary[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Binary[2]~I (
	.datain(\inst2|Result [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Binary[2]));
// synopsys translate_off
defparam \R1Binary[2]~I .input_async_reset = "none";
defparam \R1Binary[2]~I .input_power_up = "low";
defparam \R1Binary[2]~I .input_register_mode = "none";
defparam \R1Binary[2]~I .input_sync_reset = "none";
defparam \R1Binary[2]~I .oe_async_reset = "none";
defparam \R1Binary[2]~I .oe_power_up = "low";
defparam \R1Binary[2]~I .oe_register_mode = "none";
defparam \R1Binary[2]~I .oe_sync_reset = "none";
defparam \R1Binary[2]~I .operation_mode = "output";
defparam \R1Binary[2]~I .output_async_reset = "none";
defparam \R1Binary[2]~I .output_power_up = "low";
defparam \R1Binary[2]~I .output_register_mode = "none";
defparam \R1Binary[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Binary[3]~I (
	.datain(\inst2|Result [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Binary[3]));
// synopsys translate_off
defparam \R1Binary[3]~I .input_async_reset = "none";
defparam \R1Binary[3]~I .input_power_up = "low";
defparam \R1Binary[3]~I .input_register_mode = "none";
defparam \R1Binary[3]~I .input_sync_reset = "none";
defparam \R1Binary[3]~I .oe_async_reset = "none";
defparam \R1Binary[3]~I .oe_power_up = "low";
defparam \R1Binary[3]~I .oe_register_mode = "none";
defparam \R1Binary[3]~I .oe_sync_reset = "none";
defparam \R1Binary[3]~I .operation_mode = "output";
defparam \R1Binary[3]~I .output_async_reset = "none";
defparam \R1Binary[3]~I .output_power_up = "low";
defparam \R1Binary[3]~I .output_register_mode = "none";
defparam \R1Binary[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Binary[0]~I (
	.datain(\inst2|Result [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Binary[0]));
// synopsys translate_off
defparam \R2Binary[0]~I .input_async_reset = "none";
defparam \R2Binary[0]~I .input_power_up = "low";
defparam \R2Binary[0]~I .input_register_mode = "none";
defparam \R2Binary[0]~I .input_sync_reset = "none";
defparam \R2Binary[0]~I .oe_async_reset = "none";
defparam \R2Binary[0]~I .oe_power_up = "low";
defparam \R2Binary[0]~I .oe_register_mode = "none";
defparam \R2Binary[0]~I .oe_sync_reset = "none";
defparam \R2Binary[0]~I .operation_mode = "output";
defparam \R2Binary[0]~I .output_async_reset = "none";
defparam \R2Binary[0]~I .output_power_up = "low";
defparam \R2Binary[0]~I .output_register_mode = "none";
defparam \R2Binary[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Binary[1]~I (
	.datain(\inst2|Result [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Binary[1]));
// synopsys translate_off
defparam \R2Binary[1]~I .input_async_reset = "none";
defparam \R2Binary[1]~I .input_power_up = "low";
defparam \R2Binary[1]~I .input_register_mode = "none";
defparam \R2Binary[1]~I .input_sync_reset = "none";
defparam \R2Binary[1]~I .oe_async_reset = "none";
defparam \R2Binary[1]~I .oe_power_up = "low";
defparam \R2Binary[1]~I .oe_register_mode = "none";
defparam \R2Binary[1]~I .oe_sync_reset = "none";
defparam \R2Binary[1]~I .operation_mode = "output";
defparam \R2Binary[1]~I .output_async_reset = "none";
defparam \R2Binary[1]~I .output_power_up = "low";
defparam \R2Binary[1]~I .output_register_mode = "none";
defparam \R2Binary[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Binary[2]~I (
	.datain(\inst2|Result [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Binary[2]));
// synopsys translate_off
defparam \R2Binary[2]~I .input_async_reset = "none";
defparam \R2Binary[2]~I .input_power_up = "low";
defparam \R2Binary[2]~I .input_register_mode = "none";
defparam \R2Binary[2]~I .input_sync_reset = "none";
defparam \R2Binary[2]~I .oe_async_reset = "none";
defparam \R2Binary[2]~I .oe_power_up = "low";
defparam \R2Binary[2]~I .oe_register_mode = "none";
defparam \R2Binary[2]~I .oe_sync_reset = "none";
defparam \R2Binary[2]~I .operation_mode = "output";
defparam \R2Binary[2]~I .output_async_reset = "none";
defparam \R2Binary[2]~I .output_power_up = "low";
defparam \R2Binary[2]~I .output_register_mode = "none";
defparam \R2Binary[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Binary[3]~I (
	.datain(\inst2|Result [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Binary[3]));
// synopsys translate_off
defparam \R2Binary[3]~I .input_async_reset = "none";
defparam \R2Binary[3]~I .input_power_up = "low";
defparam \R2Binary[3]~I .input_register_mode = "none";
defparam \R2Binary[3]~I .input_sync_reset = "none";
defparam \R2Binary[3]~I .oe_async_reset = "none";
defparam \R2Binary[3]~I .oe_power_up = "low";
defparam \R2Binary[3]~I .oe_register_mode = "none";
defparam \R2Binary[3]~I .oe_sync_reset = "none";
defparam \R2Binary[3]~I .operation_mode = "output";
defparam \R2Binary[3]~I .output_async_reset = "none";
defparam \R2Binary[3]~I .output_power_up = "low";
defparam \R2Binary[3]~I .output_register_mode = "none";
defparam \R2Binary[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[1]~I (
	.datain(\inst6|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[1]));
// synopsys translate_off
defparam \R_first_four[1]~I .input_async_reset = "none";
defparam \R_first_four[1]~I .input_power_up = "low";
defparam \R_first_four[1]~I .input_register_mode = "none";
defparam \R_first_four[1]~I .input_sync_reset = "none";
defparam \R_first_four[1]~I .oe_async_reset = "none";
defparam \R_first_four[1]~I .oe_power_up = "low";
defparam \R_first_four[1]~I .oe_register_mode = "none";
defparam \R_first_four[1]~I .oe_sync_reset = "none";
defparam \R_first_four[1]~I .operation_mode = "output";
defparam \R_first_four[1]~I .output_async_reset = "none";
defparam \R_first_four[1]~I .output_power_up = "low";
defparam \R_first_four[1]~I .output_register_mode = "none";
defparam \R_first_four[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[2]~I (
	.datain(\inst6|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[2]));
// synopsys translate_off
defparam \R_first_four[2]~I .input_async_reset = "none";
defparam \R_first_four[2]~I .input_power_up = "low";
defparam \R_first_four[2]~I .input_register_mode = "none";
defparam \R_first_four[2]~I .input_sync_reset = "none";
defparam \R_first_four[2]~I .oe_async_reset = "none";
defparam \R_first_four[2]~I .oe_power_up = "low";
defparam \R_first_four[2]~I .oe_register_mode = "none";
defparam \R_first_four[2]~I .oe_sync_reset = "none";
defparam \R_first_four[2]~I .operation_mode = "output";
defparam \R_first_four[2]~I .output_async_reset = "none";
defparam \R_first_four[2]~I .output_power_up = "low";
defparam \R_first_four[2]~I .output_register_mode = "none";
defparam \R_first_four[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[3]~I (
	.datain(\inst6|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[3]));
// synopsys translate_off
defparam \R_first_four[3]~I .input_async_reset = "none";
defparam \R_first_four[3]~I .input_power_up = "low";
defparam \R_first_four[3]~I .input_register_mode = "none";
defparam \R_first_four[3]~I .input_sync_reset = "none";
defparam \R_first_four[3]~I .oe_async_reset = "none";
defparam \R_first_four[3]~I .oe_power_up = "low";
defparam \R_first_four[3]~I .oe_register_mode = "none";
defparam \R_first_four[3]~I .oe_sync_reset = "none";
defparam \R_first_four[3]~I .operation_mode = "output";
defparam \R_first_four[3]~I .output_async_reset = "none";
defparam \R_first_four[3]~I .output_power_up = "low";
defparam \R_first_four[3]~I .output_register_mode = "none";
defparam \R_first_four[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[4]~I (
	.datain(\inst6|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[4]));
// synopsys translate_off
defparam \R_first_four[4]~I .input_async_reset = "none";
defparam \R_first_four[4]~I .input_power_up = "low";
defparam \R_first_four[4]~I .input_register_mode = "none";
defparam \R_first_four[4]~I .input_sync_reset = "none";
defparam \R_first_four[4]~I .oe_async_reset = "none";
defparam \R_first_four[4]~I .oe_power_up = "low";
defparam \R_first_four[4]~I .oe_register_mode = "none";
defparam \R_first_four[4]~I .oe_sync_reset = "none";
defparam \R_first_four[4]~I .operation_mode = "output";
defparam \R_first_four[4]~I .output_async_reset = "none";
defparam \R_first_four[4]~I .output_power_up = "low";
defparam \R_first_four[4]~I .output_register_mode = "none";
defparam \R_first_four[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[5]~I (
	.datain(\inst6|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[5]));
// synopsys translate_off
defparam \R_first_four[5]~I .input_async_reset = "none";
defparam \R_first_four[5]~I .input_power_up = "low";
defparam \R_first_four[5]~I .input_register_mode = "none";
defparam \R_first_four[5]~I .input_sync_reset = "none";
defparam \R_first_four[5]~I .oe_async_reset = "none";
defparam \R_first_four[5]~I .oe_power_up = "low";
defparam \R_first_four[5]~I .oe_register_mode = "none";
defparam \R_first_four[5]~I .oe_sync_reset = "none";
defparam \R_first_four[5]~I .operation_mode = "output";
defparam \R_first_four[5]~I .output_async_reset = "none";
defparam \R_first_four[5]~I .output_power_up = "low";
defparam \R_first_four[5]~I .output_register_mode = "none";
defparam \R_first_four[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[6]~I (
	.datain(\inst6|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[6]));
// synopsys translate_off
defparam \R_first_four[6]~I .input_async_reset = "none";
defparam \R_first_four[6]~I .input_power_up = "low";
defparam \R_first_four[6]~I .input_register_mode = "none";
defparam \R_first_four[6]~I .input_sync_reset = "none";
defparam \R_first_four[6]~I .oe_async_reset = "none";
defparam \R_first_four[6]~I .oe_power_up = "low";
defparam \R_first_four[6]~I .oe_register_mode = "none";
defparam \R_first_four[6]~I .oe_sync_reset = "none";
defparam \R_first_four[6]~I .operation_mode = "output";
defparam \R_first_four[6]~I .output_async_reset = "none";
defparam \R_first_four[6]~I .output_power_up = "low";
defparam \R_first_four[6]~I .output_register_mode = "none";
defparam \R_first_four[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[7]~I (
	.datain(!\inst6|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[7]));
// synopsys translate_off
defparam \R_first_four[7]~I .input_async_reset = "none";
defparam \R_first_four[7]~I .input_power_up = "low";
defparam \R_first_four[7]~I .input_register_mode = "none";
defparam \R_first_four[7]~I .input_sync_reset = "none";
defparam \R_first_four[7]~I .oe_async_reset = "none";
defparam \R_first_four[7]~I .oe_power_up = "low";
defparam \R_first_four[7]~I .oe_register_mode = "none";
defparam \R_first_four[7]~I .oe_sync_reset = "none";
defparam \R_first_four[7]~I .operation_mode = "output";
defparam \R_first_four[7]~I .output_async_reset = "none";
defparam \R_first_four[7]~I .output_power_up = "low";
defparam \R_first_four[7]~I .output_register_mode = "none";
defparam \R_first_four[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[1]~I (
	.datain(\inst4|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[1]));
// synopsys translate_off
defparam \R_last_four[1]~I .input_async_reset = "none";
defparam \R_last_four[1]~I .input_power_up = "low";
defparam \R_last_four[1]~I .input_register_mode = "none";
defparam \R_last_four[1]~I .input_sync_reset = "none";
defparam \R_last_four[1]~I .oe_async_reset = "none";
defparam \R_last_four[1]~I .oe_power_up = "low";
defparam \R_last_four[1]~I .oe_register_mode = "none";
defparam \R_last_four[1]~I .oe_sync_reset = "none";
defparam \R_last_four[1]~I .operation_mode = "output";
defparam \R_last_four[1]~I .output_async_reset = "none";
defparam \R_last_four[1]~I .output_power_up = "low";
defparam \R_last_four[1]~I .output_register_mode = "none";
defparam \R_last_four[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[2]~I (
	.datain(\inst4|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[2]));
// synopsys translate_off
defparam \R_last_four[2]~I .input_async_reset = "none";
defparam \R_last_four[2]~I .input_power_up = "low";
defparam \R_last_four[2]~I .input_register_mode = "none";
defparam \R_last_four[2]~I .input_sync_reset = "none";
defparam \R_last_four[2]~I .oe_async_reset = "none";
defparam \R_last_four[2]~I .oe_power_up = "low";
defparam \R_last_four[2]~I .oe_register_mode = "none";
defparam \R_last_four[2]~I .oe_sync_reset = "none";
defparam \R_last_four[2]~I .operation_mode = "output";
defparam \R_last_four[2]~I .output_async_reset = "none";
defparam \R_last_four[2]~I .output_power_up = "low";
defparam \R_last_four[2]~I .output_register_mode = "none";
defparam \R_last_four[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[3]~I (
	.datain(\inst4|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[3]));
// synopsys translate_off
defparam \R_last_four[3]~I .input_async_reset = "none";
defparam \R_last_four[3]~I .input_power_up = "low";
defparam \R_last_four[3]~I .input_register_mode = "none";
defparam \R_last_four[3]~I .input_sync_reset = "none";
defparam \R_last_four[3]~I .oe_async_reset = "none";
defparam \R_last_four[3]~I .oe_power_up = "low";
defparam \R_last_four[3]~I .oe_register_mode = "none";
defparam \R_last_four[3]~I .oe_sync_reset = "none";
defparam \R_last_four[3]~I .operation_mode = "output";
defparam \R_last_four[3]~I .output_async_reset = "none";
defparam \R_last_four[3]~I .output_power_up = "low";
defparam \R_last_four[3]~I .output_register_mode = "none";
defparam \R_last_four[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[4]~I (
	.datain(\inst4|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[4]));
// synopsys translate_off
defparam \R_last_four[4]~I .input_async_reset = "none";
defparam \R_last_four[4]~I .input_power_up = "low";
defparam \R_last_four[4]~I .input_register_mode = "none";
defparam \R_last_four[4]~I .input_sync_reset = "none";
defparam \R_last_four[4]~I .oe_async_reset = "none";
defparam \R_last_four[4]~I .oe_power_up = "low";
defparam \R_last_four[4]~I .oe_register_mode = "none";
defparam \R_last_four[4]~I .oe_sync_reset = "none";
defparam \R_last_four[4]~I .operation_mode = "output";
defparam \R_last_four[4]~I .output_async_reset = "none";
defparam \R_last_four[4]~I .output_power_up = "low";
defparam \R_last_four[4]~I .output_register_mode = "none";
defparam \R_last_four[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[5]~I (
	.datain(\inst4|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[5]));
// synopsys translate_off
defparam \R_last_four[5]~I .input_async_reset = "none";
defparam \R_last_four[5]~I .input_power_up = "low";
defparam \R_last_four[5]~I .input_register_mode = "none";
defparam \R_last_four[5]~I .input_sync_reset = "none";
defparam \R_last_four[5]~I .oe_async_reset = "none";
defparam \R_last_four[5]~I .oe_power_up = "low";
defparam \R_last_four[5]~I .oe_register_mode = "none";
defparam \R_last_four[5]~I .oe_sync_reset = "none";
defparam \R_last_four[5]~I .operation_mode = "output";
defparam \R_last_four[5]~I .output_async_reset = "none";
defparam \R_last_four[5]~I .output_power_up = "low";
defparam \R_last_four[5]~I .output_register_mode = "none";
defparam \R_last_four[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[6]~I (
	.datain(\inst4|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[6]));
// synopsys translate_off
defparam \R_last_four[6]~I .input_async_reset = "none";
defparam \R_last_four[6]~I .input_power_up = "low";
defparam \R_last_four[6]~I .input_register_mode = "none";
defparam \R_last_four[6]~I .input_sync_reset = "none";
defparam \R_last_four[6]~I .oe_async_reset = "none";
defparam \R_last_four[6]~I .oe_power_up = "low";
defparam \R_last_four[6]~I .oe_register_mode = "none";
defparam \R_last_four[6]~I .oe_sync_reset = "none";
defparam \R_last_four[6]~I .operation_mode = "output";
defparam \R_last_four[6]~I .output_async_reset = "none";
defparam \R_last_four[6]~I .output_power_up = "low";
defparam \R_last_four[6]~I .output_register_mode = "none";
defparam \R_last_four[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[7]~I (
	.datain(!\inst4|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[7]));
// synopsys translate_off
defparam \R_last_four[7]~I .input_async_reset = "none";
defparam \R_last_four[7]~I .input_power_up = "low";
defparam \R_last_four[7]~I .input_register_mode = "none";
defparam \R_last_four[7]~I .input_sync_reset = "none";
defparam \R_last_four[7]~I .oe_async_reset = "none";
defparam \R_last_four[7]~I .oe_power_up = "low";
defparam \R_last_four[7]~I .oe_register_mode = "none";
defparam \R_last_four[7]~I .oe_sync_reset = "none";
defparam \R_last_four[7]~I .operation_mode = "output";
defparam \R_last_four[7]~I .output_async_reset = "none";
defparam \R_last_four[7]~I .output_power_up = "low";
defparam \R_last_four[7]~I .output_register_mode = "none";
defparam \R_last_four[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[1]));
// synopsys translate_off
defparam \Sign[1]~I .input_async_reset = "none";
defparam \Sign[1]~I .input_power_up = "low";
defparam \Sign[1]~I .input_register_mode = "none";
defparam \Sign[1]~I .input_sync_reset = "none";
defparam \Sign[1]~I .oe_async_reset = "none";
defparam \Sign[1]~I .oe_power_up = "low";
defparam \Sign[1]~I .oe_register_mode = "none";
defparam \Sign[1]~I .oe_sync_reset = "none";
defparam \Sign[1]~I .operation_mode = "output";
defparam \Sign[1]~I .output_async_reset = "none";
defparam \Sign[1]~I .output_power_up = "low";
defparam \Sign[1]~I .output_register_mode = "none";
defparam \Sign[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[2]));
// synopsys translate_off
defparam \Sign[2]~I .input_async_reset = "none";
defparam \Sign[2]~I .input_power_up = "low";
defparam \Sign[2]~I .input_register_mode = "none";
defparam \Sign[2]~I .input_sync_reset = "none";
defparam \Sign[2]~I .oe_async_reset = "none";
defparam \Sign[2]~I .oe_power_up = "low";
defparam \Sign[2]~I .oe_register_mode = "none";
defparam \Sign[2]~I .oe_sync_reset = "none";
defparam \Sign[2]~I .operation_mode = "output";
defparam \Sign[2]~I .output_async_reset = "none";
defparam \Sign[2]~I .output_power_up = "low";
defparam \Sign[2]~I .output_register_mode = "none";
defparam \Sign[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[3]));
// synopsys translate_off
defparam \Sign[3]~I .input_async_reset = "none";
defparam \Sign[3]~I .input_power_up = "low";
defparam \Sign[3]~I .input_register_mode = "none";
defparam \Sign[3]~I .input_sync_reset = "none";
defparam \Sign[3]~I .oe_async_reset = "none";
defparam \Sign[3]~I .oe_power_up = "low";
defparam \Sign[3]~I .oe_register_mode = "none";
defparam \Sign[3]~I .oe_sync_reset = "none";
defparam \Sign[3]~I .operation_mode = "output";
defparam \Sign[3]~I .output_async_reset = "none";
defparam \Sign[3]~I .output_power_up = "low";
defparam \Sign[3]~I .output_register_mode = "none";
defparam \Sign[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[4]));
// synopsys translate_off
defparam \Sign[4]~I .input_async_reset = "none";
defparam \Sign[4]~I .input_power_up = "low";
defparam \Sign[4]~I .input_register_mode = "none";
defparam \Sign[4]~I .input_sync_reset = "none";
defparam \Sign[4]~I .oe_async_reset = "none";
defparam \Sign[4]~I .oe_power_up = "low";
defparam \Sign[4]~I .oe_register_mode = "none";
defparam \Sign[4]~I .oe_sync_reset = "none";
defparam \Sign[4]~I .operation_mode = "output";
defparam \Sign[4]~I .output_async_reset = "none";
defparam \Sign[4]~I .output_power_up = "low";
defparam \Sign[4]~I .output_register_mode = "none";
defparam \Sign[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[5]));
// synopsys translate_off
defparam \Sign[5]~I .input_async_reset = "none";
defparam \Sign[5]~I .input_power_up = "low";
defparam \Sign[5]~I .input_register_mode = "none";
defparam \Sign[5]~I .input_sync_reset = "none";
defparam \Sign[5]~I .oe_async_reset = "none";
defparam \Sign[5]~I .oe_power_up = "low";
defparam \Sign[5]~I .oe_register_mode = "none";
defparam \Sign[5]~I .oe_sync_reset = "none";
defparam \Sign[5]~I .operation_mode = "output";
defparam \Sign[5]~I .output_async_reset = "none";
defparam \Sign[5]~I .output_power_up = "low";
defparam \Sign[5]~I .output_register_mode = "none";
defparam \Sign[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[6]));
// synopsys translate_off
defparam \Sign[6]~I .input_async_reset = "none";
defparam \Sign[6]~I .input_power_up = "low";
defparam \Sign[6]~I .input_register_mode = "none";
defparam \Sign[6]~I .input_sync_reset = "none";
defparam \Sign[6]~I .oe_async_reset = "none";
defparam \Sign[6]~I .oe_power_up = "low";
defparam \Sign[6]~I .oe_register_mode = "none";
defparam \Sign[6]~I .oe_sync_reset = "none";
defparam \Sign[6]~I .operation_mode = "output";
defparam \Sign[6]~I .output_async_reset = "none";
defparam \Sign[6]~I .output_power_up = "low";
defparam \Sign[6]~I .output_register_mode = "none";
defparam \Sign[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[7]~I (
	.datain(!\inst2|Result [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[7]));
// synopsys translate_off
defparam \Sign[7]~I .input_async_reset = "none";
defparam \Sign[7]~I .input_power_up = "low";
defparam \Sign[7]~I .input_register_mode = "none";
defparam \Sign[7]~I .input_sync_reset = "none";
defparam \Sign[7]~I .oe_async_reset = "none";
defparam \Sign[7]~I .oe_power_up = "low";
defparam \Sign[7]~I .oe_register_mode = "none";
defparam \Sign[7]~I .oe_sync_reset = "none";
defparam \Sign[7]~I .operation_mode = "output";
defparam \Sign[7]~I .output_async_reset = "none";
defparam \Sign[7]~I .output_power_up = "low";
defparam \Sign[7]~I .output_register_mode = "none";
defparam \Sign[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[1]~I (
	.datain(\inst5|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[1]));
// synopsys translate_off
defparam \student_id[1]~I .input_async_reset = "none";
defparam \student_id[1]~I .input_power_up = "low";
defparam \student_id[1]~I .input_register_mode = "none";
defparam \student_id[1]~I .input_sync_reset = "none";
defparam \student_id[1]~I .oe_async_reset = "none";
defparam \student_id[1]~I .oe_power_up = "low";
defparam \student_id[1]~I .oe_register_mode = "none";
defparam \student_id[1]~I .oe_sync_reset = "none";
defparam \student_id[1]~I .operation_mode = "output";
defparam \student_id[1]~I .output_async_reset = "none";
defparam \student_id[1]~I .output_power_up = "low";
defparam \student_id[1]~I .output_register_mode = "none";
defparam \student_id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[2]~I (
	.datain(\inst5|Mux1~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[2]));
// synopsys translate_off
defparam \student_id[2]~I .input_async_reset = "none";
defparam \student_id[2]~I .input_power_up = "low";
defparam \student_id[2]~I .input_register_mode = "none";
defparam \student_id[2]~I .input_sync_reset = "none";
defparam \student_id[2]~I .oe_async_reset = "none";
defparam \student_id[2]~I .oe_power_up = "low";
defparam \student_id[2]~I .oe_register_mode = "none";
defparam \student_id[2]~I .oe_sync_reset = "none";
defparam \student_id[2]~I .operation_mode = "output";
defparam \student_id[2]~I .output_async_reset = "none";
defparam \student_id[2]~I .output_power_up = "low";
defparam \student_id[2]~I .output_register_mode = "none";
defparam \student_id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[3]));
// synopsys translate_off
defparam \student_id[3]~I .input_async_reset = "none";
defparam \student_id[3]~I .input_power_up = "low";
defparam \student_id[3]~I .input_register_mode = "none";
defparam \student_id[3]~I .input_sync_reset = "none";
defparam \student_id[3]~I .oe_async_reset = "none";
defparam \student_id[3]~I .oe_power_up = "low";
defparam \student_id[3]~I .oe_register_mode = "none";
defparam \student_id[3]~I .oe_sync_reset = "none";
defparam \student_id[3]~I .operation_mode = "output";
defparam \student_id[3]~I .output_async_reset = "none";
defparam \student_id[3]~I .output_power_up = "low";
defparam \student_id[3]~I .output_register_mode = "none";
defparam \student_id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[4]~I (
	.datain(!\inst5|Mux3~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[4]));
// synopsys translate_off
defparam \student_id[4]~I .input_async_reset = "none";
defparam \student_id[4]~I .input_power_up = "low";
defparam \student_id[4]~I .input_register_mode = "none";
defparam \student_id[4]~I .input_sync_reset = "none";
defparam \student_id[4]~I .oe_async_reset = "none";
defparam \student_id[4]~I .oe_power_up = "low";
defparam \student_id[4]~I .oe_register_mode = "none";
defparam \student_id[4]~I .oe_sync_reset = "none";
defparam \student_id[4]~I .operation_mode = "output";
defparam \student_id[4]~I .output_async_reset = "none";
defparam \student_id[4]~I .output_power_up = "low";
defparam \student_id[4]~I .output_register_mode = "none";
defparam \student_id[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[5]~I (
	.datain(!\inst3|WideOr9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[5]));
// synopsys translate_off
defparam \student_id[5]~I .input_async_reset = "none";
defparam \student_id[5]~I .input_power_up = "low";
defparam \student_id[5]~I .input_register_mode = "none";
defparam \student_id[5]~I .input_sync_reset = "none";
defparam \student_id[5]~I .oe_async_reset = "none";
defparam \student_id[5]~I .oe_power_up = "low";
defparam \student_id[5]~I .oe_register_mode = "none";
defparam \student_id[5]~I .oe_sync_reset = "none";
defparam \student_id[5]~I .operation_mode = "output";
defparam \student_id[5]~I .output_async_reset = "none";
defparam \student_id[5]~I .output_power_up = "low";
defparam \student_id[5]~I .output_register_mode = "none";
defparam \student_id[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[6]~I (
	.datain(!\inst5|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[6]));
// synopsys translate_off
defparam \student_id[6]~I .input_async_reset = "none";
defparam \student_id[6]~I .input_power_up = "low";
defparam \student_id[6]~I .input_register_mode = "none";
defparam \student_id[6]~I .input_sync_reset = "none";
defparam \student_id[6]~I .oe_async_reset = "none";
defparam \student_id[6]~I .oe_power_up = "low";
defparam \student_id[6]~I .oe_register_mode = "none";
defparam \student_id[6]~I .oe_sync_reset = "none";
defparam \student_id[6]~I .operation_mode = "output";
defparam \student_id[6]~I .output_async_reset = "none";
defparam \student_id[6]~I .output_power_up = "low";
defparam \student_id[6]~I .output_register_mode = "none";
defparam \student_id[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[7]~I (
	.datain(!\inst5|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[7]));
// synopsys translate_off
defparam \student_id[7]~I .input_async_reset = "none";
defparam \student_id[7]~I .input_power_up = "low";
defparam \student_id[7]~I .input_register_mode = "none";
defparam \student_id[7]~I .input_sync_reset = "none";
defparam \student_id[7]~I .oe_async_reset = "none";
defparam \student_id[7]~I .oe_power_up = "low";
defparam \student_id[7]~I .oe_register_mode = "none";
defparam \student_id[7]~I .oe_sync_reset = "none";
defparam \student_id[7]~I .operation_mode = "output";
defparam \student_id[7]~I .output_async_reset = "none";
defparam \student_id[7]~I .output_power_up = "low";
defparam \student_id[7]~I .output_register_mode = "none";
defparam \student_id[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
