/*
    rpgprotocol.cpp
    Copyright (C) 2007 Acekard, www.acekard.com
    Copyright (C) 2007-2009 somebody
    Copyright (C) 2009 yellow wood goblin

    This program is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program. If not, see <http://www.gnu.org/licenses/>.
*/

#include "rpgprotocol.h"
#include "dbgtool.h"

#define PAGESIZE_0      (0<<24)
#define PAGESIZE_4      (7<<24)
#define PAGESIZE_512    (1<<24)
#define PAGESIZE_1K     (2<<24)
#define PAGESIZE_2K     (3<<24)
#define PAGESIZE_4K     (4<<24)

static u32 lastCmd[2];

void __attribute__((naked)) ioRpgDelay(u32 us)
{
    __asm("subs r0, #1");
    __asm("bgt ioRpgDelay");
    __asm("bx lr");
}

void ioRpgSendCommand( u32 command[2], u32 pageSize, u32 latency, void * buffer )
{
  REG_AUXSPICNTH = CARD_SPICNTH_ENABLE | CARD_SPICNTH_IRQ;

  for( u32 i=0; i<2; ++i )
  {
    CARD_COMMAND[i*4+0] = command[i]>>24;
    CARD_COMMAND[i*4+1] = command[i]>>16;
    CARD_COMMAND[i*4+2] = command[i]>>8;
    CARD_COMMAND[i*4+3] = command[i]>>0;
  }

  pageSize -= pageSize & 3; // align to 4 byte
  u32 pageParam = PAGESIZE_4K;
  u32 transferLength = 4096;
  // make zero read and 4 byte read a little special for timing optimization(and 512 too)
  if( 0 == pageSize ) {
    transferLength = 0;
    pageParam = PAGESIZE_0;
  } else if( 4 == pageSize ) {
    transferLength = 4;
    pageParam = PAGESIZE_4;
  } else if( 512 == pageSize ) {
    transferLength = 512;
    pageParam = PAGESIZE_512;
  }

  // go
  REG_ROMCTRL = 0;
  REG_ROMCTRL = KEY_PARAM | CARD_ACTIVATE | CARD_nRESET | pageParam | latency;

  u8 * pbuf = (u8 *)buffer;
  u32 * pbuf32 = (u32 * )buffer;
  bool useBuf = ( NULL != pbuf );
  bool useBuf32 = (useBuf && (0 == (3 & ((unsigned int)buffer))));

  u32 count = 0;
  u32 cardCtrl = REG_ROMCTRL;
  while( (cardCtrl & CARD_BUSY) && count < pageSize)
  {
    cardCtrl = REG_ROMCTRL;
    if( cardCtrl & CARD_DATA_READY  ) {
      u32 data = CARD_DATA_RD;
      if( useBuf32 && count < pageSize) {
        *pbuf32++ = data;
      }
      else if ( useBuf && count < pageSize ) {
        pbuf[0] = (unsigned char) (data >>  0);
        pbuf[1] = (unsigned char) (data >>  8);
        pbuf[2] = (unsigned char) (data >> 16);
        pbuf[3] = (unsigned char) (data >> 24);
        pbuf += sizeof (unsigned int);
      }
      count += 4;
    }
  }

  // if read is not finished, ds will not pull ROM CS to high, we pull it high manually
  if( count != transferLength ) {
    // MUST wait for next data ready,
    // if ds pull ROM CS to high during 4 byte data transfer, something will mess up
    // so we have to wait next data ready
    do { cardCtrl = REG_ROMCTRL; } while(!(cardCtrl & CARD_DATA_READY));
    // and this tiny delay is necessary
    ioRpgDelay(33);
    // pull ROM CS high
    REG_ROMCTRL = 0;
    REG_ROMCTRL = KEY_PARAM | CARD_ACTIVATE | CARD_nRESET | 0 | 0x0000;
  }
  // wait rom cs high
  do { cardCtrl = REG_ROMCTRL; } while( cardCtrl & CARD_BUSY );
  lastCmd[0] = command[0];lastCmd[1] = command[1];
}

bool ioRpgWaitCmdBusy( bool forceWait )
{
  bool timeout = true;
  while( timeout && forceWait ) {
    REG_AUXSPICNTH = CARD_SPICNTH_ENABLE | CARD_SPICNTH_IRQ;
    for( u32 i=0; i<8; ++i )
      CARD_COMMAND[i] = 0xB8;
    // go
    REG_ROMCTRL = 0;
    REG_ROMCTRL = KEY_PARAM | CARD_ACTIVATE | CARD_nRESET | (6<<24) | 0;

    u32 count = 0;
    u32 transferLength = 256 << 6;
    u32 data = 0;
    u32 cardCtrl = REG_ROMCTRL;

    while( cardCtrl & CARD_BUSY )
    {
      cardCtrl = REG_ROMCTRL;
      if( cardCtrl & CARD_DATA_READY  ) {
        data = CARD_DATA_RD;
        count += 4;
        if( 0x00000fc2 == data ) {
          timeout = false;
          break;
        }
      }
      ioRpgDelay( 16 ); // 1us
    }

    if( count != transferLength ) {// if read is not finished, ds will not pull ROM CS to high, we pull it high manually
      do { cardCtrl = REG_ROMCTRL; } while(!(cardCtrl & CARD_DATA_READY));
      ioRpgDelay( 33 );
      REG_ROMCTRL = 0;
      REG_ROMCTRL = KEY_PARAM | CARD_ACTIVATE | CARD_nRESET | 0 | 0x0000;
    }

    // wait rom cs high
    do { cardCtrl = REG_ROMCTRL; } while( cardCtrl & CARD_BUSY );

    if( timeout ) {
      dbg_printf("ioRpgWaitCmdBusy time out, " );
      dbg_printf("(%08x) lastCmd %08x %08x\n", data, lastCmd[0], lastCmd[1] );
    }
  }
  return !timeout;
}

void ioRpgSetDeviceStatus( u8 deviceSelection, u8 tables, u32 table0BlockSize, u32 table1BlockSize, bool table1RemainderLSR )
{
  u8 byte6 = deviceSelection | (tables<<2);
  u32 cmd[2] = { 0xD7000000,
    ( table1RemainderLSR ? BIT(23):0 ) | (byte6<<16) | (table1BlockSize<<8) | table0BlockSize };
  dbg_printf("setDeviceStatus %08x %08x\n", cmd[0], cmd[1] );
  ioRpgSendCommand( cmd, 0, 0, NULL );
}

void ioRpgSetMapTableAddress( u32 tableName, u32 tableInRamAddress )
{
  tableName &= 0x0F;
  u32 cmd[2] = { 0xD0000000 | (tableInRamAddress >> 8),
    ((tableInRamAddress & 0xff) << 24) | ((u8)tableName << 16) };

  ioRpgSendCommand( cmd, 0, 0, NULL );
}

void ioRpgReadNand( u32 address, void * buffer, u32 length )
{
  u32 cmd[2] = { 0xB7000000 | (address >> 8), ((address & 0xff) << 24) | 0x00110000 };
  ioRpgSendCommand( cmd, length, 0xd0, buffer );
}

void ioRpgReadNandRedundant( u32 address, void * buffer )
{
  u32 cmd[2] = { 0xB7000000 | (address >> 8), ((address & 0xff) << 24)  | 0x00910000 };
  ioRpgSendCommand( cmd, 16, 0xd0, buffer );
}

void ioRpgWriteNand( u32 address, const void * data, u32 length )
{
  if( address < 0x60000 ) {
    dbg_printf("WARNING: ioRpgWriteNand try to write boot block %08x\n", address );
    wait_press_b();
    return;
  }

  u32 startWrite[2] = { 0xDF000000 | ((length / 8)+1), address }; // (length / 8) + 1 is needed by RPG hardware
  ioRpgSendCommand( startWrite, 0, 0, NULL );

  u32 writeNand[2] = { 0x80000000, 0x00000000 };      // this is the "+ 1" data of "(length / 8) + 1" send to RPG
  ioRpgSendCommand( writeNand, 0, 0, NULL );

  ioRpgPushData( data, length );

  u32 finishWrite[2] = { 0x10000000, 0x00000000 };
  ioRpgSendCommand( finishWrite, 0, 0, NULL );

  ioRpgWaitCmdBusy( true );
}

void ioRpgEraseNand( u32 blockAddr )
{
  if( blockAddr < 0x60000 ) {
    dbg_printf("WARNING: ioRpgEraseNand try to erase boot block %08x\n", blockAddr );
    wait_press_b();
    return;
  }
  u32 cmd[2] = { 0xD6030000, blockAddr };
  ioRpgSendCommand( cmd, 0, 0, NULL );
  ioRpgWaitCmdBusy( true );
}
