
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004395                       # Number of seconds simulated
sim_ticks                                  4395452481                       # Number of ticks simulated
final_tick                                 4395452481                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107479                       # Simulator instruction rate (inst/s)
host_op_rate                                   211353                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11869709                       # Simulator tick rate (ticks/s)
host_mem_usage                               34044948                       # Number of bytes of host memory used
host_seconds                                   370.31                       # Real time elapsed on the host
sim_insts                                    39800305                       # Number of instructions simulated
sim_ops                                      78265904                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         280384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1207872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         280320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1189440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         280128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1201216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         279552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        1196544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5915456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       280384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       280320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       280128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       279552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1120384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            4381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           18873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            4380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           18585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            4377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           18769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            4368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           18696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               92429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            58                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 58                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          63789565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         274800377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          63775004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         270606952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          63731323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         273286085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          63600278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         272223168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1345812752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     63789565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     63775004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     63731323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     63600278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        254896169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          844509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               844509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          844509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         63789565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        274800377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         63775004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        270606952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         63731323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        273286085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         63600278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        272223168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1346657261                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                5065827                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          5065827                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           447634                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             4125126                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 383513                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             82689                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        4125126                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1226456                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         2898670                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted       286108                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    2821816                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    1365911                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        40349                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                        18133                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    2907389                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          985                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   29                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        13199558                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           3496545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      20696059                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    5065827                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1609969                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      8926969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 896508                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 209                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1295                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          280                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  2907134                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               124832                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          12873558                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.117527                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.611670                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 6770107     52.59%     52.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  265563      2.06%     54.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  253723      1.97%     56.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  355926      2.76%     59.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  382683      2.97%     62.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  286087      2.22%     64.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  319111      2.48%     67.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  505819      3.93%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3734539     29.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            12873558                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.383788                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.567936                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2925440                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4091218                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  4982684                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               425962                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                448254                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              37347569                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                448254                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 3244214                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2110038                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          4625                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  5051911                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              2014516                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              35228013                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 7058                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 71069                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 32314                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               1891276                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           40209047                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             86062779                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        49707084                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           245803                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             22734210                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                17474828                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                92                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            89                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   788914                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             3409057                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1748832                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            88620                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           42682                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  31135201                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               4892                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 27367216                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           247589                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       11478515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     16316660                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          4329                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     12873558                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.125847                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.539994                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            6258869     48.62%     48.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             906482      7.04%     55.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             911850      7.08%     62.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             850624      6.61%     69.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             876030      6.80%     76.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             940793      7.31%     83.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1275096      9.90%     93.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             604011      4.69%     98.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             249803      1.94%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       12873558                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 789535     92.02%     92.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     92.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     92.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1323      0.15%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     92.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 41731      4.86%     97.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16512      1.92%     98.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              501      0.06%     99.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            8366      0.98%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           255257      0.93%      0.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             22448447     82.03%     82.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32327      0.12%     83.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                85132      0.31%     83.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              64430      0.24%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2993408     10.94%     94.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1405460      5.14%     99.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          17381      0.06%     99.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         65374      0.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              27367216                       # Type of FU issued
system.cpu0.iq.rate                          2.073343                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     857968                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.031350                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          68399072                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         42375504                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     25683783                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             314475                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            243821                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       140875                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              27809283                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 160644                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          338440                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1331572                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         6628                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          812                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       658664                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         1187                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          547                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                448254                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1414990                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               513830                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           31140093                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            41515                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              3409057                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1748832                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              1735                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  1789                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               511161                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           812                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        161231                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       437825                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              599056                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             26212962                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2819668                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1154254                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4184815                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 3057857                       # Number of branches executed
system.cpu0.iew.exec_stores                   1365147                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.985897                       # Inst execution rate
system.cpu0.iew.wb_sent                      26021089                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     25824658                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 18544686                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 29388571                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.956479                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.631017                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       11483169                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            563                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           447752                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     11121868                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.767831                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.625184                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      6063561     54.52%     54.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1266561     11.39%     65.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       725013      6.52%     72.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       869348      7.82%     80.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       417669      3.76%     84.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       331593      2.98%     86.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       206354      1.86%     88.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       163970      1.47%     90.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1077799      9.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     11121868                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            10000003                       # Number of instructions committed
system.cpu0.commit.committedOps              19661578                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3167653                       # Number of memory references committed
system.cpu0.commit.loads                      2077485                       # Number of loads committed
system.cpu0.commit.membars                        356                       # Number of memory barriers committed
system.cpu0.commit.branches                   2501369                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    116711                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 19506988                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              233591                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        97238      0.49%      0.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16233864     82.57%     83.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          31317      0.16%     83.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           82813      0.42%     83.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         48693      0.25%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2070868     10.53%     94.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1031652      5.25%     99.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         6617      0.03%     99.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        58516      0.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         19661578                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1077799                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    41188816                       # The number of ROB reads
system.cpu0.rob.rob_writes                   64080059                       # The number of ROB writes
system.cpu0.timesIdled                           3255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         326000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   10000003                       # Number of Instructions Simulated
system.cpu0.committedOps                     19661578                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.319955                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.319955                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.757601                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.757601                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                34944739                       # number of integer regfile reads
system.cpu0.int_regfile_writes               21501680                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   179573                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   71875                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 14635687                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 7904878                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               10737903                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            31458                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.858015                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3494012                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            31970                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           109.290335                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   507.858015                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.991910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28305506                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28305506                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      2420658                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2420658                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1073020                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1073020                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3493678                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3493678                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3493678                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3493678                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        23274                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        23274                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        17240                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17240                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        40514                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         40514                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        40514                       # number of overall misses
system.cpu0.dcache.overall_misses::total        40514                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    532918881                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    532918881                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1027075229                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1027075229                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1559994110                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1559994110                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1559994110                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1559994110                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2443932                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2443932                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1090260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1090260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3534192                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3534192                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3534192                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3534192                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.009523                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009523                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.015813                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015813                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.011463                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011463                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.011463                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011463                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 22897.605955                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22897.605955                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 59575.129292                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59575.129292                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 38505.062694                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38505.062694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 38505.062694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38505.062694                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         5261                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          283                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              277                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.992780                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        25017                       # number of writebacks
system.cpu0.dcache.writebacks::total            25017                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         8037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8037                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         8216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         8216                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8216                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        15237                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        15237                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        17061                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17061                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        32298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        32298                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32298                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    308370321                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    308370321                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1007743580                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1007743580                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1316113901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1316113901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1316113901                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1316113901                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.006235                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006235                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.015649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.009139                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.009139                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.009139                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.009139                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 20238.256940                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20238.256940                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 59067.087510                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59067.087510                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 40749.083566                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40749.083566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 40749.083566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40749.083566                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            28330                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.671602                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2875139                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            28842                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            99.685840                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.671602                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.995452                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995452                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          296                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23285906                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23285906                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      2875139                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2875139                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2875139                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2875139                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2875139                       # number of overall hits
system.cpu0.icache.overall_hits::total        2875139                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        31994                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        31994                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        31994                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         31994                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        31994                       # number of overall misses
system.cpu0.icache.overall_misses::total        31994                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    513967848                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    513967848                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    513967848                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    513967848                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    513967848                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    513967848                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2907133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2907133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2907133                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2907133                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2907133                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2907133                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 16064.507345                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16064.507345                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 16064.507345                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16064.507345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 16064.507345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16064.507345                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4477                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.838235                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        28330                       # number of writebacks
system.cpu0.icache.writebacks::total            28330                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         3152                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3152                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         3152                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3152                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         3152                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3152                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        28842                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        28842                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        28842                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        28842                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        28842                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        28842                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    417418494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    417418494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    417418494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    417418494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    417418494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    417418494                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.009921                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009921                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.009921                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.009921                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.009921                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.009921                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14472.591845                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14472.591845                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14472.591845                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14472.591845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14472.591845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14472.591845                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           27010                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3521.926139                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             89354                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           31106                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.872565                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks   234.622949                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   785.871821                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  2501.431370                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.057281                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.191863                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.610701                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.859845                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3341                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          514246                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         514246                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        25017                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        25017                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks        28273                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        28273                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          324                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          324                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data          468                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          468                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst        22845                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total        22845                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data         8979                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         8979                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst        22845                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data         9447                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          32292                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst        22845                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data         9447                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         32292                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data            4                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data        16279                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        16279                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         5990                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         5990                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         6244                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         6244                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         5990                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        22523                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        28513                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         5990                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        22523                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        28513                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    988737273                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    988737273                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    319354659                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    319354659                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data    263074329                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    263074329                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    319354659                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   1251811602                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   1571166261                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    319354659                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   1251811602                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   1571166261                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        25017                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        25017                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks        28273                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        28273                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data          328                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          328                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data        16747                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        16747                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst        28835                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total        28835                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        15223                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        15223                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst        28835                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        31970                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        60805                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst        28835                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        31970                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        60805                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.012195                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.012195                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.972055                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.972055                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.207734                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.207734                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.410169                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.410169                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.207734                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.704504                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.468925                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.207734                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.704504                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.468925                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 60736.978500                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 60736.978500                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 53314.634224                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 53314.634224                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 42132.339686                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 42132.339686                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 53314.634224                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 55579.256849                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 55103.505804                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 53314.634224                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 55579.256849                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 55103.505804                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks        18343                       # number of writebacks
system.cpu0.l2cache.writebacks::total           18343                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks          320                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          320                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        16279                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        16279                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         5990                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         5990                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         6244                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         6244                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         5990                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        22523                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        28513                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         5990                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        22523                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        28513                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data        50003                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        50003                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    942660373                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    942660373                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    302412127                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    302412127                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data    245406422                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    245406422                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    302412127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   1188066795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   1490478922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    302412127                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   1188066795                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   1490478922                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.012195                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.012195                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.972055                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.972055                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.207734                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.207734                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.410169                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.410169                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.207734                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.704504                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.468925                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.207734                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.704504                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.468925                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 12500.750000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 12500.750000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 57906.528227                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 57906.528227                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 50486.164775                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50486.164775                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 39302.758168                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 39302.758168                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 50486.164775                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 52749.047418                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 52273.661909                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 50486.164775                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 52749.047418                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 52273.661909                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       120928                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        60119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests          138                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         3005                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         3001                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        44065                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        43360                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean        28330                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        15108                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq          328                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp          328                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        16747                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        16747                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq        28842                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        15223                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        86007                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        96054                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           182061                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      3658560                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      3647168                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           7305728                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      27017                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic              1174400                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        88150                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.035735                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.185873                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             85004     96.43%     96.43% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              3142      3.56%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 4      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         88150                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      75798126                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy     28820794                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     32056882                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.7                       # Layer utilization (%)
system.cpu1.branchPred.lookups                5074782                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          5074782                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           452912                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             4157156                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 383840                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             84303                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        4157156                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1215641                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         2941515                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted       289178                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    2794953                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    1351498                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        39734                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                        18831                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    2904140                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          973                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   29                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        13199558                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           3494657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      20724873                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    5074782                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1599481                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      8922602                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 907028                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1557                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          541                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  2903868                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               125722                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          12873012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.121091                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.613148                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 6766449     52.56%     52.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  265069      2.06%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  253692      1.97%     56.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  352849      2.74%     59.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  383326      2.98%     62.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  286238      2.22%     64.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  317834      2.47%     67.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  505090      3.92%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 3742465     29.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            12873012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.384466                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.570119                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 2918061                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              4095083                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  4977781                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               428573                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                453514                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              37367526                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                453514                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 3239648                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2124788                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          4056                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5046474                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2004532                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              35225231                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 6758                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 71878                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 35451                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               1879653                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           40203128                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             86041392                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        49681970                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           238418                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             22531866                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                17671239                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               102                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            97                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   777491                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             3383742                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1740083                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            83694                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           42498                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  31072066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               4742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 27261083                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           255326                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       11602753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     16503220                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          4209                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     12873012                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.117693                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.539739                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6285902     48.83%     48.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             907237      7.05%     55.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             906699      7.04%     62.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             841562      6.54%     69.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             868103      6.74%     76.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             937747      7.28%     83.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1273528      9.89%     93.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             604425      4.70%     98.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             247809      1.93%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       12873012                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 790524     91.96%     91.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1361      0.16%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 42147      4.90%     97.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                16692      1.94%     98.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              509      0.06%     99.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            8380      0.97%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           258172      0.95%      0.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22380154     82.10%     83.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               31696      0.12%     83.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                84995      0.31%     83.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              62368      0.23%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2968708     10.89%     94.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1394438      5.12%     99.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16545      0.06%     99.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         64007      0.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27261083                       # Type of FU issued
system.cpu1.iq.rate                          2.065303                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     859613                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031533                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          68204469                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         42445205                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     25560539                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             305641                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            235052                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       137358                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              27706210                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 156314                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          332754                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1333704                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         6590                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          786                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       666578                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         1230                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          648                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                453514                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1437957                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               527083                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           31076808                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            41619                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              3383742                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1740083                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              1686                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  1833                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               524344                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           786                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        163845                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       443164                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              607009                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             26087910                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2792821                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1173166                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4143491                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3043068                       # Number of branches executed
system.cpu1.iew.exec_stores                   1350670                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.976423                       # Inst execution rate
system.cpu1.iew.wb_sent                      25895474                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     25697897                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 18442639                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 29214450                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.946876                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.631285                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       11607419                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            533                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           453027                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     11102190                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.754072                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.615845                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      6082689     54.79%     54.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1256345     11.32%     66.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       721144      6.50%     72.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       865619      7.80%     80.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       416704      3.75%     84.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       330549      2.98%     87.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       205828      1.85%     88.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       162471      1.46%     90.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1060841      9.56%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     11102190                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9901389                       # Number of instructions committed
system.cpu1.commit.committedOps              19474044                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3123538                       # Number of memory references committed
system.cpu1.commit.loads                      2050037                       # Number of loads committed
system.cpu1.commit.membars                        336                       # Number of memory barriers committed
system.cpu1.commit.branches                   2480391                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    114084                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 19320615                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              231555                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        96935      0.50%      0.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        16092253     82.63%     83.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          30721      0.16%     83.29% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           82694      0.42%     83.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         47903      0.25%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2043429     10.49%     94.45% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1016721      5.22%     99.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         6608      0.03%     99.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        56780      0.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19474044                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1060841                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    41122812                       # The number of ROB reads
system.cpu1.rob.rob_writes                   63973359                       # The number of ROB writes
system.cpu1.timesIdled                           3223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         326546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9901389                       # Number of Instructions Simulated
system.cpu1.committedOps                     19474044                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.333102                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.333102                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.750130                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.750130                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                34728520                       # number of integer regfile reads
system.cpu1.int_regfile_writes               21405258                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   176157                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   69637                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 14566589                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 7863885                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               10669042                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            30914                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          507.945285                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3457291                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            31426                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           110.013715                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   507.945285                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.992081                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992081                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28005306                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28005306                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      2400292                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2400292                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1056650                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1056650                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3456942                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3456942                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3456942                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3456942                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        22831                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        22831                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        16962                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16962                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        39793                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         39793                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        39793                       # number of overall misses
system.cpu1.dcache.overall_misses::total        39793                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    515881269                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    515881269                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1023899408                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1023899408                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1539780677                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1539780677                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1539780677                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1539780677                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2423123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2423123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1073612                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1073612                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3496735                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3496735                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3496735                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3496735                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.009422                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009422                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.015799                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015799                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.011380                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011380                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.011380                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011380                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 22595.649293                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22595.649293                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 60364.308926                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60364.308926                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 38694.762320                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38694.762320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 38694.762320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38694.762320                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4863                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          255                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              317                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    15.340694                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           85                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        24403                       # number of writebacks
system.cpu1.dcache.writebacks::total            24403                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         7861                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7861                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          177                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          177                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         8038                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8038                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         8038                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8038                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        14970                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        14970                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        16785                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16785                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        31755                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        31755                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        31755                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        31755                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    304830531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    304830531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1002632030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1002632030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1307462561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1307462561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1307462561                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1307462561                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006178                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006178                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.015634                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.015634                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009081                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20362.760922                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20362.760922                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 59733.811737                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59733.811737                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 41173.439175                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41173.439175                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 41173.439175                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41173.439175                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            27456                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.724226                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2872855                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27968                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           102.719358                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.724226                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.995555                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995555                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23258914                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23258914                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      2872855                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2872855                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2872855                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2872855                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2872855                       # number of overall hits
system.cpu1.icache.overall_hits::total        2872855                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        31013                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31013                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        31013                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31013                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        31013                       # number of overall misses
system.cpu1.icache.overall_misses::total        31013                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    519140670                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    519140670                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    519140670                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    519140670                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    519140670                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    519140670                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2903868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2903868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2903868                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2903868                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2903868                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2903868                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.010680                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010680                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.010680                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010680                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.010680                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010680                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16739.453455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16739.453455                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16739.453455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16739.453455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16739.453455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16739.453455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4292                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    69.225806                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        27456                       # number of writebacks
system.cpu1.icache.writebacks::total            27456                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         3043                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3043                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         3043                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3043                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         3043                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3043                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        27970                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27970                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        27970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        27970                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27970                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    417987258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    417987258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    417987258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    417987258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    417987258                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    417987258                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009632                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009632                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009632                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009632                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009632                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009632                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14944.127923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14944.127923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14944.127923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14944.127923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14944.127923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14944.127923                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           26626                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3529.612697                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             86895                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           30722                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.828429                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks   209.083316                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   798.901388                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  2521.627994                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.051046                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.195044                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.615632                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.861722                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3646                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          502506                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         502506                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        24403                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        24403                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks        27388                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        27388                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data          330                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          330                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data          429                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          429                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst        22036                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total        22036                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data         8640                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         8640                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst        22036                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data         9069                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          31105                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst        22036                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data         9069                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         31105                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::cpu1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::cpu1.data        16036                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        16036                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         5926                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         5926                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         6321                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         6321                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         5926                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        22357                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        28283                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         5926                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        22357                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        28283                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    983979369                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    983979369                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    323186157                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    323186157                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data    260921151                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    260921151                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    323186157                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   1244900520                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   1568086677                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    323186157                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   1244900520                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   1568086677                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        24403                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        24403                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks        27388                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        27388                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data          333                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          333                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        16465                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16465                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst        27962                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total        27962                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        14961                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        14961                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst        27962                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        31426                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        59388                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst        27962                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        31426                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        59388                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.009009                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.009009                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.973945                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.973945                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.211930                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.211930                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.422498                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.422498                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.211930                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.711417                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.476241                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.211930                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.711417                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.476241                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 61360.649102                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 61360.649102                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 54536.982281                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 54536.982281                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 41278.460845                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 41278.460845                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 54536.982281                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 55682.807174                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 55442.728035                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 54536.982281                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 55682.807174                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 55442.728035                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks        18237                       # number of writebacks
system.cpu1.l2cache.writebacks::total           18237                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks          326                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          326                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        16036                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        16036                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         5926                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         5926                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         6321                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         6321                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         5926                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        22357                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        28283                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         5926                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        22357                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        28283                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data        41246                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        41246                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    938594860                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    938594860                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    306411797                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    306411797                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data    243042484                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    243042484                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    306411797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   1181637344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   1488049141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    306411797                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   1181637344                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   1488049141                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.009009                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.009009                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.973945                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.973945                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.211930                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.211930                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.422498                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.422498                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.211930                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.711417                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.476241                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.211930                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.711417                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.476241                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 13748.666667                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13748.666667                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 58530.485158                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 58530.485158                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51706.344414                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 51706.344414                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 38450.005379                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 38450.005379                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 51706.344414                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 52853.126269                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 52612.846622                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 51706.344414                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 52853.126269                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 52612.846622                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       118099                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        58705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests          152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         2852                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         2847                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        42931                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        42640                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean        27456                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        14900                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq          333                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp          333                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        16465                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        16465                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq        27970                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        14961                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        83388                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        94432                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           177820                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      3546752                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3573056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           7119808                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      26634                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic              1167680                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        86355                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.034902                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.183849                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             83346     96.52%     96.52% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              3004      3.48%     99.99% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 5      0.01%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         86355                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      73865061                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy     27949334                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     31513763                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.7                       # Layer utilization (%)
system.cpu2.branchPred.lookups                5070660                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          5070660                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           450125                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             4105562                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 383718                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             83709                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        4105562                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1219142                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         2886420                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted       287933                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    2809400                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    1360200                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        40466                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                        18557                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    2903062                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                         1006                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   29                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        13199558                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           3490939                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      20700452                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    5070660                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1602860                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      8925813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 901444                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         1979                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          376                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  2902784                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               126136                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          12869994                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.119735                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.612575                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 6765674     52.57%     52.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  265098      2.06%     54.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  254197      1.98%     56.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  355070      2.76%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  381916      2.97%     62.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  286426      2.23%     64.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  318622      2.48%     67.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  503191      3.91%     70.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 3739800     29.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            12869994                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.384154                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.568269                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2917641                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              4093882                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  4980022                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               427727                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                450722                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              37357326                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                450722                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 3238174                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2105464                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3701                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5049117                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              2022816                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              35225770                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 6828                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 72717                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 36050                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               1895954                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           40191100                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             86026653                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        49689735                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           244722                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             22651718                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                17539323                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                97                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            92                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   785471                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3398259                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1746068                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            86216                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           40908                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  31100758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               4827                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 27308899                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           251775                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       11520612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     16398974                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          4264                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     12869994                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.121905                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.539295                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6268087     48.70%     48.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             907124      7.05%     55.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             910242      7.07%     62.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             847582      6.59%     69.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             872424      6.78%     76.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             938135      7.29%     83.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1275078      9.91%     93.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             602870      4.68%     98.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             248452      1.93%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       12869994                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 788404     91.95%     91.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     91.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     91.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1325      0.15%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     92.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 41798      4.87%     96.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                16953      1.98%     98.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead              524      0.06%     99.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            8468      0.99%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           257548      0.94%      0.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             22406019     82.05%     82.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               32113      0.12%     83.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                85112      0.31%     83.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              63846      0.23%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2981421     10.92%     94.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1400327      5.13%     99.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          17374      0.06%     99.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         65139      0.24%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              27308899                       # Type of FU issued
system.cpu2.iq.rate                          2.068925                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     857472                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031399                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          68284299                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         42382655                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     25617027                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             312735                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            244214                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       140030                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              27748946                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 159877                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          336348                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1331992                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         6566                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          752                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       662546                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         1262                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                450722                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1409860                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               517381                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           31105585                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            40813                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3398259                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1746068                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              1717                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  1872                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               514519                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           752                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        161646                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       440840                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              602486                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             26146631                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2807252                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1162263                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4166736                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3050426                       # Number of branches executed
system.cpu2.iew.exec_stores                   1359484                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.980872                       # Inst execution rate
system.cpu2.iew.wb_sent                      25954087                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     25757057                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 18488964                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 29288636                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.951358                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.631267                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       11525271                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            563                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           450246                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     11110831                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.762688                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.622130                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      6071594     54.65%     54.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1259353     11.33%     65.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       722617      6.50%     72.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       867883      7.81%     80.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       418003      3.76%     84.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       330179      2.97%     87.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       206339      1.86%     88.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       163158      1.47%     90.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1071705      9.65%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     11110831                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9959808                       # Number of instructions committed
system.cpu2.commit.committedOps              19584923                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3149777                       # Number of memory references committed
system.cpu2.commit.loads                      2066259                       # Number of loads committed
system.cpu2.commit.membars                        356                       # Number of memory barriers committed
system.cpu2.commit.branches                   2492644                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    115678                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 19430821                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              232707                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        97108      0.50%      0.50% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16175810     82.59%     83.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          31134      0.16%     83.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           82743      0.42%     83.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         48351      0.25%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2059643     10.52%     94.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1025650      5.24%     99.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         6616      0.03%     99.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        57868      0.30%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19584923                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              1071705                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    41149320                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64019133                       # The number of ROB writes
system.cpu2.timesIdled                           3283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         329564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9959808                       # Number of Instructions Simulated
system.cpu2.committedOps                     19584923                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.325282                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.325282                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.754556                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.754556                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                34830877                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21446396                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   178390                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                   71288                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 14600067                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 7881468                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               10705719                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            31245                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          507.883074                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3477055                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            31757                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           109.489404                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   507.883074                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.991959                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.991959                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         28167101                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        28167101                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      2410217                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2410217                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1066480                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1066480                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3476697                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3476697                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3476697                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3476697                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        23071                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        23071                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        17150                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        17150                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data        40221                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         40221                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        40221                       # number of overall misses
system.cpu2.dcache.overall_misses::total        40221                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    530648820                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    530648820                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1024021619                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1024021619                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   1554670439                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1554670439                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   1554670439                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1554670439                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2433288                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2433288                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1083630                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1083630                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3516918                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3516918                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3516918                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3516918                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.009481                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009481                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.015826                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.015826                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.011436                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011436                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.011436                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011436                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 23000.685709                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23000.685709                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 59709.715394                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59709.715394                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 38653.202034                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38653.202034                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 38653.202034                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38653.202034                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         5426                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              313                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    17.335463                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        24448                       # number of writebacks
system.cpu2.dcache.writebacks::total            24448                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         7920                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7920                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          204                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          204                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         8124                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8124                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         8124                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8124                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        15151                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        15151                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        16946                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16946                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        32097                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        32097                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        32097                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        32097                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    316998018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    316998018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1002375287                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1002375287                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1319373305                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1319373305                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1319373305                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1319373305                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.006227                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006227                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.015638                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015638                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.009126                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009126                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.009126                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009126                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 20922.580556                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20922.580556                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 59151.144046                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 59151.144046                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 41105.813783                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 41105.813783                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 41105.813783                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41105.813783                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            28083                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.690803                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2871165                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28595                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           100.407938                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   509.690803                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.995490                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995490                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23250853                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23250853                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      2871165                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2871165                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2871165                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2871165                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2871165                       # number of overall hits
system.cpu2.icache.overall_hits::total        2871165                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        31617                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        31617                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        31617                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         31617                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        31617                       # number of overall misses
system.cpu2.icache.overall_misses::total        31617                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    515644504                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    515644504                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    515644504                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    515644504                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    515644504                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    515644504                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2902782                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2902782                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2902782                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2902782                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2902782                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2902782                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.010892                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010892                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.010892                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010892                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.010892                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010892                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16309.090173                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16309.090173                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16309.090173                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16309.090173                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16309.090173                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16309.090173                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3659                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.439394                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        28083                       # number of writebacks
system.cpu2.icache.writebacks::total            28083                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         3020                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3020                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         3020                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3020                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         3020                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3020                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        28597                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        28597                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        28597                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        28597                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        28597                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        28597                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    418435144                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    418435144                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    418435144                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    418435144                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    418435144                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    418435144                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.009852                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009852                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.009852                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009852                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.009852                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009852                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14632.134280                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14632.134280                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14632.134280                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14632.134280                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14632.134280                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14632.134280                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           27371                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3498.329089                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             88019                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           31467                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.797184                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks   228.882990                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   781.251281                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  2488.194819                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.055880                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.190735                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.607469                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.854084                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3446                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          510967                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         510967                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        24448                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        24448                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks        28028                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        28028                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data          344                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          344                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data          440                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          440                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst        22527                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total        22527                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data         8481                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         8481                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst        22527                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data         8921                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          31448                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst        22527                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data         8921                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         31448                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::cpu2.data            4                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::cpu2.data        16174                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        16174                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         6062                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         6062                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         6662                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         6662                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         6062                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        22836                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        28898                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         6062                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        22836                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        28898                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    982946736                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    982946736                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    321573771                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    321573771                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data    273954438                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    273954438                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    321573771                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   1256901174                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   1578474945                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    321573771                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   1256901174                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   1578474945                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        24448                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        24448                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks        28028                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        28028                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data          348                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          348                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data        16614                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16614                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst        28589                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total        28589                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        15143                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        15143                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst        28589                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        31757                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        60346                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst        28589                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        31757                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        60346                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::cpu2.data     0.011494                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.011494                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.973516                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.973516                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.212040                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.212040                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.439939                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.439939                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.212040                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.719086                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.478872                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.212040                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.719086                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.478872                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 60773.261778                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 60773.261778                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 53047.471297                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 53047.471297                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 41121.951066                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 41121.951066                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 53047.471297                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 55040.338676                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 54622.290297                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 53047.471297                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 55040.338676                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 54622.290297                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks        18643                       # number of writebacks
system.cpu2.l2cache.writebacks::total           18643                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks          385                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          385                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::cpu2.data            4                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data        16174                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        16174                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         6062                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         6062                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         6662                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         6662                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         6062                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        22836                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        28898                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         6062                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        22836                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        28898                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::cpu2.data        56815                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        56815                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    937178941                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    937178941                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    304411066                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    304411066                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data    255097020                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    255097020                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    304411066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data   1192275961                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   1496687027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    304411066                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data   1192275961                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   1496687027                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::cpu2.data     0.011494                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.011494                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.973516                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.973516                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.212040                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.212040                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.439939                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.439939                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.212040                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.719086                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.478872                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.212040                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.719086                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.478872                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu2.data 14203.750000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14203.750000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 57943.547731                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 57943.547731                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 50216.276146                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50216.276146                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 38291.356950                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 38291.356950                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 50216.276146                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 52210.367884                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 51792.062669                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 50216.276146                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 52210.367884                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 51792.062669                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       120030                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        59678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests          152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         3032                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         3030                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        43740                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        43091                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean        28083                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict        15526                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq          348                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp          348                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq        16614                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp        16614                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq        28597                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        15143                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        85269                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        95455                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           180724                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side      3627008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      3597120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           7224128                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      27380                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic              1193664                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        88074                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.036220                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.186959                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             84886     96.38%     96.38% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              3186      3.62%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 2      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         88074                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      74955636                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy     28576371                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     31855735                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.7                       # Layer utilization (%)
system.cpu3.branchPred.lookups                5073758                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5073758                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           450818                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             4139176                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 382474                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             83468                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        4139176                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           1221120                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         2918056                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted       288195                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    2802347                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    1354602                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        39917                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                        17814                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    2903840                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                         1118                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   29                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        13199558                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           3490627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      20690467                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    5073758                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1603594                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      8923321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 903144                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 348                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         2061                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          252                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  2903415                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               126402                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          12868187                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.118976                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.612398                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 6766527     52.58%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  264637      2.06%     54.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  253895      1.97%     56.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  354268      2.75%     59.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  382295      2.97%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  286885      2.23%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  318974      2.48%     67.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  502766      3.91%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 3737940     29.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            12868187                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.384388                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.567512                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 2915361                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              4097095                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  4975257                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               428902                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                451572                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              37340886                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                451572                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 3236305                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2128997                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          3523                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  5044920                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              2002870                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              35206519                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 7436                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 71798                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 35010                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               1876302                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           40186524                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             85987920                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        49644198                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           242512                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             22609504                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                17576964                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                86                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            82                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   789517                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3388873                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1739700                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            85379                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           41457                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  31074553                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               4756                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 27282336                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           252941                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       11533913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     16414799                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          4193                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     12868187                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.120138                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.538996                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6271641     48.74%     48.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             908271      7.06%     55.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             910575      7.08%     62.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             842298      6.55%     69.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             874282      6.79%     76.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             936693      7.28%     83.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1273254      9.89%     93.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             603480      4.69%     98.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             247693      1.92%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       12868187                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 788742     92.01%     92.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     92.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     92.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1332      0.16%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     92.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 41850      4.88%     97.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                16573      1.93%     98.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              506      0.06%     99.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            8206      0.96%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           256868      0.94%      0.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             22392702     82.08%     83.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               31972      0.12%     83.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                85080      0.31%     83.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd              63389      0.23%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2975094     10.90%     94.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1395804      5.12%     99.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          17074      0.06%     99.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         64353      0.24%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              27282336                       # Type of FU issued
system.cpu3.iq.rate                          2.066913                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     857209                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031420                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          68233809                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         42374158                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     25589416                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             309198                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            239768                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       138694                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              27724615                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 158062                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          336297                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1328490                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         6562                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          797                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       659816                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads         1206                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          586                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                451572                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1417781                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               532666                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           31079309                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            42156                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3388873                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1739700                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              1691                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  1793                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               529931                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           797                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        162298                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       440776                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              603074                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             26116070                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2800262                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1166264                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4154165                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 3047333                       # Number of branches executed
system.cpu3.iew.exec_stores                   1353903                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.978556                       # Inst execution rate
system.cpu3.iew.wb_sent                      25924625                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     25728110                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 18464924                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 29261607                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.949165                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.631029                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       11538683                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            563                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           451064                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     11106750                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.759773                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.621027                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      6078159     54.72%     54.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1256449     11.31%     66.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       721561      6.50%     72.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       865230      7.79%     80.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       416607      3.75%     84.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       330711      2.98%     87.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       205622      1.85%     88.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       162905      1.47%     90.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1069506      9.63%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     11106750                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9939105                       # Number of instructions committed
system.cpu3.commit.committedOps              19545359                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3140260                       # Number of memory references committed
system.cpu3.commit.loads                      2060377                       # Number of loads committed
system.cpu3.commit.membars                        356                       # Number of memory barriers committed
system.cpu3.commit.branches                   2488234                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    115042                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 19391517                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              232257                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        97045      0.50%      0.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        16146144     82.61%     83.11% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          31011      0.16%     83.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           82736      0.42%     83.69% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd         48163      0.25%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2053763     10.51%     94.44% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1022439      5.23%     99.67% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         6614      0.03%     99.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        57444      0.29%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19545359                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              1069506                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    41121286                       # The number of ROB reads
system.cpu3.rob.rob_writes                   63969033                       # The number of ROB writes
system.cpu3.timesIdled                           3252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         331371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9939105                       # Number of Instructions Simulated
system.cpu3.committedOps                     19545359                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.328043                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.328043                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.752988                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.752988                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                34777766                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21426984                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   177178                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   70706                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 14585323                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 7874422                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               10688157                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            31083                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          507.925172                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3467206                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            31595                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           109.739073                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   507.925172                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.992041                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.992041                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         28087043                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        28087043                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      2403918                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2403918                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1062935                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1062935                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3466853                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3466853                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3466853                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3466853                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        23019                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        23019                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        17059                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        17059                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data        40078                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         40078                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        40078                       # number of overall misses
system.cpu3.dcache.overall_misses::total        40078                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    522103707                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    522103707                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1021989319                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1021989319                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   1544093026                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1544093026                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   1544093026                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1544093026                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2426937                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2426937                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1079994                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1079994                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3506931                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3506931                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3506931                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3506931                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.009485                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009485                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.015795                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.015795                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.011428                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011428                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.011428                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011428                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 22681.424345                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22681.424345                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 59909.098951                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59909.098951                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 38527.197615                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38527.197615                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 38527.197615                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38527.197615                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6000                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           75                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              321                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    18.691589                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           75                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        24518                       # number of writebacks
system.cpu3.dcache.writebacks::total            24518                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         7947                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7947                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          199                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          199                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         8146                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8146                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         8146                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8146                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        15072                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        15072                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        16860                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16860                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        31932                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        31932                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        31932                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        31932                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    308973384                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    308973384                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1000052278                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1000052278                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1309025662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1309025662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1309025662                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1309025662                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.006210                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006210                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.015611                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.015611                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.009105                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.009105                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.009105                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.009105                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 20499.826433                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20499.826433                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 59315.081732                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59315.081732                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 40994.164537                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40994.164537                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 40994.164537                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40994.164537                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            27903                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.711637                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2871956                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            28415                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           101.071828                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   509.711637                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.995531                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995531                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         23255719                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        23255719                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      2871956                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2871956                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2871956                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2871956                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2871956                       # number of overall hits
system.cpu3.icache.overall_hits::total        2871956                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        31457                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        31457                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        31457                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         31457                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        31457                       # number of overall misses
system.cpu3.icache.overall_misses::total        31457                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    510243241                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    510243241                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    510243241                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    510243241                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    510243241                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    510243241                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2903413                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2903413                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2903413                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2903413                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2903413                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2903413                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.010834                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010834                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.010834                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010834                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.010834                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010834                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16220.340179                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16220.340179                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16220.340179                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16220.340179                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16220.340179                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16220.340179                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3591                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    52.808824                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        27903                       # number of writebacks
system.cpu3.icache.writebacks::total            27903                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         3042                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3042                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         3042                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3042                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         3042                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3042                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        28415                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        28415                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        28415                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        28415                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        28415                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        28415                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    414837410                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    414837410                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    414837410                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    414837410                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    414837410                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    414837410                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.009787                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.009787                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.009787                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.009787                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.009787                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.009787                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14599.240190                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14599.240190                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14599.240190                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14599.240190                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14599.240190                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14599.240190                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           26733                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3552.197126                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             87986                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           30829                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.854001                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks   200.828032                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   831.059961                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  2520.309132                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.049030                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.202895                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.615310                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.867236                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3549                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          507489                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         507489                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        24518                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        24518                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks        27831                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        27831                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data          341                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          341                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data          455                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          455                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst        22453                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total        22453                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data         8660                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         8660                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst        22453                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data         9115                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          31568                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst        22453                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data         9115                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         31568                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::cpu3.data            3                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::cpu3.data        16076                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        16076                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         5956                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         5956                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         6404                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6404                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         5956                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        22480                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        28436                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         5956                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        22480                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        28436                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    980591094                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    980591094                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    318337011                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    318337011                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data    265478922                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    265478922                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    318337011                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   1246070016                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   1564407027                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    318337011                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   1246070016                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   1564407027                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        24518                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        24518                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks        27831                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        27831                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data          344                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          344                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data        16531                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        16531                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst        28409                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total        28409                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        15064                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        15064                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst        28409                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        31595                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        60004                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst        28409                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        31595                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        60004                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::cpu3.data     0.008721                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.008721                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.972476                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.972476                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.209652                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.209652                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.425119                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.425119                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.209652                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.711505                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.473902                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.209652                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.711505                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.473902                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 60997.206643                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 60997.206643                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 53448.121390                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 53448.121390                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 41455.172080                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 41455.172080                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 53448.121390                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 55430.160854                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 55015.017126                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 53448.121390                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 55430.160854                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 55015.017126                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks        18293                       # number of writebacks
system.cpu3.l2cache.writebacks::total           18293                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks          346                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          346                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::cpu3.data            3                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data        16076                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        16076                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         5956                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         5956                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         6404                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6404                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         5956                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        22480                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        28436                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         5956                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        22480                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        28436                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::cpu3.data        41109                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        41109                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    935098452                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    935098452                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    301479570                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    301479570                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data    247337149                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    247337149                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    301479570                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data   1182435601                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   1483915171                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    301479570                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data   1182435601                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   1483915171                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::cpu3.data     0.008721                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.008721                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.972476                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.972476                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.209652                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.209652                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.425119                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.425119                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.209652                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.711505                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.473902                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.209652                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.711505                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.473902                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu3.data        13703                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        13703                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 58167.358298                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 58167.358298                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 50617.792142                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50617.792142                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 38622.290600                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 38622.290600                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 50617.792142                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 52599.448443                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 52184.384970                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 50617.792142                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 52599.448443                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 52184.384970                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       119340                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        59332                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests          170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         2823                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         2821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        43479                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        42811                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean        27903                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict        15006                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq          344                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp          344                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq        16531                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp        16531                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq        28415                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        15064                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        84727                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        94961                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           179688                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side      3603968                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      3591232                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           7195200                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      26740                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic              1171136                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        87088                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.034413                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.182416                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             84093     96.56%     96.56% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              2993      3.44%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 2      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         87088                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      74652606                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy     28395217                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     31687253                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.7                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                        98                       # number of replacements
system.l3.tags.tagsinuse                 38489.927438                       # Cycle average of tags in use
system.l3.tags.total_refs                      119583                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     92429                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.293782                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst      2166.207355                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      7556.222643                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      2132.545705                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      7377.712713                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      2156.126991                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      7497.766346                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      2143.498667                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      7459.847018                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.016527                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.057649                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.016270                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.056287                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.016450                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.057203                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.016354                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.056914                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.293655                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         92331                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1321                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        25614                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        65216                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.704430                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3484621                       # Number of tag accesses
system.l3.tags.data_accesses                  3484621                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        73516                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            73516                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data                4                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu1.data                3                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu2.data                4                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu3.data                3                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu0.data               152                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data               165                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data               172                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data               140                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   629                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst          1609                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data          3498                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst          1546                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data          3607                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst          1685                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data          3895                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst          1588                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data          3644                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             21072                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                 1609                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                 3650                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                 1546                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                 3772                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                 1685                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                 4067                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                 1588                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                 3784                       # number of demand (read+write) hits
system.l3.demand_hits::total                    21701                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                1609                       # number of overall hits
system.l3.overall_hits::cpu0.data                3650                       # number of overall hits
system.l3.overall_hits::cpu1.inst                1546                       # number of overall hits
system.l3.overall_hits::cpu1.data                3772                       # number of overall hits
system.l3.overall_hits::cpu2.inst                1685                       # number of overall hits
system.l3.overall_hits::cpu2.data                4067                       # number of overall hits
system.l3.overall_hits::cpu3.inst                1588                       # number of overall hits
system.l3.overall_hits::cpu3.data                3784                       # number of overall hits
system.l3.overall_hits::total                   21701                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           16127                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data           15871                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data           16002                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data           15936                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63936                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         4381                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         2746                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         4380                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         2714                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         4377                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         2767                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         4368                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         2760                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           28493                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               4381                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              18873                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               4380                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              18585                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               4377                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              18769                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               4368                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              18696                       # number of demand (read+write) misses
system.l3.demand_misses::total                  92429                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              4381                       # number of overall misses
system.l3.overall_misses::cpu0.data             18873                       # number of overall misses
system.l3.overall_misses::cpu1.inst              4380                       # number of overall misses
system.l3.overall_misses::cpu1.data             18585                       # number of overall misses
system.l3.overall_misses::cpu2.inst              4377                       # number of overall misses
system.l3.overall_misses::cpu2.data             18769                       # number of overall misses
system.l3.overall_misses::cpu3.inst              4368                       # number of overall misses
system.l3.overall_misses::cpu3.data             18696                       # number of overall misses
system.l3.overall_misses::total                 92429                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    870453960                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    867120288                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    865076261                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    863789812                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3466440321                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    261430531                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data    186805907                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst    266509348                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    183401843                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst    262436002                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data    191275498                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst    260627239                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data    186973577                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   1799459945                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    261430531                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data   1057259867                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst    266509348                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data   1050522131                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst    262436002                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data   1056351759                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst    260627239                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data   1050763389                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       5265900266                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    261430531                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data   1057259867                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst    266509348                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data   1050522131                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst    262436002                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data   1056351759                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst    260627239                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data   1050763389                       # number of overall miss cycles
system.l3.overall_miss_latency::total      5265900266                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        73516                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        73516                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               14                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         16279                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         16036                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data         16174                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data         16076                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             64565                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         5990                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         6244                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         5926                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         6321                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         6062                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         6662                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         5956                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         6404                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         49565                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             5990                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            22523                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             5926                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            22357                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             6062                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            22836                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             5956                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            22480                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114130                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            5990                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           22523                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            5926                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           22357                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            6062                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           22836                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            5956                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           22480                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114130                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.990663                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.989711                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.989366                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.991291                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990258                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.731386                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.439782                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.739116                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.429362                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.722039                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.415341                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.733378                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.430981                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.574861                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.731386                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.837943                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.739116                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.831283                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.722039                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.821904                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.733378                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.831673                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.809857                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.731386                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.837943                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.739116                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.831283                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.722039                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.821904                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.733378                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.831673                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.809857                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 53974.946363                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 54635.516855                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 54060.508749                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 54203.677962                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 54217.347363                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 59673.711710                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 68028.371085                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 60846.883105                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 67576.213338                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 59957.962531                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 69127.393567                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 59667.408196                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 67744.049638                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 63154.457060                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 59673.711710                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 56019.703651                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 60846.883105                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 56525.269357                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 59957.962531                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 56281.728329                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 59667.408196                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 56202.577503                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 56972.381677                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 59673.711710                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 56019.703651                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 60846.883105                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 56525.269357                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 59957.962531                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 56281.728329                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 59667.408196                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 56202.577503                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 56972.381677                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                   58                       # number of writebacks
system.l3.writebacks::total                        58                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu0.data        16127                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data        15871                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data        16002                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data        15936                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63936                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         4381                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         2746                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         4380                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         2714                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         4377                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         2767                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         4368                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         2760                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        28493                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          4381                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         18873                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          4380                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         18585                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          4377                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         18769                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          4368                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         18696                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             92429                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         4381                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        18873                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         4380                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        18585                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         4377                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        18769                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         4368                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        18696                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            92429                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    760367215                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    758787040                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    755843443                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    755016923                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3030014621                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst    231523021                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    168058541                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst    236614250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    164886207                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst    232551401                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    172382018                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst    230810897                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    168125198                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   1604951533                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst    231523021                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    928425756                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst    236614250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    923673247                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst    232551401                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    928225461                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst    230810897                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    923142121                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4634966154                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst    231523021                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    928425756                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst    236614250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    923673247                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst    232551401                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    928225461                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst    230810897                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    923142121                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4634966154                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.990663                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.989711                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.989366                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.991291                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990258                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.731386                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.439782                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.739116                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.429362                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.722039                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.415341                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.733378                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.430981                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.574861                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.731386                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.837943                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.739116                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.831283                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.722039                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.821904                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.733378                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.831673                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.809857                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.731386                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.837943                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.739116                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.831283                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.722039                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.821904                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.733378                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.831673                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.809857                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 47148.708067                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 47809.655346                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 47234.310899                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 47378.069967                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 47391.369823                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 52847.071673                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 61201.216679                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 54021.518265                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 60753.945099                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 53130.317798                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 62299.247561                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 52841.322573                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 60914.926812                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 56327.923806                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 52847.071673                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 49193.332062                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 54021.518265                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 49699.932580                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 53130.317798                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 49455.243273                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 52841.322573                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 49376.450631                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 50146.232827                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 52847.071673                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 49193.332062                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 54021.518265                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 49699.932580                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 53130.317798                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 49455.243273                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 52841.322573                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 49376.450631                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 50146.232827                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         92525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           96                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              28493                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           58                       # Transaction distribution
system.membus.trans_dist::CleanEvict               38                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63936                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63936                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         28493                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       184954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       184954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 184954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      5919168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      5919168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5919168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             92429                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   92429    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               92429                       # Request fanout histogram
system.membus.reqLayer8.occupancy           120819270                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          503357358                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       212012                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        97906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   4395452481                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             49565                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        73574                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           24392                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            64565                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           64565                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        49565                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        81411                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        80804                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        82670                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        81271                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                326156                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      2998784                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      2977280                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      3042624                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      2990656                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               12009344                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                              98                       # Total snoops (count)
system.tol3bus.snoopTraffic                      3712                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           114242                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000018                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.004184                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 114240    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             114242                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          422907183                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          91001625                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          90311038                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          92255969                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             2.1                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          90774732                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
