
demos/freertos_singlethread/main.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <g_pfnVectors>:
       0:	00 50 00 20 41 8e 00 00 85 8e 00 00 85 8e 00 00     .P. A...........
      10:	85 8e 00 00 85 8e 00 00 85 8e 00 00 00 00 00 00     ................
	...
      2c:	07 8b 00 00 85 8e 00 00 00 00 00 00 01 8c 00 00     ................
      3c:	47 8c 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     G...............
      4c:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
      5c:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
      6c:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
      7c:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
      8c:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
      9c:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
      ac:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
      bc:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
      cc:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
      dc:	85 8e 00 00 85 8e 00 00 85 8e 00 00 85 8e 00 00     ................
	...
     108:	5f f8 08 f1                                         _...

0000010c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     10c:	b580      	push	{r7, lr}
     10e:	b084      	sub	sp, #16
     110:	af00      	add	r7, sp, #0
     112:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
     114:	2300      	movs	r3, #0
     116:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
     118:	687b      	ldr	r3, [r7, #4]
     11a:	f003 0307 	and.w	r3, r3, #7
     11e:	2b00      	cmp	r3, #0
     120:	d004      	beq.n	12c <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
     122:	687b      	ldr	r3, [r7, #4]
     124:	f023 0307 	bic.w	r3, r3, #7
     128:	3308      	adds	r3, #8
     12a:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
     12c:	f007 f834 	bl	7198 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
     130:	4b16      	ldr	r3, [pc, #88]	; (18c <pvPortMalloc+0x80>)
     132:	681b      	ldr	r3, [r3, #0]
     134:	2b00      	cmp	r3, #0
     136:	d105      	bne.n	144 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
     138:	4b15      	ldr	r3, [pc, #84]	; (190 <pvPortMalloc+0x84>)
     13a:	f023 0307 	bic.w	r3, r3, #7
     13e:	461a      	mov	r2, r3
     140:	4b12      	ldr	r3, [pc, #72]	; (18c <pvPortMalloc+0x80>)
     142:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     144:	4b13      	ldr	r3, [pc, #76]	; (194 <pvPortMalloc+0x88>)
     146:	681a      	ldr	r2, [r3, #0]
     148:	687b      	ldr	r3, [r7, #4]
     14a:	4413      	add	r3, r2
     14c:	f244 32f7 	movw	r2, #17399	; 0x43f7
     150:	4293      	cmp	r3, r2
     152:	d813      	bhi.n	17c <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
     154:	4b0f      	ldr	r3, [pc, #60]	; (194 <pvPortMalloc+0x88>)
     156:	681a      	ldr	r2, [r3, #0]
     158:	687b      	ldr	r3, [r7, #4]
     15a:	441a      	add	r2, r3
     15c:	4b0d      	ldr	r3, [pc, #52]	; (194 <pvPortMalloc+0x88>)
     15e:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     160:	429a      	cmp	r2, r3
     162:	d90b      	bls.n	17c <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
     164:	4b09      	ldr	r3, [pc, #36]	; (18c <pvPortMalloc+0x80>)
     166:	681a      	ldr	r2, [r3, #0]
     168:	4b0a      	ldr	r3, [pc, #40]	; (194 <pvPortMalloc+0x88>)
     16a:	681b      	ldr	r3, [r3, #0]
     16c:	4413      	add	r3, r2
     16e:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
     170:	4b08      	ldr	r3, [pc, #32]	; (194 <pvPortMalloc+0x88>)
     172:	681a      	ldr	r2, [r3, #0]
     174:	687b      	ldr	r3, [r7, #4]
     176:	4413      	add	r3, r2
     178:	4a06      	ldr	r2, [pc, #24]	; (194 <pvPortMalloc+0x88>)
     17a:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
     17c:	f007 f81a 	bl	71b4 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
     180:	68fb      	ldr	r3, [r7, #12]
}
     182:	4618      	mov	r0, r3
     184:	3710      	adds	r7, #16
     186:	46bd      	mov	sp, r7
     188:	bd80      	pop	{r7, pc}
     18a:	bf00      	nop
     18c:	20004430 	.word	0x20004430
     190:	20000034 	.word	0x20000034
     194:	2000442c 	.word	0x2000442c

00000198 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
     198:	b480      	push	{r7}
     19a:	b083      	sub	sp, #12
     19c:	af00      	add	r7, sp, #0
     19e:	6078      	str	r0, [r7, #4]
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
}
     1a0:	bf00      	nop
     1a2:	370c      	adds	r7, #12
     1a4:	46bd      	mov	sp, r7
     1a6:	bc80      	pop	{r7}
     1a8:	4770      	bx	lr

000001aa <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
     1aa:	b480      	push	{r7}
     1ac:	af00      	add	r7, sp, #0
	/* Only required when static memory is not cleared. */
	xNextFreeByte = ( size_t ) 0;
     1ae:	4b03      	ldr	r3, [pc, #12]	; (1bc <vPortInitialiseBlocks+0x12>)
     1b0:	2200      	movs	r2, #0
     1b2:	601a      	str	r2, [r3, #0]
}
     1b4:	bf00      	nop
     1b6:	46bd      	mov	sp, r7
     1b8:	bc80      	pop	{r7}
     1ba:	4770      	bx	lr
     1bc:	2000442c 	.word	0x2000442c

000001c0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
     1c0:	b480      	push	{r7}
     1c2:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
     1c4:	4b04      	ldr	r3, [pc, #16]	; (1d8 <xPortGetFreeHeapSize+0x18>)
     1c6:	681b      	ldr	r3, [r3, #0]
     1c8:	f5c3 4387 	rsb	r3, r3, #17280	; 0x4380
     1cc:	3378      	adds	r3, #120	; 0x78
}
     1ce:	4618      	mov	r0, r3
     1d0:	46bd      	mov	sp, r7
     1d2:	bc80      	pop	{r7}
     1d4:	4770      	bx	lr
     1d6:	bf00      	nop
     1d8:	2000442c 	.word	0x2000442c

000001dc <led_flash_task>:
#include "semphr.h"

static void setup_hardware( void );

void led_flash_task( void *pvParameters )
{
     1dc:	b580      	push	{r7, lr}
     1de:	b082      	sub	sp, #8
     1e0:	af00      	add	r7, sp, #0
     1e2:	6078      	str	r0, [r7, #4]
    while(1) {
        /* Toggle the LED. */
        GPIOC->ODR = GPIOC->ODR ^ 0x00001000;
     1e4:	4b04      	ldr	r3, [pc, #16]	; (1f8 <led_flash_task+0x1c>)
     1e6:	68db      	ldr	r3, [r3, #12]
     1e8:	4a03      	ldr	r2, [pc, #12]	; (1f8 <led_flash_task+0x1c>)
     1ea:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
     1ee:	60d3      	str	r3, [r2, #12]

        /* Wait one second. */
        vTaskDelay(100);
     1f0:	2064      	movs	r0, #100	; 0x64
     1f2:	f006 fd1d 	bl	6c30 <vTaskDelay>
        GPIOC->ODR = GPIOC->ODR ^ 0x00001000;
     1f6:	e7f5      	b.n	1e4 <led_flash_task+0x8>
     1f8:	40011000 	.word	0x40011000

000001fc <main>:
    }
}


int main(void)
{
     1fc:	b580      	push	{r7, lr}
     1fe:	b082      	sub	sp, #8
     200:	af02      	add	r7, sp, #8
    init_led();
     202:	f000 fa75 	bl	6f0 <init_led>

    xTaskCreate( led_flash_task, ( signed portCHAR * ) "LED Flash", 512 /* stack size */, NULL, tskIDLE_PRIORITY + 5, NULL );
     206:	2300      	movs	r3, #0
     208:	9301      	str	r3, [sp, #4]
     20a:	2305      	movs	r3, #5
     20c:	9300      	str	r3, [sp, #0]
     20e:	2300      	movs	r3, #0
     210:	f44f 7200 	mov.w	r2, #512	; 0x200
     214:	4904      	ldr	r1, [pc, #16]	; (228 <main+0x2c>)
     216:	4805      	ldr	r0, [pc, #20]	; (22c <main+0x30>)
     218:	f006 fb22 	bl	6860 <xTaskCreate>

    /* Start running the task. */
    vTaskStartScheduler();
     21c:	f006 ff6e 	bl	70fc <vTaskStartScheduler>

    return 0;
     220:	2300      	movs	r3, #0
}
     222:	4618      	mov	r0, r3
     224:	46bd      	mov	sp, r7
     226:	bd80      	pop	{r7, pc}
     228:	00008e88 	.word	0x00008e88
     22c:	000001dd 	.word	0x000001dd

00000230 <vApplicationTickHook>:

void vApplicationTickHook( void )
{
     230:	b480      	push	{r7}
     232:	af00      	add	r7, sp, #0
}
     234:	bf00      	nop
     236:	46bd      	mov	sp, r7
     238:	bc80      	pop	{r7}
     23a:	4770      	bx	lr

0000023c <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
     23c:	2400      	movs	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
     23e:	f3ef 8309 	mrs	r3, PSP
     242:	4618      	mov	r0, r3
     244:	4770      	bx	lr
     246:	461c      	mov	r4, r3
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     248:	4623      	mov	r3, r4
}
     24a:	4618      	mov	r0, r3

0000024c <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
     24c:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
     24e:	f383 8809 	msr	PSP, r3
     252:	4770      	bx	lr
                  "BX  lr     \n\t" : : "r" (topOfProcStack) );
}
     254:	bf00      	nop

00000256 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
     256:	2400      	movs	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
     258:	f3ef 8308 	mrs	r3, MSP
     25c:	4618      	mov	r0, r3
     25e:	4770      	bx	lr
     260:	461c      	mov	r4, r3
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     262:	4623      	mov	r3, r4
}
     264:	4618      	mov	r0, r3

00000266 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
     266:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
     268:	f383 8808 	msr	MSP, r3
     26c:	4770      	bx	lr
                  "BX  lr     \n\t" : : "r" (topOfMainStack) );
}
     26e:	bf00      	nop

00000270 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
     270:	b480      	push	{r7}
     272:	b083      	sub	sp, #12
     274:	af00      	add	r7, sp, #0
  uint32_t result=0;
     276:	2300      	movs	r3, #0
     278:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
     27a:	f3ef 8312 	mrs	r3, BASEPRI_MAX
     27e:	607b      	str	r3, [r7, #4]
  return(result);
     280:	687b      	ldr	r3, [r7, #4]
}
     282:	4618      	mov	r0, r3
     284:	370c      	adds	r7, #12
     286:	46bd      	mov	sp, r7
     288:	bc80      	pop	{r7}
     28a:	4770      	bx	lr

0000028c <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
     28c:	b480      	push	{r7}
     28e:	b083      	sub	sp, #12
     290:	af00      	add	r7, sp, #0
     292:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
     294:	687b      	ldr	r3, [r7, #4]
     296:	f383 8811 	msr	BASEPRI, r3
}
     29a:	bf00      	nop
     29c:	370c      	adds	r7, #12
     29e:	46bd      	mov	sp, r7
     2a0:	bc80      	pop	{r7}
     2a2:	4770      	bx	lr

000002a4 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
     2a4:	b480      	push	{r7}
     2a6:	b083      	sub	sp, #12
     2a8:	af00      	add	r7, sp, #0
  uint32_t result=0;
     2aa:	2300      	movs	r3, #0
     2ac:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     2ae:	f3ef 8310 	mrs	r3, PRIMASK
     2b2:	607b      	str	r3, [r7, #4]
  return(result);
     2b4:	687b      	ldr	r3, [r7, #4]
}
     2b6:	4618      	mov	r0, r3
     2b8:	370c      	adds	r7, #12
     2ba:	46bd      	mov	sp, r7
     2bc:	bc80      	pop	{r7}
     2be:	4770      	bx	lr

000002c0 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
     2c0:	b480      	push	{r7}
     2c2:	b083      	sub	sp, #12
     2c4:	af00      	add	r7, sp, #0
     2c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
     2c8:	687b      	ldr	r3, [r7, #4]
     2ca:	f383 8810 	msr	PRIMASK, r3
}
     2ce:	bf00      	nop
     2d0:	370c      	adds	r7, #12
     2d2:	46bd      	mov	sp, r7
     2d4:	bc80      	pop	{r7}
     2d6:	4770      	bx	lr

000002d8 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
     2d8:	b480      	push	{r7}
     2da:	b083      	sub	sp, #12
     2dc:	af00      	add	r7, sp, #0
  uint32_t result=0;
     2de:	2300      	movs	r3, #0
     2e0:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
     2e2:	f3ef 8313 	mrs	r3, FAULTMASK
     2e6:	607b      	str	r3, [r7, #4]
  return(result);
     2e8:	687b      	ldr	r3, [r7, #4]
}
     2ea:	4618      	mov	r0, r3
     2ec:	370c      	adds	r7, #12
     2ee:	46bd      	mov	sp, r7
     2f0:	bc80      	pop	{r7}
     2f2:	4770      	bx	lr

000002f4 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
     2f4:	b480      	push	{r7}
     2f6:	b083      	sub	sp, #12
     2f8:	af00      	add	r7, sp, #0
     2fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
     2fc:	687b      	ldr	r3, [r7, #4]
     2fe:	f383 8813 	msr	FAULTMASK, r3
}
     302:	bf00      	nop
     304:	370c      	adds	r7, #12
     306:	46bd      	mov	sp, r7
     308:	bc80      	pop	{r7}
     30a:	4770      	bx	lr

0000030c <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
     30c:	b480      	push	{r7}
     30e:	b083      	sub	sp, #12
     310:	af00      	add	r7, sp, #0
  uint32_t result=0;
     312:	2300      	movs	r3, #0
     314:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
     316:	f3ef 8314 	mrs	r3, CONTROL
     31a:	607b      	str	r3, [r7, #4]
  return(result);
     31c:	687b      	ldr	r3, [r7, #4]
}
     31e:	4618      	mov	r0, r3
     320:	370c      	adds	r7, #12
     322:	46bd      	mov	sp, r7
     324:	bc80      	pop	{r7}
     326:	4770      	bx	lr

00000328 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
     328:	b480      	push	{r7}
     32a:	b083      	sub	sp, #12
     32c:	af00      	add	r7, sp, #0
     32e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
     330:	687b      	ldr	r3, [r7, #4]
     332:	f383 8814 	msr	CONTROL, r3
}
     336:	bf00      	nop
     338:	370c      	adds	r7, #12
     33a:	46bd      	mov	sp, r7
     33c:	bc80      	pop	{r7}
     33e:	4770      	bx	lr

00000340 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
     340:	b480      	push	{r7}
     342:	b085      	sub	sp, #20
     344:	af00      	add	r7, sp, #0
     346:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     348:	2300      	movs	r3, #0
     34a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
     34c:	687b      	ldr	r3, [r7, #4]
     34e:	ba1b      	rev	r3, r3
     350:	60fb      	str	r3, [r7, #12]
  return(result);
     352:	68fb      	ldr	r3, [r7, #12]
}
     354:	4618      	mov	r0, r3
     356:	3714      	adds	r7, #20
     358:	46bd      	mov	sp, r7
     35a:	bc80      	pop	{r7}
     35c:	4770      	bx	lr

0000035e <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
     35e:	b480      	push	{r7}
     360:	b085      	sub	sp, #20
     362:	af00      	add	r7, sp, #0
     364:	4603      	mov	r3, r0
     366:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     368:	2300      	movs	r3, #0
     36a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
     36c:	88fb      	ldrh	r3, [r7, #6]
     36e:	ba5b      	rev16	r3, r3
     370:	60fb      	str	r3, [r7, #12]
  return(result);
     372:	68fb      	ldr	r3, [r7, #12]
}
     374:	4618      	mov	r0, r3
     376:	3714      	adds	r7, #20
     378:	46bd      	mov	sp, r7
     37a:	bc80      	pop	{r7}
     37c:	4770      	bx	lr

0000037e <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
     37e:	b480      	push	{r7}
     380:	b085      	sub	sp, #20
     382:	af00      	add	r7, sp, #0
     384:	4603      	mov	r3, r0
     386:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     388:	2300      	movs	r3, #0
     38a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
     38c:	88fb      	ldrh	r3, [r7, #6]
     38e:	badb      	revsh	r3, r3
     390:	60fb      	str	r3, [r7, #12]
  return(result);
     392:	68fb      	ldr	r3, [r7, #12]
}
     394:	4618      	mov	r0, r3
     396:	3714      	adds	r7, #20
     398:	46bd      	mov	sp, r7
     39a:	bc80      	pop	{r7}
     39c:	4770      	bx	lr

0000039e <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
     39e:	b480      	push	{r7}
     3a0:	b085      	sub	sp, #20
     3a2:	af00      	add	r7, sp, #0
     3a4:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     3a6:	2300      	movs	r3, #0
     3a8:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
     3aa:	687b      	ldr	r3, [r7, #4]
     3ac:	fa93 f3a3 	rbit	r3, r3
     3b0:	60fb      	str	r3, [r7, #12]
   return(result);
     3b2:	68fb      	ldr	r3, [r7, #12]
}
     3b4:	4618      	mov	r0, r3
     3b6:	3714      	adds	r7, #20
     3b8:	46bd      	mov	sp, r7
     3ba:	bc80      	pop	{r7}
     3bc:	4770      	bx	lr

000003be <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
     3be:	b480      	push	{r7}
     3c0:	b085      	sub	sp, #20
     3c2:	af00      	add	r7, sp, #0
     3c4:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
     3c6:	2300      	movs	r3, #0
     3c8:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
     3ca:	687b      	ldr	r3, [r7, #4]
     3cc:	e8d3 3f4f 	ldrexb	r3, [r3]
     3d0:	73fb      	strb	r3, [r7, #15]
   return(result);
     3d2:	7bfb      	ldrb	r3, [r7, #15]
}
     3d4:	4618      	mov	r0, r3
     3d6:	3714      	adds	r7, #20
     3d8:	46bd      	mov	sp, r7
     3da:	bc80      	pop	{r7}
     3dc:	4770      	bx	lr

000003de <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
     3de:	b480      	push	{r7}
     3e0:	b085      	sub	sp, #20
     3e2:	af00      	add	r7, sp, #0
     3e4:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
     3e6:	2300      	movs	r3, #0
     3e8:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
     3ea:	687b      	ldr	r3, [r7, #4]
     3ec:	e8d3 3f5f 	ldrexh	r3, [r3]
     3f0:	81fb      	strh	r3, [r7, #14]
   return(result);
     3f2:	89fb      	ldrh	r3, [r7, #14]
}
     3f4:	4618      	mov	r0, r3
     3f6:	3714      	adds	r7, #20
     3f8:	46bd      	mov	sp, r7
     3fa:	bc80      	pop	{r7}
     3fc:	4770      	bx	lr

000003fe <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
     3fe:	b480      	push	{r7}
     400:	b085      	sub	sp, #20
     402:	af00      	add	r7, sp, #0
     404:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
     406:	2300      	movs	r3, #0
     408:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     40a:	687b      	ldr	r3, [r7, #4]
     40c:	e853 3f00 	ldrex	r3, [r3]
     410:	60fb      	str	r3, [r7, #12]
   return(result);
     412:	68fb      	ldr	r3, [r7, #12]
}
     414:	4618      	mov	r0, r3
     416:	3714      	adds	r7, #20
     418:	46bd      	mov	sp, r7
     41a:	bc80      	pop	{r7}
     41c:	4770      	bx	lr

0000041e <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
     41e:	b480      	push	{r7}
     420:	b085      	sub	sp, #20
     422:	af00      	add	r7, sp, #0
     424:	4603      	mov	r3, r0
     426:	6039      	str	r1, [r7, #0]
     428:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
     42a:	2300      	movs	r3, #0
     42c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     42e:	683a      	ldr	r2, [r7, #0]
     430:	79f9      	ldrb	r1, [r7, #7]
     432:	e8c2 1f43 	strexb	r3, r1, [r2]
     436:	60fb      	str	r3, [r7, #12]
   return(result);
     438:	68fb      	ldr	r3, [r7, #12]
}
     43a:	4618      	mov	r0, r3
     43c:	3714      	adds	r7, #20
     43e:	46bd      	mov	sp, r7
     440:	bc80      	pop	{r7}
     442:	4770      	bx	lr

00000444 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
     444:	b480      	push	{r7}
     446:	b085      	sub	sp, #20
     448:	af00      	add	r7, sp, #0
     44a:	4603      	mov	r3, r0
     44c:	6039      	str	r1, [r7, #0]
     44e:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
     450:	2300      	movs	r3, #0
     452:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     454:	683a      	ldr	r2, [r7, #0]
     456:	88f9      	ldrh	r1, [r7, #6]
     458:	e8c2 1f53 	strexh	r3, r1, [r2]
     45c:	60fb      	str	r3, [r7, #12]
   return(result);
     45e:	68fb      	ldr	r3, [r7, #12]
}
     460:	4618      	mov	r0, r3
     462:	3714      	adds	r7, #20
     464:	46bd      	mov	sp, r7
     466:	bc80      	pop	{r7}
     468:	4770      	bx	lr

0000046a <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
     46a:	b480      	push	{r7}
     46c:	b085      	sub	sp, #20
     46e:	af00      	add	r7, sp, #0
     470:	6078      	str	r0, [r7, #4]
     472:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
     474:	2300      	movs	r3, #0
     476:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
     478:	683b      	ldr	r3, [r7, #0]
     47a:	687a      	ldr	r2, [r7, #4]
     47c:	e843 2300 	strex	r3, r2, [r3]
     480:	60fb      	str	r3, [r7, #12]
   return(result);
     482:	68fb      	ldr	r3, [r7, #12]
}
     484:	4618      	mov	r0, r3
     486:	3714      	adds	r7, #20
     488:	46bd      	mov	sp, r7
     48a:	bc80      	pop	{r7}
     48c:	4770      	bx	lr
	...

00000490 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
     490:	b580      	push	{r7, lr}
     492:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
     494:	4b15      	ldr	r3, [pc, #84]	; (4ec <SystemInit+0x5c>)
     496:	681b      	ldr	r3, [r3, #0]
     498:	4a14      	ldr	r2, [pc, #80]	; (4ec <SystemInit+0x5c>)
     49a:	f043 0301 	orr.w	r3, r3, #1
     49e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
     4a0:	4b12      	ldr	r3, [pc, #72]	; (4ec <SystemInit+0x5c>)
     4a2:	685a      	ldr	r2, [r3, #4]
     4a4:	4911      	ldr	r1, [pc, #68]	; (4ec <SystemInit+0x5c>)
     4a6:	4b12      	ldr	r3, [pc, #72]	; (4f0 <SystemInit+0x60>)
     4a8:	4013      	ands	r3, r2
     4aa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
     4ac:	4b0f      	ldr	r3, [pc, #60]	; (4ec <SystemInit+0x5c>)
     4ae:	681b      	ldr	r3, [r3, #0]
     4b0:	4a0e      	ldr	r2, [pc, #56]	; (4ec <SystemInit+0x5c>)
     4b2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
     4b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
     4ba:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
     4bc:	4b0b      	ldr	r3, [pc, #44]	; (4ec <SystemInit+0x5c>)
     4be:	681b      	ldr	r3, [r3, #0]
     4c0:	4a0a      	ldr	r2, [pc, #40]	; (4ec <SystemInit+0x5c>)
     4c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
     4c6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
     4c8:	4b08      	ldr	r3, [pc, #32]	; (4ec <SystemInit+0x5c>)
     4ca:	685b      	ldr	r3, [r3, #4]
     4cc:	4a07      	ldr	r2, [pc, #28]	; (4ec <SystemInit+0x5c>)
     4ce:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
     4d2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
     4d4:	4b05      	ldr	r3, [pc, #20]	; (4ec <SystemInit+0x5c>)
     4d6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
     4da:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
     4dc:	f000 f878 	bl	5d0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
     4e0:	4b04      	ldr	r3, [pc, #16]	; (4f4 <SystemInit+0x64>)
     4e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
     4e6:	609a      	str	r2, [r3, #8]
#endif 
}
     4e8:	bf00      	nop
     4ea:	bd80      	pop	{r7, pc}
     4ec:	40021000 	.word	0x40021000
     4f0:	f8ff0000 	.word	0xf8ff0000
     4f4:	e000ed00 	.word	0xe000ed00

000004f8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
     4f8:	b480      	push	{r7}
     4fa:	b085      	sub	sp, #20
     4fc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
     4fe:	2300      	movs	r3, #0
     500:	60fb      	str	r3, [r7, #12]
     502:	2300      	movs	r3, #0
     504:	60bb      	str	r3, [r7, #8]
     506:	2300      	movs	r3, #0
     508:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
     50a:	4b2c      	ldr	r3, [pc, #176]	; (5bc <SystemCoreClockUpdate+0xc4>)
     50c:	685b      	ldr	r3, [r3, #4]
     50e:	f003 030c 	and.w	r3, r3, #12
     512:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
     514:	68fb      	ldr	r3, [r7, #12]
     516:	2b04      	cmp	r3, #4
     518:	d007      	beq.n	52a <SystemCoreClockUpdate+0x32>
     51a:	2b08      	cmp	r3, #8
     51c:	d009      	beq.n	532 <SystemCoreClockUpdate+0x3a>
     51e:	2b00      	cmp	r3, #0
     520:	d133      	bne.n	58a <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
     522:	4b27      	ldr	r3, [pc, #156]	; (5c0 <SystemCoreClockUpdate+0xc8>)
     524:	4a27      	ldr	r2, [pc, #156]	; (5c4 <SystemCoreClockUpdate+0xcc>)
     526:	601a      	str	r2, [r3, #0]
      break;
     528:	e033      	b.n	592 <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
     52a:	4b25      	ldr	r3, [pc, #148]	; (5c0 <SystemCoreClockUpdate+0xc8>)
     52c:	4a25      	ldr	r2, [pc, #148]	; (5c4 <SystemCoreClockUpdate+0xcc>)
     52e:	601a      	str	r2, [r3, #0]
      break;
     530:	e02f      	b.n	592 <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
     532:	4b22      	ldr	r3, [pc, #136]	; (5bc <SystemCoreClockUpdate+0xc4>)
     534:	685b      	ldr	r3, [r3, #4]
     536:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
     53a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
     53c:	4b1f      	ldr	r3, [pc, #124]	; (5bc <SystemCoreClockUpdate+0xc4>)
     53e:	685b      	ldr	r3, [r3, #4]
     540:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
     544:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
     546:	68bb      	ldr	r3, [r7, #8]
     548:	0c9b      	lsrs	r3, r3, #18
     54a:	3302      	adds	r3, #2
     54c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
     54e:	687b      	ldr	r3, [r7, #4]
     550:	2b00      	cmp	r3, #0
     552:	d106      	bne.n	562 <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
     554:	68bb      	ldr	r3, [r7, #8]
     556:	4a1c      	ldr	r2, [pc, #112]	; (5c8 <SystemCoreClockUpdate+0xd0>)
     558:	fb02 f303 	mul.w	r3, r2, r3
     55c:	4a18      	ldr	r2, [pc, #96]	; (5c0 <SystemCoreClockUpdate+0xc8>)
     55e:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
     560:	e017      	b.n	592 <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
     562:	4b16      	ldr	r3, [pc, #88]	; (5bc <SystemCoreClockUpdate+0xc4>)
     564:	685b      	ldr	r3, [r3, #4]
     566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     56a:	2b00      	cmp	r3, #0
     56c:	d006      	beq.n	57c <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
     56e:	68bb      	ldr	r3, [r7, #8]
     570:	4a15      	ldr	r2, [pc, #84]	; (5c8 <SystemCoreClockUpdate+0xd0>)
     572:	fb02 f303 	mul.w	r3, r2, r3
     576:	4a12      	ldr	r2, [pc, #72]	; (5c0 <SystemCoreClockUpdate+0xc8>)
     578:	6013      	str	r3, [r2, #0]
      break;
     57a:	e00a      	b.n	592 <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
     57c:	68bb      	ldr	r3, [r7, #8]
     57e:	4a11      	ldr	r2, [pc, #68]	; (5c4 <SystemCoreClockUpdate+0xcc>)
     580:	fb02 f303 	mul.w	r3, r2, r3
     584:	4a0e      	ldr	r2, [pc, #56]	; (5c0 <SystemCoreClockUpdate+0xc8>)
     586:	6013      	str	r3, [r2, #0]
      break;
     588:	e003      	b.n	592 <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
     58a:	4b0d      	ldr	r3, [pc, #52]	; (5c0 <SystemCoreClockUpdate+0xc8>)
     58c:	4a0d      	ldr	r2, [pc, #52]	; (5c4 <SystemCoreClockUpdate+0xcc>)
     58e:	601a      	str	r2, [r3, #0]
      break;
     590:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
     592:	4b0a      	ldr	r3, [pc, #40]	; (5bc <SystemCoreClockUpdate+0xc4>)
     594:	685b      	ldr	r3, [r3, #4]
     596:	091b      	lsrs	r3, r3, #4
     598:	f003 030f 	and.w	r3, r3, #15
     59c:	4a0b      	ldr	r2, [pc, #44]	; (5cc <SystemCoreClockUpdate+0xd4>)
     59e:	5cd3      	ldrb	r3, [r2, r3]
     5a0:	b2db      	uxtb	r3, r3
     5a2:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
     5a4:	4b06      	ldr	r3, [pc, #24]	; (5c0 <SystemCoreClockUpdate+0xc8>)
     5a6:	681a      	ldr	r2, [r3, #0]
     5a8:	68fb      	ldr	r3, [r7, #12]
     5aa:	fa22 f303 	lsr.w	r3, r2, r3
     5ae:	4a04      	ldr	r2, [pc, #16]	; (5c0 <SystemCoreClockUpdate+0xc8>)
     5b0:	6013      	str	r3, [r2, #0]
}
     5b2:	bf00      	nop
     5b4:	3714      	adds	r7, #20
     5b6:	46bd      	mov	sp, r7
     5b8:	bc80      	pop	{r7}
     5ba:	4770      	bx	lr
     5bc:	40021000 	.word	0x40021000
     5c0:	20000000 	.word	0x20000000
     5c4:	007a1200 	.word	0x007a1200
     5c8:	003d0900 	.word	0x003d0900
     5cc:	20000004 	.word	0x20000004

000005d0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
     5d0:	b580      	push	{r7, lr}
     5d2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
     5d4:	f000 f802 	bl	5dc <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
     5d8:	bf00      	nop
     5da:	bd80      	pop	{r7, pc}

000005dc <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
     5dc:	b480      	push	{r7}
     5de:	b083      	sub	sp, #12
     5e0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
     5e2:	2300      	movs	r3, #0
     5e4:	607b      	str	r3, [r7, #4]
     5e6:	2300      	movs	r3, #0
     5e8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
     5ea:	4b3a      	ldr	r3, [pc, #232]	; (6d4 <SetSysClockTo72+0xf8>)
     5ec:	681b      	ldr	r3, [r3, #0]
     5ee:	4a39      	ldr	r2, [pc, #228]	; (6d4 <SetSysClockTo72+0xf8>)
     5f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     5f4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
     5f6:	4b37      	ldr	r3, [pc, #220]	; (6d4 <SetSysClockTo72+0xf8>)
     5f8:	681b      	ldr	r3, [r3, #0]
     5fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     5fe:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
     600:	687b      	ldr	r3, [r7, #4]
     602:	3301      	adds	r3, #1
     604:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
     606:	683b      	ldr	r3, [r7, #0]
     608:	2b00      	cmp	r3, #0
     60a:	d103      	bne.n	614 <SetSysClockTo72+0x38>
     60c:	687b      	ldr	r3, [r7, #4]
     60e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     612:	d1f0      	bne.n	5f6 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
     614:	4b2f      	ldr	r3, [pc, #188]	; (6d4 <SetSysClockTo72+0xf8>)
     616:	681b      	ldr	r3, [r3, #0]
     618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     61c:	2b00      	cmp	r3, #0
     61e:	d002      	beq.n	626 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
     620:	2301      	movs	r3, #1
     622:	603b      	str	r3, [r7, #0]
     624:	e001      	b.n	62a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
     626:	2300      	movs	r3, #0
     628:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
     62a:	683b      	ldr	r3, [r7, #0]
     62c:	2b01      	cmp	r3, #1
     62e:	d14b      	bne.n	6c8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
     630:	4b29      	ldr	r3, [pc, #164]	; (6d8 <SetSysClockTo72+0xfc>)
     632:	681b      	ldr	r3, [r3, #0]
     634:	4a28      	ldr	r2, [pc, #160]	; (6d8 <SetSysClockTo72+0xfc>)
     636:	f043 0310 	orr.w	r3, r3, #16
     63a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
     63c:	4b26      	ldr	r3, [pc, #152]	; (6d8 <SetSysClockTo72+0xfc>)
     63e:	681b      	ldr	r3, [r3, #0]
     640:	4a25      	ldr	r2, [pc, #148]	; (6d8 <SetSysClockTo72+0xfc>)
     642:	f023 0303 	bic.w	r3, r3, #3
     646:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
     648:	4b23      	ldr	r3, [pc, #140]	; (6d8 <SetSysClockTo72+0xfc>)
     64a:	681b      	ldr	r3, [r3, #0]
     64c:	4a22      	ldr	r2, [pc, #136]	; (6d8 <SetSysClockTo72+0xfc>)
     64e:	f043 0302 	orr.w	r3, r3, #2
     652:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
     654:	4b1f      	ldr	r3, [pc, #124]	; (6d4 <SetSysClockTo72+0xf8>)
     656:	4a1f      	ldr	r2, [pc, #124]	; (6d4 <SetSysClockTo72+0xf8>)
     658:	685b      	ldr	r3, [r3, #4]
     65a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
     65c:	4b1d      	ldr	r3, [pc, #116]	; (6d4 <SetSysClockTo72+0xf8>)
     65e:	4a1d      	ldr	r2, [pc, #116]	; (6d4 <SetSysClockTo72+0xf8>)
     660:	685b      	ldr	r3, [r3, #4]
     662:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
     664:	4b1b      	ldr	r3, [pc, #108]	; (6d4 <SetSysClockTo72+0xf8>)
     666:	685b      	ldr	r3, [r3, #4]
     668:	4a1a      	ldr	r2, [pc, #104]	; (6d4 <SetSysClockTo72+0xf8>)
     66a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     66e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
     670:	4b18      	ldr	r3, [pc, #96]	; (6d4 <SetSysClockTo72+0xf8>)
     672:	685b      	ldr	r3, [r3, #4]
     674:	4a17      	ldr	r2, [pc, #92]	; (6d4 <SetSysClockTo72+0xf8>)
     676:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
     67a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
     67c:	4b15      	ldr	r3, [pc, #84]	; (6d4 <SetSysClockTo72+0xf8>)
     67e:	685b      	ldr	r3, [r3, #4]
     680:	4a14      	ldr	r2, [pc, #80]	; (6d4 <SetSysClockTo72+0xf8>)
     682:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
     686:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
     688:	4b12      	ldr	r3, [pc, #72]	; (6d4 <SetSysClockTo72+0xf8>)
     68a:	681b      	ldr	r3, [r3, #0]
     68c:	4a11      	ldr	r2, [pc, #68]	; (6d4 <SetSysClockTo72+0xf8>)
     68e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
     692:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
     694:	bf00      	nop
     696:	4b0f      	ldr	r3, [pc, #60]	; (6d4 <SetSysClockTo72+0xf8>)
     698:	681b      	ldr	r3, [r3, #0]
     69a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
     69e:	2b00      	cmp	r3, #0
     6a0:	d0f9      	beq.n	696 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
     6a2:	4b0c      	ldr	r3, [pc, #48]	; (6d4 <SetSysClockTo72+0xf8>)
     6a4:	685b      	ldr	r3, [r3, #4]
     6a6:	4a0b      	ldr	r2, [pc, #44]	; (6d4 <SetSysClockTo72+0xf8>)
     6a8:	f023 0303 	bic.w	r3, r3, #3
     6ac:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
     6ae:	4b09      	ldr	r3, [pc, #36]	; (6d4 <SetSysClockTo72+0xf8>)
     6b0:	685b      	ldr	r3, [r3, #4]
     6b2:	4a08      	ldr	r2, [pc, #32]	; (6d4 <SetSysClockTo72+0xf8>)
     6b4:	f043 0302 	orr.w	r3, r3, #2
     6b8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
     6ba:	bf00      	nop
     6bc:	4b05      	ldr	r3, [pc, #20]	; (6d4 <SetSysClockTo72+0xf8>)
     6be:	685b      	ldr	r3, [r3, #4]
     6c0:	f003 030c 	and.w	r3, r3, #12
     6c4:	2b08      	cmp	r3, #8
     6c6:	d1f9      	bne.n	6bc <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
     6c8:	bf00      	nop
     6ca:	370c      	adds	r7, #12
     6cc:	46bd      	mov	sp, r7
     6ce:	bc80      	pop	{r7}
     6d0:	4770      	bx	lr
     6d2:	bf00      	nop
     6d4:	40021000 	.word	0x40021000
     6d8:	40022000 	.word	0x40022000
     6dc:	00008ef1 	.word	0x00008ef1
     6e0:	20000000 	.word	0x20000000
     6e4:	2000002c 	.word	0x2000002c
     6e8:	2000002c 	.word	0x2000002c
     6ec:	20004538 	.word	0x20004538

000006f0 <init_led>:
#include "stm32f10x_exti.h"
#include "stm32f10x_adc.h"
#include "misc.h"

void init_led(void)
{
     6f0:	b580      	push	{r7, lr}
     6f2:	b082      	sub	sp, #8
     6f4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO C clock. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
     6f6:	2101      	movs	r1, #1
     6f8:	2010      	movs	r0, #16
     6fa:	f001 f8c7 	bl	188c <RCC_APB2PeriphClockCmd>

    /* Set the LED pin state such that the LED is off.  The LED is connected
     * between power and the microcontroller pin, which makes it turn on when
     * the pin is low.
     */
    GPIO_WriteBit(GPIOC,GPIO_Pin_12,Bit_SET);
     6fe:	2201      	movs	r2, #1
     700:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     704:	4809      	ldr	r0, [pc, #36]	; (72c <init_led+0x3c>)
     706:	f001 fb8e 	bl	1e26 <GPIO_WriteBit>

    /* Configure the LED pin as push-pull output. */
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_12;
     70a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     70e:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
     710:	2310      	movs	r3, #16
     712:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     714:	2303      	movs	r3, #3
     716:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
     718:	1d3b      	adds	r3, r7, #4
     71a:	4619      	mov	r1, r3
     71c:	4803      	ldr	r0, [pc, #12]	; (72c <init_led+0x3c>)
     71e:	f001 fa4d 	bl	1bbc <GPIO_Init>
}
     722:	bf00      	nop
     724:	3708      	adds	r7, #8
     726:	46bd      	mov	sp, r7
     728:	bd80      	pop	{r7, pc}
     72a:	bf00      	nop
     72c:	40011000 	.word	0x40011000

00000730 <init_button>:

void init_button(void)
{
     730:	b580      	push	{r7, lr}
     732:	b082      	sub	sp, #8
     734:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO A clock */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
     736:	2101      	movs	r1, #1
     738:	2004      	movs	r0, #4
     73a:	f001 f8a7 	bl	188c <RCC_APB2PeriphClockCmd>

    /* Configure the button pin as a floating input. */
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0;
     73e:	2301      	movs	r3, #1
     740:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     742:	2304      	movs	r3, #4
     744:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     746:	2303      	movs	r3, #3
     748:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
     74a:	1d3b      	adds	r3, r7, #4
     74c:	4619      	mov	r1, r3
     74e:	4803      	ldr	r0, [pc, #12]	; (75c <init_button+0x2c>)
     750:	f001 fa34 	bl	1bbc <GPIO_Init>
}
     754:	bf00      	nop
     756:	3708      	adds	r7, #8
     758:	46bd      	mov	sp, r7
     75a:	bd80      	pop	{r7, pc}
     75c:	40011000 	.word	0x40011000

00000760 <enable_button_interrupts>:

void enable_button_interrupts(void)
{
     760:	b580      	push	{r7, lr}
     762:	b084      	sub	sp, #16
     764:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the AFIO clock.  GPIO_EXTILineConfig sets registers in
     * the AFIO.
     */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
     766:	2101      	movs	r1, #1
     768:	2001      	movs	r0, #1
     76a:	f001 f88f 	bl	188c <RCC_APB2PeriphClockCmd>

    /* Connect EXTI Line 0 to the button GPIO Pin */
    GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource0);
     76e:	2100      	movs	r1, #0
     770:	2000      	movs	r0, #0
     772:	f001 fc43 	bl	1ffc <GPIO_EXTILineConfig>

    /* Configure the EXTI line to generate an interrupt when the button is
     * pressed.  The button pin is high when pressed, so it needs to trigger
     * when rising from low to high. */
    EXTI_InitStructure.EXTI_Line = EXTI_Line0;
     776:	2301      	movs	r3, #1
     778:	60bb      	str	r3, [r7, #8]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
     77a:	2300      	movs	r3, #0
     77c:	733b      	strb	r3, [r7, #12]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
     77e:	2308      	movs	r3, #8
     780:	737b      	strb	r3, [r7, #13]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
     782:	2301      	movs	r3, #1
     784:	73bb      	strb	r3, [r7, #14]
    EXTI_Init(&EXTI_InitStructure);
     786:	f107 0308 	add.w	r3, r7, #8
     78a:	4618      	mov	r0, r3
     78c:	f002 f90c 	bl	29a8 <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
     790:	2306      	movs	r3, #6
     792:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
     794:	230f      	movs	r3, #15
     796:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
     798:	230f      	movs	r3, #15
     79a:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     79c:	2301      	movs	r3, #1
     79e:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     7a0:	1d3b      	adds	r3, r7, #4
     7a2:	4618      	mov	r0, r3
     7a4:	f005 f8a6 	bl	58f4 <NVIC_Init>
}
     7a8:	bf00      	nop
     7aa:	3710      	adds	r7, #16
     7ac:	46bd      	mov	sp, r7
     7ae:	bd80      	pop	{r7, pc}

000007b0 <init_rs232>:

void init_rs232(void)
{
     7b0:	b580      	push	{r7, lr}
     7b2:	b086      	sub	sp, #24
     7b4:	af00      	add	r7, sp, #0
    USART_InitTypeDef USART_InitStructure;
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable peripheral clocks. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO | RCC_APB2Periph_USART1, ENABLE);
     7b6:	2101      	movs	r1, #1
     7b8:	f244 0005 	movw	r0, #16389	; 0x4005
     7bc:	f001 f866 	bl	188c <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
     7c0:	2101      	movs	r1, #1
     7c2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
     7c6:	f001 f87f 	bl	18c8 <RCC_APB1PeriphClockCmd>
 
    /* Configure USART1 Rx pin as floating input. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
     7ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
     7ce:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     7d0:	2304      	movs	r3, #4
     7d2:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     7d4:	1d3b      	adds	r3, r7, #4
     7d6:	4619      	mov	r1, r3
     7d8:	482a      	ldr	r0, [pc, #168]	; (884 <init_rs232+0xd4>)
     7da:	f001 f9ef 	bl	1bbc <GPIO_Init>
    /* Configure USART2 Rx pin as floating input. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
     7de:	2308      	movs	r3, #8
     7e0:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     7e2:	2304      	movs	r3, #4
     7e4:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     7e6:	1d3b      	adds	r3, r7, #4
     7e8:	4619      	mov	r1, r3
     7ea:	4826      	ldr	r0, [pc, #152]	; (884 <init_rs232+0xd4>)
     7ec:	f001 f9e6 	bl	1bbc <GPIO_Init>

    /* Configure USART1 Tx as alternate function push-pull. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
     7f0:	2304      	movs	r3, #4
     7f2:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     7f4:	2303      	movs	r3, #3
     7f6:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
     7f8:	2318      	movs	r3, #24
     7fa:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     7fc:	1d3b      	adds	r3, r7, #4
     7fe:	4619      	mov	r1, r3
     800:	4820      	ldr	r0, [pc, #128]	; (884 <init_rs232+0xd4>)
     802:	f001 f9db 	bl	1bbc <GPIO_Init>
    /* Configure USART2 Tx as alternate function push-pull. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
     806:	f44f 7300 	mov.w	r3, #512	; 0x200
     80a:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     80c:	2303      	movs	r3, #3
     80e:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
     810:	2318      	movs	r3, #24
     812:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     814:	1d3b      	adds	r3, r7, #4
     816:	4619      	mov	r1, r3
     818:	481a      	ldr	r0, [pc, #104]	; (884 <init_rs232+0xd4>)
     81a:	f001 f9cf 	bl	1bbc <GPIO_Init>

    /* Configure the USART2 */
    USART_InitStructure.USART_BaudRate = 9600;
     81e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
     822:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
     824:	2300      	movs	r3, #0
     826:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
     828:	2300      	movs	r3, #0
     82a:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
     82c:	2300      	movs	r3, #0
     82e:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
     830:	2300      	movs	r3, #0
     832:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
     834:	230c      	movs	r3, #12
     836:	827b      	strh	r3, [r7, #18]
    USART_Init(USART1, &USART_InitStructure);
     838:	f107 0308 	add.w	r3, r7, #8
     83c:	4619      	mov	r1, r3
     83e:	4812      	ldr	r0, [pc, #72]	; (888 <init_rs232+0xd8>)
     840:	f001 fc86 	bl	2150 <USART_Init>
    USART_Cmd(USART1, ENABLE);
     844:	2101      	movs	r1, #1
     846:	4810      	ldr	r0, [pc, #64]	; (888 <init_rs232+0xd8>)
     848:	f001 fd98 	bl	237c <USART_Cmd>

    /* Configure the USART2 */
    USART_InitStructure.USART_BaudRate = 9600;
     84c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
     850:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
     852:	2300      	movs	r3, #0
     854:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
     856:	2300      	movs	r3, #0
     858:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
     85a:	2300      	movs	r3, #0
     85c:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
     85e:	2300      	movs	r3, #0
     860:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
     862:	230c      	movs	r3, #12
     864:	827b      	strh	r3, [r7, #18]
    USART_Init(USART2, &USART_InitStructure);
     866:	f107 0308 	add.w	r3, r7, #8
     86a:	4619      	mov	r1, r3
     86c:	4807      	ldr	r0, [pc, #28]	; (88c <init_rs232+0xdc>)
     86e:	f001 fc6f 	bl	2150 <USART_Init>
    USART_Cmd(USART2, ENABLE);
     872:	2101      	movs	r1, #1
     874:	4805      	ldr	r0, [pc, #20]	; (88c <init_rs232+0xdc>)
     876:	f001 fd81 	bl	237c <USART_Cmd>
}
     87a:	bf00      	nop
     87c:	3718      	adds	r7, #24
     87e:	46bd      	mov	sp, r7
     880:	bd80      	pop	{r7, pc}
     882:	bf00      	nop
     884:	40010800 	.word	0x40010800
     888:	40013800 	.word	0x40013800
     88c:	40004400 	.word	0x40004400

00000890 <enable_rs232_interrupts>:

void enable_rs232_interrupts(void)
{
     890:	b580      	push	{r7, lr}
     892:	b082      	sub	sp, #8
     894:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable transmit and receive interrupts for the USART1. */
    USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
     896:	2200      	movs	r2, #0
     898:	f240 7127 	movw	r1, #1831	; 0x727
     89c:	4816      	ldr	r0, [pc, #88]	; (8f8 <enable_rs232_interrupts+0x68>)
     89e:	f001 fd8c 	bl	23ba <USART_ITConfig>
    USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
     8a2:	2201      	movs	r2, #1
     8a4:	f240 5125 	movw	r1, #1317	; 0x525
     8a8:	4813      	ldr	r0, [pc, #76]	; (8f8 <enable_rs232_interrupts+0x68>)
     8aa:	f001 fd86 	bl	23ba <USART_ITConfig>

    /* Enable transmit and receive interrupts for the USART2. */
    USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
     8ae:	2200      	movs	r2, #0
     8b0:	f240 7127 	movw	r1, #1831	; 0x727
     8b4:	4811      	ldr	r0, [pc, #68]	; (8fc <enable_rs232_interrupts+0x6c>)
     8b6:	f001 fd80 	bl	23ba <USART_ITConfig>
    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
     8ba:	2201      	movs	r2, #1
     8bc:	f240 5125 	movw	r1, #1317	; 0x525
     8c0:	480e      	ldr	r0, [pc, #56]	; (8fc <enable_rs232_interrupts+0x6c>)
     8c2:	f001 fd7a 	bl	23ba <USART_ITConfig>

    /* Enable the USART1 IRQ in the NVIC module (so that the USART2 interrupt
     * handler is enabled). */
    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
     8c6:	2325      	movs	r3, #37	; 0x25
     8c8:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
     8ca:	2300      	movs	r3, #0
     8cc:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     8ce:	2301      	movs	r3, #1
     8d0:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     8d2:	1d3b      	adds	r3, r7, #4
     8d4:	4618      	mov	r0, r3
     8d6:	f005 f80d 	bl	58f4 <NVIC_Init>

    /* Enable the USART2 IRQ in the NVIC module (so that the USART2 interrupt
     * handler is enabled). */
    NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
     8da:	2326      	movs	r3, #38	; 0x26
     8dc:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
     8de:	2300      	movs	r3, #0
     8e0:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     8e2:	2301      	movs	r3, #1
     8e4:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     8e6:	1d3b      	adds	r3, r7, #4
     8e8:	4618      	mov	r0, r3
     8ea:	f005 f803 	bl	58f4 <NVIC_Init>
}
     8ee:	bf00      	nop
     8f0:	3708      	adds	r7, #8
     8f2:	46bd      	mov	sp, r7
     8f4:	bd80      	pop	{r7, pc}
     8f6:	bf00      	nop
     8f8:	40013800 	.word	0x40013800
     8fc:	40004400 	.word	0x40004400

00000900 <enable_rs232>:

void enable_rs232(void)
{
     900:	b580      	push	{r7, lr}
     902:	af00      	add	r7, sp, #0
    /* Enable the RS232 port. */
    USART_Cmd(USART1, ENABLE);
     904:	2101      	movs	r1, #1
     906:	4804      	ldr	r0, [pc, #16]	; (918 <enable_rs232+0x18>)
     908:	f001 fd38 	bl	237c <USART_Cmd>
    USART_Cmd(USART2, ENABLE);
     90c:	2101      	movs	r1, #1
     90e:	4803      	ldr	r0, [pc, #12]	; (91c <enable_rs232+0x1c>)
     910:	f001 fd34 	bl	237c <USART_Cmd>
}
     914:	bf00      	nop
     916:	bd80      	pop	{r7, pc}
     918:	40013800 	.word	0x40013800
     91c:	40004400 	.word	0x40004400

00000920 <rs232_print_str>:

void rs232_print_str(const char *str)
{
     920:	b580      	push	{r7, lr}
     922:	b084      	sub	sp, #16
     924:	af00      	add	r7, sp, #0
     926:	6078      	str	r0, [r7, #4]
    const char *curr_char = str;
     928:	687b      	ldr	r3, [r7, #4]
     92a:	60fb      	str	r3, [r7, #12]

    while(*curr_char != '\0') {
     92c:	e011      	b.n	952 <rs232_print_str+0x32>
        while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
     92e:	bf00      	nop
     930:	2180      	movs	r1, #128	; 0x80
     932:	480c      	ldr	r0, [pc, #48]	; (964 <rs232_print_str+0x44>)
     934:	f001 ff7c 	bl	2830 <USART_GetFlagStatus>
     938:	4603      	mov	r3, r0
     93a:	2b00      	cmp	r3, #0
     93c:	d0f8      	beq.n	930 <rs232_print_str+0x10>
        USART_SendData(USART2, *curr_char);
     93e:	68fb      	ldr	r3, [r7, #12]
     940:	781b      	ldrb	r3, [r3, #0]
     942:	b29b      	uxth	r3, r3
     944:	4619      	mov	r1, r3
     946:	4807      	ldr	r0, [pc, #28]	; (964 <rs232_print_str+0x44>)
     948:	f001 fe31 	bl	25ae <USART_SendData>
        curr_char++;
     94c:	68fb      	ldr	r3, [r7, #12]
     94e:	3301      	adds	r3, #1
     950:	60fb      	str	r3, [r7, #12]
    while(*curr_char != '\0') {
     952:	68fb      	ldr	r3, [r7, #12]
     954:	781b      	ldrb	r3, [r3, #0]
     956:	2b00      	cmp	r3, #0
     958:	d1e9      	bne.n	92e <rs232_print_str+0xe>
    }
}
     95a:	bf00      	nop
     95c:	3710      	adds	r7, #16
     95e:	46bd      	mov	sp, r7
     960:	bd80      	pop	{r7, pc}
     962:	bf00      	nop
     964:	40004400 	.word	0x40004400

00000968 <hex_to_char>:

/* Functions for sending numbers through the UART */
char hex_to_char(unsigned hex_number)
{
     968:	b480      	push	{r7}
     96a:	b083      	sub	sp, #12
     96c:	af00      	add	r7, sp, #0
     96e:	6078      	str	r0, [r7, #4]
    if(hex_number < 0xA) {
     970:	687b      	ldr	r3, [r7, #4]
     972:	2b09      	cmp	r3, #9
     974:	d804      	bhi.n	980 <hex_to_char+0x18>
        return hex_number + '0';
     976:	687b      	ldr	r3, [r7, #4]
     978:	b2db      	uxtb	r3, r3
     97a:	3330      	adds	r3, #48	; 0x30
     97c:	b2db      	uxtb	r3, r3
     97e:	e003      	b.n	988 <hex_to_char+0x20>
    } else {
        return hex_number - 0xA + 'A';
     980:	687b      	ldr	r3, [r7, #4]
     982:	b2db      	uxtb	r3, r3
     984:	3337      	adds	r3, #55	; 0x37
     986:	b2db      	uxtb	r3, r3
    }
}
     988:	4618      	mov	r0, r3
     98a:	370c      	adds	r7, #12
     98c:	46bd      	mov	sp, r7
     98e:	bc80      	pop	{r7}
     990:	4770      	bx	lr

00000992 <send_byte>:

void send_byte(uint8_t b)
{
     992:	b580      	push	{r7, lr}
     994:	b082      	sub	sp, #8
     996:	af00      	add	r7, sp, #0
     998:	4603      	mov	r3, r0
     99a:	71fb      	strb	r3, [r7, #7]
    /* Wait until the RS232 port can receive another byte. */
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
     99c:	bf00      	nop
     99e:	2180      	movs	r1, #128	; 0x80
     9a0:	480a      	ldr	r0, [pc, #40]	; (9cc <send_byte+0x3a>)
     9a2:	f001 ff45 	bl	2830 <USART_GetFlagStatus>
     9a6:	4603      	mov	r3, r0
     9a8:	2b00      	cmp	r3, #0
     9aa:	d0f8      	beq.n	99e <send_byte+0xc>

    /* Toggle the LED just to show that progress is being made. */
    GPIOC->ODR ^= 0x00001000;
     9ac:	4b08      	ldr	r3, [pc, #32]	; (9d0 <send_byte+0x3e>)
     9ae:	68db      	ldr	r3, [r3, #12]
     9b0:	4a07      	ldr	r2, [pc, #28]	; (9d0 <send_byte+0x3e>)
     9b2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
     9b6:	60d3      	str	r3, [r2, #12]

    /* Send the byte */
    USART_SendData(USART2, b);
     9b8:	79fb      	ldrb	r3, [r7, #7]
     9ba:	b29b      	uxth	r3, r3
     9bc:	4619      	mov	r1, r3
     9be:	4803      	ldr	r0, [pc, #12]	; (9cc <send_byte+0x3a>)
     9c0:	f001 fdf5 	bl	25ae <USART_SendData>
}
     9c4:	bf00      	nop
     9c6:	3708      	adds	r7, #8
     9c8:	46bd      	mov	sp, r7
     9ca:	bd80      	pop	{r7, pc}
     9cc:	40004400 	.word	0x40004400
     9d0:	40011000 	.word	0x40011000

000009d4 <send_number>:

void send_number(unsigned long sample, int radix)
{
     9d4:	b580      	push	{r7, lr}
     9d6:	b09e      	sub	sp, #120	; 0x78
     9d8:	af00      	add	r7, sp, #0
     9da:	6078      	str	r0, [r7, #4]
     9dc:	6039      	str	r1, [r7, #0]
    int digit;
    unsigned long  mod;
    char str[100];

    digit = 0;
     9de:	2300      	movs	r3, #0
     9e0:	677b      	str	r3, [r7, #116]	; 0x74
    do {
        mod = sample % radix;
     9e2:	683a      	ldr	r2, [r7, #0]
     9e4:	687b      	ldr	r3, [r7, #4]
     9e6:	fbb3 f1f2 	udiv	r1, r3, r2
     9ea:	fb02 f201 	mul.w	r2, r2, r1
     9ee:	1a9b      	subs	r3, r3, r2
     9f0:	673b      	str	r3, [r7, #112]	; 0x70
        str[digit] = hex_to_char(mod);
     9f2:	6f38      	ldr	r0, [r7, #112]	; 0x70
     9f4:	f7ff ffb8 	bl	968 <hex_to_char>
     9f8:	4603      	mov	r3, r0
     9fa:	4619      	mov	r1, r3
     9fc:	f107 020c 	add.w	r2, r7, #12
     a00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     a02:	4413      	add	r3, r2
     a04:	460a      	mov	r2, r1
     a06:	701a      	strb	r2, [r3, #0]
        sample /= radix;
     a08:	683b      	ldr	r3, [r7, #0]
     a0a:	687a      	ldr	r2, [r7, #4]
     a0c:	fbb2 f3f3 	udiv	r3, r2, r3
     a10:	607b      	str	r3, [r7, #4]
        digit++;
     a12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     a14:	3301      	adds	r3, #1
     a16:	677b      	str	r3, [r7, #116]	; 0x74
    } while(sample != 0);
     a18:	687b      	ldr	r3, [r7, #4]
     a1a:	2b00      	cmp	r3, #0
     a1c:	d1e1      	bne.n	9e2 <send_number+0xe>

    while(digit != 0) {
     a1e:	e014      	b.n	a4a <send_number+0x76>
        digit--;
     a20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     a22:	3b01      	subs	r3, #1
     a24:	677b      	str	r3, [r7, #116]	; 0x74
        while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
     a26:	bf00      	nop
     a28:	2180      	movs	r1, #128	; 0x80
     a2a:	480b      	ldr	r0, [pc, #44]	; (a58 <send_number+0x84>)
     a2c:	f001 ff00 	bl	2830 <USART_GetFlagStatus>
     a30:	4603      	mov	r3, r0
     a32:	2b00      	cmp	r3, #0
     a34:	d0f8      	beq.n	a28 <send_number+0x54>
        USART_SendData(USART2, str[digit]);
     a36:	f107 020c 	add.w	r2, r7, #12
     a3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     a3c:	4413      	add	r3, r2
     a3e:	781b      	ldrb	r3, [r3, #0]
     a40:	b29b      	uxth	r3, r3
     a42:	4619      	mov	r1, r3
     a44:	4804      	ldr	r0, [pc, #16]	; (a58 <send_number+0x84>)
     a46:	f001 fdb2 	bl	25ae <USART_SendData>
    while(digit != 0) {
     a4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     a4c:	2b00      	cmp	r3, #0
     a4e:	d1e7      	bne.n	a20 <send_number+0x4c>
    }
}
     a50:	bf00      	nop
     a52:	3778      	adds	r7, #120	; 0x78
     a54:	46bd      	mov	sp, r7
     a56:	bd80      	pop	{r7, pc}
     a58:	40004400 	.word	0x40004400

00000a5c <myprintf_init>:
#define LARGE  	64		/* use 'ABCDEF' instead of 'abcdef' */
#define SMALL  	64		/* use 'abcdef' instead of 'ABCDEF' */
#define PBSIZE 128 /* Print Buffer Size  */

void myprintf_init()
{
     a5c:	b580      	push	{r7, lr}
     a5e:	af00      	add	r7, sp, #0
    init_rs232();
     a60:	f7ff fea6 	bl	7b0 <init_rs232>
    enable_rs232_interrupts();
     a64:	f7ff ff14 	bl	890 <enable_rs232_interrupts>
    enable_rs232();
     a68:	f7ff ff4a 	bl	900 <enable_rs232>
}
     a6c:	bf00      	nop
     a6e:	bd80      	pop	{r7, pc}

00000a70 <usart_send_bytes>:

void usart_send_bytes(uint8_t data)
{
     a70:	b580      	push	{r7, lr}
     a72:	b082      	sub	sp, #8
     a74:	af00      	add	r7, sp, #0
     a76:	4603      	mov	r3, r0
     a78:	71fb      	strb	r3, [r7, #7]
    while(!USART_GetFlagStatus(USART2 ,USART_FLAG_TXE)) {
     a7a:	bf00      	nop
     a7c:	2180      	movs	r1, #128	; 0x80
     a7e:	4808      	ldr	r0, [pc, #32]	; (aa0 <usart_send_bytes+0x30>)
     a80:	f001 fed6 	bl	2830 <USART_GetFlagStatus>
     a84:	4603      	mov	r3, r0
     a86:	2b00      	cmp	r3, #0
     a88:	d0f8      	beq.n	a7c <usart_send_bytes+0xc>
    }
    USART_SendData( USART2, data);
     a8a:	79fb      	ldrb	r3, [r7, #7]
     a8c:	b29b      	uxth	r3, r3
     a8e:	4619      	mov	r1, r3
     a90:	4803      	ldr	r0, [pc, #12]	; (aa0 <usart_send_bytes+0x30>)
     a92:	f001 fd8c 	bl	25ae <USART_SendData>
}
     a96:	bf00      	nop
     a98:	3708      	adds	r7, #8
     a9a:	46bd      	mov	sp, r7
     a9c:	bd80      	pop	{r7, pc}
     a9e:	bf00      	nop
     aa0:	40004400 	.word	0x40004400

00000aa4 <mystrnlen>:


signed int mystrnlen (const char * s, signed int count)
{
     aa4:	b480      	push	{r7}
     aa6:	b085      	sub	sp, #20
     aa8:	af00      	add	r7, sp, #0
     aaa:	6078      	str	r0, [r7, #4]
     aac:	6039      	str	r1, [r7, #0]
    const char *sc;

    for (sc = s; count-- && *sc != '\0'; ++sc) {
     aae:	687b      	ldr	r3, [r7, #4]
     ab0:	60fb      	str	r3, [r7, #12]
     ab2:	e002      	b.n	aba <mystrnlen+0x16>
     ab4:	68fb      	ldr	r3, [r7, #12]
     ab6:	3301      	adds	r3, #1
     ab8:	60fb      	str	r3, [r7, #12]
     aba:	683b      	ldr	r3, [r7, #0]
     abc:	1e5a      	subs	r2, r3, #1
     abe:	603a      	str	r2, [r7, #0]
     ac0:	2b00      	cmp	r3, #0
     ac2:	d003      	beq.n	acc <mystrnlen+0x28>
     ac4:	68fb      	ldr	r3, [r7, #12]
     ac6:	781b      	ldrb	r3, [r3, #0]
     ac8:	2b00      	cmp	r3, #0
     aca:	d1f3      	bne.n	ab4 <mystrnlen+0x10>
        /* nothing */
    }
    return sc - s;
     acc:	68fa      	ldr	r2, [r7, #12]
     ace:	687b      	ldr	r3, [r7, #4]
     ad0:	1ad3      	subs	r3, r2, r3
}
     ad2:	4618      	mov	r0, r3
     ad4:	3714      	adds	r7, #20
     ad6:	46bd      	mov	sp, r7
     ad8:	bc80      	pop	{r7}
     ada:	4770      	bx	lr

00000adc <myskip_atoi>:

static int myskip_atoi (const char **s)
{
     adc:	b480      	push	{r7}
     ade:	b085      	sub	sp, #20
     ae0:	af00      	add	r7, sp, #0
     ae2:	6078      	str	r0, [r7, #4]
    int i = 0;
     ae4:	2300      	movs	r3, #0
     ae6:	60fb      	str	r3, [r7, #12]

    while (isdigit(**s) != 0) {
     ae8:	e00e      	b.n	b08 <myskip_atoi+0x2c>
        i = i * 10 + *((*s)++) - '0';
     aea:	68fa      	ldr	r2, [r7, #12]
     aec:	4613      	mov	r3, r2
     aee:	009b      	lsls	r3, r3, #2
     af0:	4413      	add	r3, r2
     af2:	005b      	lsls	r3, r3, #1
     af4:	4618      	mov	r0, r3
     af6:	687b      	ldr	r3, [r7, #4]
     af8:	681b      	ldr	r3, [r3, #0]
     afa:	1c59      	adds	r1, r3, #1
     afc:	687a      	ldr	r2, [r7, #4]
     afe:	6011      	str	r1, [r2, #0]
     b00:	781b      	ldrb	r3, [r3, #0]
     b02:	4403      	add	r3, r0
     b04:	3b30      	subs	r3, #48	; 0x30
     b06:	60fb      	str	r3, [r7, #12]
    while (isdigit(**s) != 0) {
     b08:	687b      	ldr	r3, [r7, #4]
     b0a:	681b      	ldr	r3, [r3, #0]
     b0c:	781b      	ldrb	r3, [r3, #0]
     b0e:	3b30      	subs	r3, #48	; 0x30
     b10:	2b09      	cmp	r3, #9
     b12:	d9ea      	bls.n	aea <myskip_atoi+0xe>
    }
    return i;
     b14:	68fb      	ldr	r3, [r7, #12]
}
     b16:	4618      	mov	r0, r3
     b18:	3714      	adds	r7, #20
     b1a:	46bd      	mov	sp, r7
     b1c:	bc80      	pop	{r7}
     b1e:	4770      	bx	lr

00000b20 <mynumber>:

static char * mynumber (char * str, long num, int base, int size, int precision ,int type)
{
     b20:	b580      	push	{r7, lr}
     b22:	b09a      	sub	sp, #104	; 0x68
     b24:	af00      	add	r7, sp, #0
     b26:	60f8      	str	r0, [r7, #12]
     b28:	60b9      	str	r1, [r7, #8]
     b2a:	607a      	str	r2, [r7, #4]
     b2c:	603b      	str	r3, [r7, #0]
    char c = 0;
     b2e:	2300      	movs	r3, #0
     b30:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    char sign = 0;
     b34:	2300      	movs	r3, #0
     b36:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    char tmp[66] = {0};
     b3a:	f107 0310 	add.w	r3, r7, #16
     b3e:	2242      	movs	r2, #66	; 0x42
     b40:	2100      	movs	r1, #0
     b42:	4618      	mov	r0, r3
     b44:	f008 f932 	bl	8dac <memset>
    int  i = 0;
     b48:	2300      	movs	r3, #0
     b4a:	663b      	str	r3, [r7, #96]	; 0x60
    const char *digits = "0123456789abcdefghijklmnopqrstuvwxyz";
     b4c:	4b85      	ldr	r3, [pc, #532]	; (d64 <mynumber+0x244>)
     b4e:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((type & LARGE) != 0) {
     b50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
     b56:	2b00      	cmp	r3, #0
     b58:	d001      	beq.n	b5e <mynumber+0x3e>
        digits = "0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ";
     b5a:	4b83      	ldr	r3, [pc, #524]	; (d68 <mynumber+0x248>)
     b5c:	65fb      	str	r3, [r7, #92]	; 0x5c
    }
    if ((type & LEFT) != 0) {
     b5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b60:	f003 0310 	and.w	r3, r3, #16
     b64:	2b00      	cmp	r3, #0
     b66:	d003      	beq.n	b70 <mynumber+0x50>
        type &= ~ZEROPAD;
     b68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b6a:	f023 0301 	bic.w	r3, r3, #1
     b6e:	677b      	str	r3, [r7, #116]	; 0x74
    }
    if ((base < 2) || (base > 36)) {
     b70:	687b      	ldr	r3, [r7, #4]
     b72:	2b01      	cmp	r3, #1
     b74:	dd02      	ble.n	b7c <mynumber+0x5c>
     b76:	687b      	ldr	r3, [r7, #4]
     b78:	2b24      	cmp	r3, #36	; 0x24
     b7a:	dd01      	ble.n	b80 <mynumber+0x60>
        return 0;
     b7c:	2300      	movs	r3, #0
     b7e:	e0ec      	b.n	d5a <mynumber+0x23a>
    }

    c = (type & ZEROPAD) ? '0' : ' ';
     b80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b82:	f003 0301 	and.w	r3, r3, #1
     b86:	2b00      	cmp	r3, #0
     b88:	d001      	beq.n	b8e <mynumber+0x6e>
     b8a:	2330      	movs	r3, #48	; 0x30
     b8c:	e000      	b.n	b90 <mynumber+0x70>
     b8e:	2320      	movs	r3, #32
     b90:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    sign = 0;
     b94:	2300      	movs	r3, #0
     b96:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

    if ((type & SIGN) != 0) {
     b9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b9c:	f003 0302 	and.w	r3, r3, #2
     ba0:	2b00      	cmp	r3, #0
     ba2:	d023      	beq.n	bec <mynumber+0xcc>
        if (num < 0) {
     ba4:	68bb      	ldr	r3, [r7, #8]
     ba6:	2b00      	cmp	r3, #0
     ba8:	da09      	bge.n	bbe <mynumber+0x9e>
            sign = '-';
     baa:	232d      	movs	r3, #45	; 0x2d
     bac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            num = -num;
     bb0:	68bb      	ldr	r3, [r7, #8]
     bb2:	425b      	negs	r3, r3
     bb4:	60bb      	str	r3, [r7, #8]
            size--;
     bb6:	683b      	ldr	r3, [r7, #0]
     bb8:	3b01      	subs	r3, #1
     bba:	603b      	str	r3, [r7, #0]
     bbc:	e016      	b.n	bec <mynumber+0xcc>
        } else if ((type & PLUS) != 0) {
     bbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     bc0:	f003 0304 	and.w	r3, r3, #4
     bc4:	2b00      	cmp	r3, #0
     bc6:	d006      	beq.n	bd6 <mynumber+0xb6>
            sign = '+';
     bc8:	232b      	movs	r3, #43	; 0x2b
     bca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            size--;
     bce:	683b      	ldr	r3, [r7, #0]
     bd0:	3b01      	subs	r3, #1
     bd2:	603b      	str	r3, [r7, #0]
     bd4:	e00a      	b.n	bec <mynumber+0xcc>
        } else if ((type & SPACE) != 0) {
     bd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     bd8:	f003 0308 	and.w	r3, r3, #8
     bdc:	2b00      	cmp	r3, #0
     bde:	d005      	beq.n	bec <mynumber+0xcc>
            sign = ' ';
     be0:	2320      	movs	r3, #32
     be2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            size--;
     be6:	683b      	ldr	r3, [r7, #0]
     be8:	3b01      	subs	r3, #1
     bea:	603b      	str	r3, [r7, #0]
        }
    }
    if ((type & SPECIAL) != 0) {
     bec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     bee:	f003 0320 	and.w	r3, r3, #32
     bf2:	2b00      	cmp	r3, #0
     bf4:	d00c      	beq.n	c10 <mynumber+0xf0>
        if (16 == base) {
     bf6:	687b      	ldr	r3, [r7, #4]
     bf8:	2b10      	cmp	r3, #16
     bfa:	d103      	bne.n	c04 <mynumber+0xe4>
            size -= 2;
     bfc:	683b      	ldr	r3, [r7, #0]
     bfe:	3b02      	subs	r3, #2
     c00:	603b      	str	r3, [r7, #0]
     c02:	e005      	b.n	c10 <mynumber+0xf0>
        } else if (8 == base) {
     c04:	687b      	ldr	r3, [r7, #4]
     c06:	2b08      	cmp	r3, #8
     c08:	d102      	bne.n	c10 <mynumber+0xf0>
            size--;
     c0a:	683b      	ldr	r3, [r7, #0]
     c0c:	3b01      	subs	r3, #1
     c0e:	603b      	str	r3, [r7, #0]
        }
    }
    i = 0;
     c10:	2300      	movs	r3, #0
     c12:	663b      	str	r3, [r7, #96]	; 0x60
    if (0 == num) {
     c14:	68bb      	ldr	r3, [r7, #8]
     c16:	2b00      	cmp	r3, #0
     c18:	d123      	bne.n	c62 <mynumber+0x142>
        tmp[i++] = '0';
     c1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     c1c:	1c5a      	adds	r2, r3, #1
     c1e:	663a      	str	r2, [r7, #96]	; 0x60
     c20:	f107 0268 	add.w	r2, r7, #104	; 0x68
     c24:	4413      	add	r3, r2
     c26:	2230      	movs	r2, #48	; 0x30
     c28:	f803 2c58 	strb.w	r2, [r3, #-88]
     c2c:	e01c      	b.n	c68 <mynumber+0x148>
    } else {
        while (num != 0) {
            tmp[i++] = digits[mydo_div(num,base)];
     c2e:	68bb      	ldr	r3, [r7, #8]
     c30:	687a      	ldr	r2, [r7, #4]
     c32:	fbb3 f1f2 	udiv	r1, r3, r2
     c36:	fb02 f201 	mul.w	r2, r2, r1
     c3a:	1a9b      	subs	r3, r3, r2
     c3c:	657b      	str	r3, [r7, #84]	; 0x54
     c3e:	68ba      	ldr	r2, [r7, #8]
     c40:	687b      	ldr	r3, [r7, #4]
     c42:	fbb2 f3f3 	udiv	r3, r2, r3
     c46:	60bb      	str	r3, [r7, #8]
     c48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     c4a:	461a      	mov	r2, r3
     c4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     c4e:	441a      	add	r2, r3
     c50:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     c52:	1c59      	adds	r1, r3, #1
     c54:	6639      	str	r1, [r7, #96]	; 0x60
     c56:	7812      	ldrb	r2, [r2, #0]
     c58:	f107 0168 	add.w	r1, r7, #104	; 0x68
     c5c:	440b      	add	r3, r1
     c5e:	f803 2c58 	strb.w	r2, [r3, #-88]
        while (num != 0) {
     c62:	68bb      	ldr	r3, [r7, #8]
     c64:	2b00      	cmp	r3, #0
     c66:	d1e2      	bne.n	c2e <mynumber+0x10e>
        }
    }
    if (i > precision) {
     c68:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     c6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     c6c:	429a      	cmp	r2, r3
     c6e:	dd01      	ble.n	c74 <mynumber+0x154>
        precision = i;
     c70:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     c72:	673b      	str	r3, [r7, #112]	; 0x70
    }
    size -= precision;
     c74:	683a      	ldr	r2, [r7, #0]
     c76:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     c78:	1ad3      	subs	r3, r2, r3
     c7a:	603b      	str	r3, [r7, #0]
    if (0 == (type & (ZEROPAD + LEFT))) {
     c7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     c7e:	f003 0311 	and.w	r3, r3, #17
     c82:	2b00      	cmp	r3, #0
     c84:	d10a      	bne.n	c9c <mynumber+0x17c>
        while (size-- > 0) {
     c86:	e004      	b.n	c92 <mynumber+0x172>
            *str++ = ' ';
     c88:	68fb      	ldr	r3, [r7, #12]
     c8a:	1c5a      	adds	r2, r3, #1
     c8c:	60fa      	str	r2, [r7, #12]
     c8e:	2220      	movs	r2, #32
     c90:	701a      	strb	r2, [r3, #0]
        while (size-- > 0) {
     c92:	683b      	ldr	r3, [r7, #0]
     c94:	1e5a      	subs	r2, r3, #1
     c96:	603a      	str	r2, [r7, #0]
     c98:	2b00      	cmp	r3, #0
     c9a:	dcf5      	bgt.n	c88 <mynumber+0x168>
        }
    }
    if (sign != 0) {
     c9c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
     ca0:	2b00      	cmp	r3, #0
     ca2:	d005      	beq.n	cb0 <mynumber+0x190>
        *str++ = sign;
     ca4:	68fb      	ldr	r3, [r7, #12]
     ca6:	1c5a      	adds	r2, r3, #1
     ca8:	60fa      	str	r2, [r7, #12]
     caa:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
     cae:	701a      	strb	r2, [r3, #0]
    }
    if ((type & SPECIAL) != 0) {
     cb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     cb2:	f003 0320 	and.w	r3, r3, #32
     cb6:	2b00      	cmp	r3, #0
     cb8:	d017      	beq.n	cea <mynumber+0x1ca>
        if (8 == base) {
     cba:	687b      	ldr	r3, [r7, #4]
     cbc:	2b08      	cmp	r3, #8
     cbe:	d105      	bne.n	ccc <mynumber+0x1ac>
            *str++ = '0';
     cc0:	68fb      	ldr	r3, [r7, #12]
     cc2:	1c5a      	adds	r2, r3, #1
     cc4:	60fa      	str	r2, [r7, #12]
     cc6:	2230      	movs	r2, #48	; 0x30
     cc8:	701a      	strb	r2, [r3, #0]
     cca:	e00e      	b.n	cea <mynumber+0x1ca>
        } else if (16 == base) {
     ccc:	687b      	ldr	r3, [r7, #4]
     cce:	2b10      	cmp	r3, #16
     cd0:	d10b      	bne.n	cea <mynumber+0x1ca>
            *str++ = '0';
     cd2:	68fb      	ldr	r3, [r7, #12]
     cd4:	1c5a      	adds	r2, r3, #1
     cd6:	60fa      	str	r2, [r7, #12]
     cd8:	2230      	movs	r2, #48	; 0x30
     cda:	701a      	strb	r2, [r3, #0]
            *str++ = digits[33];
     cdc:	68fb      	ldr	r3, [r7, #12]
     cde:	1c5a      	adds	r2, r3, #1
     ce0:	60fa      	str	r2, [r7, #12]
     ce2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
     ce4:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
     ce8:	701a      	strb	r2, [r3, #0]
        }
    }
    if (0 == (type & LEFT)) {
     cea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     cec:	f003 0310 	and.w	r3, r3, #16
     cf0:	2b00      	cmp	r3, #0
     cf2:	d111      	bne.n	d18 <mynumber+0x1f8>
        while (size-- > 0) {
     cf4:	e005      	b.n	d02 <mynumber+0x1e2>
            *str++ = c;
     cf6:	68fb      	ldr	r3, [r7, #12]
     cf8:	1c5a      	adds	r2, r3, #1
     cfa:	60fa      	str	r2, [r7, #12]
     cfc:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
     d00:	701a      	strb	r2, [r3, #0]
        while (size-- > 0) {
     d02:	683b      	ldr	r3, [r7, #0]
     d04:	1e5a      	subs	r2, r3, #1
     d06:	603a      	str	r2, [r7, #0]
     d08:	2b00      	cmp	r3, #0
     d0a:	dcf4      	bgt.n	cf6 <mynumber+0x1d6>
        }
    }
    while (i < precision--) {
     d0c:	e004      	b.n	d18 <mynumber+0x1f8>
        *str++ = '0';
     d0e:	68fb      	ldr	r3, [r7, #12]
     d10:	1c5a      	adds	r2, r3, #1
     d12:	60fa      	str	r2, [r7, #12]
     d14:	2230      	movs	r2, #48	; 0x30
     d16:	701a      	strb	r2, [r3, #0]
    while (i < precision--) {
     d18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     d1a:	1e5a      	subs	r2, r3, #1
     d1c:	673a      	str	r2, [r7, #112]	; 0x70
     d1e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     d20:	429a      	cmp	r2, r3
     d22:	dbf4      	blt.n	d0e <mynumber+0x1ee>
    }
    while (i-- > 0) {
     d24:	e008      	b.n	d38 <mynumber+0x218>
        *str++ = tmp[i];
     d26:	68fb      	ldr	r3, [r7, #12]
     d28:	1c5a      	adds	r2, r3, #1
     d2a:	60fa      	str	r2, [r7, #12]
     d2c:	f107 0110 	add.w	r1, r7, #16
     d30:	6e3a      	ldr	r2, [r7, #96]	; 0x60
     d32:	440a      	add	r2, r1
     d34:	7812      	ldrb	r2, [r2, #0]
     d36:	701a      	strb	r2, [r3, #0]
    while (i-- > 0) {
     d38:	6e3b      	ldr	r3, [r7, #96]	; 0x60
     d3a:	1e5a      	subs	r2, r3, #1
     d3c:	663a      	str	r2, [r7, #96]	; 0x60
     d3e:	2b00      	cmp	r3, #0
     d40:	dcf1      	bgt.n	d26 <mynumber+0x206>
    }
    while (size-- > 0) {
     d42:	e004      	b.n	d4e <mynumber+0x22e>
        *str++ = ' ';
     d44:	68fb      	ldr	r3, [r7, #12]
     d46:	1c5a      	adds	r2, r3, #1
     d48:	60fa      	str	r2, [r7, #12]
     d4a:	2220      	movs	r2, #32
     d4c:	701a      	strb	r2, [r3, #0]
    while (size-- > 0) {
     d4e:	683b      	ldr	r3, [r7, #0]
     d50:	1e5a      	subs	r2, r3, #1
     d52:	603a      	str	r2, [r7, #0]
     d54:	2b00      	cmp	r3, #0
     d56:	dcf5      	bgt.n	d44 <mynumber+0x224>
    }

    return str;
     d58:	68fb      	ldr	r3, [r7, #12]
}
     d5a:	4618      	mov	r0, r3
     d5c:	3768      	adds	r7, #104	; 0x68
     d5e:	46bd      	mov	sp, r7
     d60:	bd80      	pop	{r7, pc}
     d62:	bf00      	nop
     d64:	00008e94 	.word	0x00008e94
     d68:	00008ebc 	.word	0x00008ebc

00000d6c <myvsprintf>:
 *
 * If you're not already dealing with a va_list consider using sprintf().
 */

int myvsprintf (char *buf, const char *fmt, va_list args)
{
     d6c:	b580      	push	{r7, lr}
     d6e:	b092      	sub	sp, #72	; 0x48
     d70:	af02      	add	r7, sp, #8
     d72:	60f8      	str	r0, [r7, #12]
     d74:	60b9      	str	r1, [r7, #8]
     d76:	607a      	str	r2, [r7, #4]
    int qualifier;		//'h', 'l', or 'q' for integer fields
    char * str;
    const char *s;
    unsigned long num;

    for (str = buf; *fmt; ++fmt) {
     d78:	68fb      	ldr	r3, [r7, #12]
     d7a:	627b      	str	r3, [r7, #36]	; 0x24
     d7c:	e264      	b.n	1248 <myvsprintf+0x4dc>
        if (*fmt != '%') {
     d7e:	68bb      	ldr	r3, [r7, #8]
     d80:	781b      	ldrb	r3, [r3, #0]
     d82:	2b25      	cmp	r3, #37	; 0x25
     d84:	d006      	beq.n	d94 <myvsprintf+0x28>
            *str++ = *fmt;
     d86:	68ba      	ldr	r2, [r7, #8]
     d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     d8a:	1c59      	adds	r1, r3, #1
     d8c:	6279      	str	r1, [r7, #36]	; 0x24
     d8e:	7812      	ldrb	r2, [r2, #0]
     d90:	701a      	strb	r2, [r3, #0]
            continue;
     d92:	e256      	b.n	1242 <myvsprintf+0x4d6>
        }

        flags = 0;     //process flags
     d94:	2300      	movs	r3, #0
     d96:	63bb      	str	r3, [r7, #56]	; 0x38

repeat:
        ++fmt;		   //this also skips first '%'
     d98:	68bb      	ldr	r3, [r7, #8]
     d9a:	3301      	adds	r3, #1
     d9c:	60bb      	str	r3, [r7, #8]
        switch (*fmt) {
     d9e:	68bb      	ldr	r3, [r7, #8]
     da0:	781b      	ldrb	r3, [r3, #0]
     da2:	3b20      	subs	r3, #32
     da4:	2b10      	cmp	r3, #16
     da6:	d83e      	bhi.n	e26 <myvsprintf+0xba>
     da8:	a201      	add	r2, pc, #4	; (adr r2, db0 <myvsprintf+0x44>)
     daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     dae:	bf00      	nop
     db0:	00000e09 	.word	0x00000e09
     db4:	00000e27 	.word	0x00000e27
     db8:	00000e27 	.word	0x00000e27
     dbc:	00000e13 	.word	0x00000e13
     dc0:	00000e27 	.word	0x00000e27
     dc4:	00000e27 	.word	0x00000e27
     dc8:	00000e27 	.word	0x00000e27
     dcc:	00000e27 	.word	0x00000e27
     dd0:	00000e27 	.word	0x00000e27
     dd4:	00000e27 	.word	0x00000e27
     dd8:	00000e27 	.word	0x00000e27
     ddc:	00000dff 	.word	0x00000dff
     de0:	00000e27 	.word	0x00000e27
     de4:	00000df5 	.word	0x00000df5
     de8:	00000e27 	.word	0x00000e27
     dec:	00000e27 	.word	0x00000e27
     df0:	00000e1d 	.word	0x00000e1d
        case '-':
            flags |= LEFT;
     df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     df6:	f043 0310 	orr.w	r3, r3, #16
     dfa:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     dfc:	e7cc      	b.n	d98 <myvsprintf+0x2c>
        case '+':
            flags |= PLUS;
     dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e00:	f043 0304 	orr.w	r3, r3, #4
     e04:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     e06:	e7c7      	b.n	d98 <myvsprintf+0x2c>
        case ' ':
            flags |= SPACE;
     e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e0a:	f043 0308 	orr.w	r3, r3, #8
     e0e:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     e10:	e7c2      	b.n	d98 <myvsprintf+0x2c>
        case '#':
            flags |= SPECIAL;
     e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e14:	f043 0320 	orr.w	r3, r3, #32
     e18:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     e1a:	e7bd      	b.n	d98 <myvsprintf+0x2c>
        case '0':
            flags |= ZEROPAD;
     e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e1e:	f043 0301 	orr.w	r3, r3, #1
     e22:	63bb      	str	r3, [r7, #56]	; 0x38
            goto repeat;
     e24:	e7b8      	b.n	d98 <myvsprintf+0x2c>
        }

        field_width = -1;  //get field width
     e26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     e2a:	633b      	str	r3, [r7, #48]	; 0x30
        if (isdigit(*fmt) != 0) {
     e2c:	68bb      	ldr	r3, [r7, #8]
     e2e:	781b      	ldrb	r3, [r3, #0]
     e30:	3b30      	subs	r3, #48	; 0x30
     e32:	2b09      	cmp	r3, #9
     e34:	d806      	bhi.n	e44 <myvsprintf+0xd8>

            field_width = myskip_atoi(&fmt);
     e36:	f107 0308 	add.w	r3, r7, #8
     e3a:	4618      	mov	r0, r3
     e3c:	f7ff fe4e 	bl	adc <myskip_atoi>
     e40:	6338      	str	r0, [r7, #48]	; 0x30
     e42:	e015      	b.n	e70 <myvsprintf+0x104>
        } else if ('*' == *fmt) {
     e44:	68bb      	ldr	r3, [r7, #8]
     e46:	781b      	ldrb	r3, [r3, #0]
     e48:	2b2a      	cmp	r3, #42	; 0x2a
     e4a:	d111      	bne.n	e70 <myvsprintf+0x104>
            ++fmt;
     e4c:	68bb      	ldr	r3, [r7, #8]
     e4e:	3301      	adds	r3, #1
     e50:	60bb      	str	r3, [r7, #8]
            field_width = va_arg(args, int); //it's the next argument
     e52:	687b      	ldr	r3, [r7, #4]
     e54:	1d1a      	adds	r2, r3, #4
     e56:	607a      	str	r2, [r7, #4]
     e58:	681b      	ldr	r3, [r3, #0]
     e5a:	633b      	str	r3, [r7, #48]	; 0x30
            if (field_width < 0) {
     e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     e5e:	2b00      	cmp	r3, #0
     e60:	da06      	bge.n	e70 <myvsprintf+0x104>
                field_width = -field_width;
     e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     e64:	425b      	negs	r3, r3
     e66:	633b      	str	r3, [r7, #48]	; 0x30
                flags |= LEFT;
     e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e6a:	f043 0310 	orr.w	r3, r3, #16
     e6e:	63bb      	str	r3, [r7, #56]	; 0x38
            }
        }

        precision = -1;      //get the precision
     e70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     e74:	62fb      	str	r3, [r7, #44]	; 0x2c
        if ('.' == *fmt) {
     e76:	68bb      	ldr	r3, [r7, #8]
     e78:	781b      	ldrb	r3, [r3, #0]
     e7a:	2b2e      	cmp	r3, #46	; 0x2e
     e7c:	d11f      	bne.n	ebe <myvsprintf+0x152>
            ++fmt;
     e7e:	68bb      	ldr	r3, [r7, #8]
     e80:	3301      	adds	r3, #1
     e82:	60bb      	str	r3, [r7, #8]
            if (isdigit(*fmt)) {
     e84:	68bb      	ldr	r3, [r7, #8]
     e86:	781b      	ldrb	r3, [r3, #0]
     e88:	3b30      	subs	r3, #48	; 0x30
     e8a:	2b09      	cmp	r3, #9
     e8c:	d806      	bhi.n	e9c <myvsprintf+0x130>
                precision = myskip_atoi(&fmt);
     e8e:	f107 0308 	add.w	r3, r7, #8
     e92:	4618      	mov	r0, r3
     e94:	f7ff fe22 	bl	adc <myskip_atoi>
     e98:	62f8      	str	r0, [r7, #44]	; 0x2c
     e9a:	e00b      	b.n	eb4 <myvsprintf+0x148>
            } else if ('*' == *fmt) {
     e9c:	68bb      	ldr	r3, [r7, #8]
     e9e:	781b      	ldrb	r3, [r3, #0]
     ea0:	2b2a      	cmp	r3, #42	; 0x2a
     ea2:	d107      	bne.n	eb4 <myvsprintf+0x148>
                ++fmt;
     ea4:	68bb      	ldr	r3, [r7, #8]
     ea6:	3301      	adds	r3, #1
     ea8:	60bb      	str	r3, [r7, #8]
                precision = va_arg(args, int); //it's the next argument
     eaa:	687b      	ldr	r3, [r7, #4]
     eac:	1d1a      	adds	r2, r3, #4
     eae:	607a      	str	r2, [r7, #4]
     eb0:	681b      	ldr	r3, [r3, #0]
     eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
            if (precision < 0) {
     eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     eb6:	2b00      	cmp	r3, #0
     eb8:	da01      	bge.n	ebe <myvsprintf+0x152>
                precision = 0;
     eba:	2300      	movs	r3, #0
     ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
        }

        qualifier = -1;         //get the conversion qualifier
     ebe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     ec2:	62bb      	str	r3, [r7, #40]	; 0x28
        if (('h' == *fmt) || ('l' == *fmt) || ('q' == *fmt)) {
     ec4:	68bb      	ldr	r3, [r7, #8]
     ec6:	781b      	ldrb	r3, [r3, #0]
     ec8:	2b68      	cmp	r3, #104	; 0x68
     eca:	d007      	beq.n	edc <myvsprintf+0x170>
     ecc:	68bb      	ldr	r3, [r7, #8]
     ece:	781b      	ldrb	r3, [r3, #0]
     ed0:	2b6c      	cmp	r3, #108	; 0x6c
     ed2:	d003      	beq.n	edc <myvsprintf+0x170>
     ed4:	68bb      	ldr	r3, [r7, #8]
     ed6:	781b      	ldrb	r3, [r3, #0]
     ed8:	2b71      	cmp	r3, #113	; 0x71
     eda:	d105      	bne.n	ee8 <myvsprintf+0x17c>
            qualifier = *fmt;
     edc:	68bb      	ldr	r3, [r7, #8]
     ede:	781b      	ldrb	r3, [r3, #0]
     ee0:	62bb      	str	r3, [r7, #40]	; 0x28
            ++fmt;
     ee2:	68bb      	ldr	r3, [r7, #8]
     ee4:	3301      	adds	r3, #1
     ee6:	60bb      	str	r3, [r7, #8]
        }

        base = 10;          //default base
     ee8:	230a      	movs	r3, #10
     eea:	637b      	str	r3, [r7, #52]	; 0x34
        switch (*fmt) {
     eec:	68bb      	ldr	r3, [r7, #8]
     eee:	781b      	ldrb	r3, [r3, #0]
     ef0:	3b25      	subs	r3, #37	; 0x25
     ef2:	2b53      	cmp	r3, #83	; 0x53
     ef4:	f200 815a 	bhi.w	11ac <myvsprintf+0x440>
     ef8:	a201      	add	r2, pc, #4	; (adr r2, f00 <myvsprintf+0x194>)
     efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     efe:	bf00      	nop
     f00:	00001183 	.word	0x00001183
     f04:	000011ad 	.word	0x000011ad
     f08:	000011ad 	.word	0x000011ad
     f0c:	000011ad 	.word	0x000011ad
     f10:	000011ad 	.word	0x000011ad
     f14:	000011ad 	.word	0x000011ad
     f18:	000011ad 	.word	0x000011ad
     f1c:	000011ad 	.word	0x000011ad
     f20:	000011ad 	.word	0x000011ad
     f24:	000011ad 	.word	0x000011ad
     f28:	000011ad 	.word	0x000011ad
     f2c:	000011ad 	.word	0x000011ad
     f30:	000011ad 	.word	0x000011ad
     f34:	000011ad 	.word	0x000011ad
     f38:	000011ad 	.word	0x000011ad
     f3c:	000011ad 	.word	0x000011ad
     f40:	000011ad 	.word	0x000011ad
     f44:	000011ad 	.word	0x000011ad
     f48:	000011ad 	.word	0x000011ad
     f4c:	000011ad 	.word	0x000011ad
     f50:	000011ad 	.word	0x000011ad
     f54:	000011ad 	.word	0x000011ad
     f58:	000011ad 	.word	0x000011ad
     f5c:	000011ad 	.word	0x000011ad
     f60:	000011ad 	.word	0x000011ad
     f64:	000011ad 	.word	0x000011ad
     f68:	000011ad 	.word	0x000011ad
     f6c:	000011ad 	.word	0x000011ad
     f70:	000011ad 	.word	0x000011ad
     f74:	000011ad 	.word	0x000011ad
     f78:	000011ad 	.word	0x000011ad
     f7c:	000011ad 	.word	0x000011ad
     f80:	000011ad 	.word	0x000011ad
     f84:	000011ad 	.word	0x000011ad
     f88:	000011ad 	.word	0x000011ad
     f8c:	000011ad 	.word	0x000011ad
     f90:	000011ad 	.word	0x000011ad
     f94:	000011ad 	.word	0x000011ad
     f98:	000011ad 	.word	0x000011ad
     f9c:	000011ad 	.word	0x000011ad
     fa0:	000011ad 	.word	0x000011ad
     fa4:	000011ad 	.word	0x000011ad
     fa8:	000011ad 	.word	0x000011ad
     fac:	000011ad 	.word	0x000011ad
     fb0:	000011ad 	.word	0x000011ad
     fb4:	000011ad 	.word	0x000011ad
     fb8:	000011ad 	.word	0x000011ad
     fbc:	000011ad 	.word	0x000011ad
     fc0:	000011ad 	.word	0x000011ad
     fc4:	000011ad 	.word	0x000011ad
     fc8:	000011ad 	.word	0x000011ad
     fcc:	00001195 	.word	0x00001195
     fd0:	000011ad 	.word	0x000011ad
     fd4:	000011ad 	.word	0x000011ad
     fd8:	000011ad 	.word	0x000011ad
     fdc:	000011ad 	.word	0x000011ad
     fe0:	000011ad 	.word	0x000011ad
     fe4:	000011ad 	.word	0x000011ad
     fe8:	000011ad 	.word	0x000011ad
     fec:	000011ad 	.word	0x000011ad
     ff0:	000011ad 	.word	0x000011ad
     ff4:	000011ad 	.word	0x000011ad
     ff8:	00001051 	.word	0x00001051
     ffc:	000011a3 	.word	0x000011a3
    1000:	000011ad 	.word	0x000011ad
    1004:	000011ad 	.word	0x000011ad
    1008:	000011ad 	.word	0x000011ad
    100c:	000011ad 	.word	0x000011ad
    1010:	000011a3 	.word	0x000011a3
    1014:	000011ad 	.word	0x000011ad
    1018:	000011ad 	.word	0x000011ad
    101c:	000011ad 	.word	0x000011ad
    1020:	000011ad 	.word	0x000011ad
    1024:	00001151 	.word	0x00001151
    1028:	0000118f 	.word	0x0000118f
    102c:	0000111d 	.word	0x0000111d
    1030:	000011ad 	.word	0x000011ad
    1034:	000011ad 	.word	0x000011ad
    1038:	0000109f 	.word	0x0000109f
    103c:	000011ad 	.word	0x000011ad
    1040:	000011d5 	.word	0x000011d5
    1044:	000011ad 	.word	0x000011ad
    1048:	000011ad 	.word	0x000011ad
    104c:	0000119d 	.word	0x0000119d
        case 'c': {
            if (0 == (flags & LEFT)) {
    1050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1052:	f003 0310 	and.w	r3, r3, #16
    1056:	2b00      	cmp	r3, #0
    1058:	d10b      	bne.n	1072 <myvsprintf+0x306>
                while (--field_width > 0) {
    105a:	e004      	b.n	1066 <myvsprintf+0x2fa>
                    *str++ = ' ';
    105c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    105e:	1c5a      	adds	r2, r3, #1
    1060:	627a      	str	r2, [r7, #36]	; 0x24
    1062:	2220      	movs	r2, #32
    1064:	701a      	strb	r2, [r3, #0]
                while (--field_width > 0) {
    1066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1068:	3b01      	subs	r3, #1
    106a:	633b      	str	r3, [r7, #48]	; 0x30
    106c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    106e:	2b00      	cmp	r3, #0
    1070:	dcf4      	bgt.n	105c <myvsprintf+0x2f0>
                }
            }
            *str++ = (unsigned char) va_arg(args, int);
    1072:	687b      	ldr	r3, [r7, #4]
    1074:	1d1a      	adds	r2, r3, #4
    1076:	607a      	str	r2, [r7, #4]
    1078:	6819      	ldr	r1, [r3, #0]
    107a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    107c:	1c5a      	adds	r2, r3, #1
    107e:	627a      	str	r2, [r7, #36]	; 0x24
    1080:	b2ca      	uxtb	r2, r1
    1082:	701a      	strb	r2, [r3, #0]
            while (--field_width > 0) {
    1084:	e004      	b.n	1090 <myvsprintf+0x324>
                *str++ = ' ';
    1086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1088:	1c5a      	adds	r2, r3, #1
    108a:	627a      	str	r2, [r7, #36]	; 0x24
    108c:	2220      	movs	r2, #32
    108e:	701a      	strb	r2, [r3, #0]
            while (--field_width > 0) {
    1090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1092:	3b01      	subs	r3, #1
    1094:	633b      	str	r3, [r7, #48]	; 0x30
    1096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1098:	2b00      	cmp	r3, #0
    109a:	dcf4      	bgt.n	1086 <myvsprintf+0x31a>
            }
            continue;
    109c:	e0d1      	b.n	1242 <myvsprintf+0x4d6>
        }
        case 's': {
            s = va_arg(args, char *);
    109e:	687b      	ldr	r3, [r7, #4]
    10a0:	1d1a      	adds	r2, r3, #4
    10a2:	607a      	str	r2, [r7, #4]
    10a4:	681b      	ldr	r3, [r3, #0]
    10a6:	623b      	str	r3, [r7, #32]
            if (!s) {
    10a8:	6a3b      	ldr	r3, [r7, #32]
    10aa:	2b00      	cmp	r3, #0
    10ac:	d101      	bne.n	10b2 <myvsprintf+0x346>
                s = "<NULL>";
    10ae:	4b6e      	ldr	r3, [pc, #440]	; (1268 <myvsprintf+0x4fc>)
    10b0:	623b      	str	r3, [r7, #32]
            }
            len = mystrnlen(s, precision);
    10b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    10b4:	6a38      	ldr	r0, [r7, #32]
    10b6:	f7ff fcf5 	bl	aa4 <mystrnlen>
    10ba:	61b8      	str	r0, [r7, #24]
            if (0 == (flags & LEFT)) {
    10bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    10be:	f003 0310 	and.w	r3, r3, #16
    10c2:	2b00      	cmp	r3, #0
    10c4:	d10b      	bne.n	10de <myvsprintf+0x372>
                while (len < field_width--) {
    10c6:	e004      	b.n	10d2 <myvsprintf+0x366>
                    *str++ = ' ';
    10c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    10ca:	1c5a      	adds	r2, r3, #1
    10cc:	627a      	str	r2, [r7, #36]	; 0x24
    10ce:	2220      	movs	r2, #32
    10d0:	701a      	strb	r2, [r3, #0]
                while (len < field_width--) {
    10d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    10d4:	1e5a      	subs	r2, r3, #1
    10d6:	633a      	str	r2, [r7, #48]	; 0x30
    10d8:	69ba      	ldr	r2, [r7, #24]
    10da:	429a      	cmp	r2, r3
    10dc:	dbf4      	blt.n	10c8 <myvsprintf+0x35c>
                }
            }
            for (i = 0; i < len; ++i) {
    10de:	2300      	movs	r3, #0
    10e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    10e2:	e00a      	b.n	10fa <myvsprintf+0x38e>
                *str++ = *s++;
    10e4:	6a3a      	ldr	r2, [r7, #32]
    10e6:	1c53      	adds	r3, r2, #1
    10e8:	623b      	str	r3, [r7, #32]
    10ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    10ec:	1c59      	adds	r1, r3, #1
    10ee:	6279      	str	r1, [r7, #36]	; 0x24
    10f0:	7812      	ldrb	r2, [r2, #0]
    10f2:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < len; ++i) {
    10f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    10f6:	3301      	adds	r3, #1
    10f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    10fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    10fc:	69bb      	ldr	r3, [r7, #24]
    10fe:	429a      	cmp	r2, r3
    1100:	dbf0      	blt.n	10e4 <myvsprintf+0x378>
            }
            while (len < field_width--) {
    1102:	e004      	b.n	110e <myvsprintf+0x3a2>
                *str++ = ' ';
    1104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1106:	1c5a      	adds	r2, r3, #1
    1108:	627a      	str	r2, [r7, #36]	; 0x24
    110a:	2220      	movs	r2, #32
    110c:	701a      	strb	r2, [r3, #0]
            while (len < field_width--) {
    110e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1110:	1e5a      	subs	r2, r3, #1
    1112:	633a      	str	r2, [r7, #48]	; 0x30
    1114:	69ba      	ldr	r2, [r7, #24]
    1116:	429a      	cmp	r2, r3
    1118:	dbf4      	blt.n	1104 <myvsprintf+0x398>
            }
            continue;
    111a:	e092      	b.n	1242 <myvsprintf+0x4d6>
        }
        case 'p': {
            if (-1 == field_width) {
    111c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    111e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    1122:	d105      	bne.n	1130 <myvsprintf+0x3c4>
                field_width = 2 * sizeof(void *);
    1124:	2308      	movs	r3, #8
    1126:	633b      	str	r3, [r7, #48]	; 0x30
                flags |= ZEROPAD;
    1128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    112a:	f043 0301 	orr.w	r3, r3, #1
    112e:	63bb      	str	r3, [r7, #56]	; 0x38
            }
            str = mynumber(str, (unsigned long)va_arg(args, void *), 16, field_width, precision, flags);
    1130:	687b      	ldr	r3, [r7, #4]
    1132:	1d1a      	adds	r2, r3, #4
    1134:	607a      	str	r2, [r7, #4]
    1136:	681b      	ldr	r3, [r3, #0]
    1138:	4619      	mov	r1, r3
    113a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    113c:	9301      	str	r3, [sp, #4]
    113e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1140:	9300      	str	r3, [sp, #0]
    1142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1144:	2210      	movs	r2, #16
    1146:	6a78      	ldr	r0, [r7, #36]	; 0x24
    1148:	f7ff fcea 	bl	b20 <mynumber>
    114c:	6278      	str	r0, [r7, #36]	; 0x24
            continue;
    114e:	e078      	b.n	1242 <myvsprintf+0x4d6>
        }
        case 'n': {
            if ('l' == qualifier) {
    1150:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1152:	2b6c      	cmp	r3, #108	; 0x6c
    1154:	d10a      	bne.n	116c <myvsprintf+0x400>
                long * ip = va_arg(args, long *);
    1156:	687b      	ldr	r3, [r7, #4]
    1158:	1d1a      	adds	r2, r3, #4
    115a:	607a      	str	r2, [r7, #4]
    115c:	681b      	ldr	r3, [r3, #0]
    115e:	613b      	str	r3, [r7, #16]
                *ip = (str - buf);
    1160:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1162:	68fb      	ldr	r3, [r7, #12]
    1164:	1ad2      	subs	r2, r2, r3
    1166:	693b      	ldr	r3, [r7, #16]
    1168:	601a      	str	r2, [r3, #0]
            } else {
                int * ip = va_arg(args, int *);
                *ip = (str - buf);
            }
            continue;
    116a:	e06a      	b.n	1242 <myvsprintf+0x4d6>
                int * ip = va_arg(args, int *);
    116c:	687b      	ldr	r3, [r7, #4]
    116e:	1d1a      	adds	r2, r3, #4
    1170:	607a      	str	r2, [r7, #4]
    1172:	681b      	ldr	r3, [r3, #0]
    1174:	617b      	str	r3, [r7, #20]
                *ip = (str - buf);
    1176:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1178:	68fb      	ldr	r3, [r7, #12]
    117a:	1ad2      	subs	r2, r2, r3
    117c:	697b      	ldr	r3, [r7, #20]
    117e:	601a      	str	r2, [r3, #0]
            continue;
    1180:	e05f      	b.n	1242 <myvsprintf+0x4d6>
        }
        case '%': {
            *str++ = '%';
    1182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1184:	1c5a      	adds	r2, r3, #1
    1186:	627a      	str	r2, [r7, #36]	; 0x24
    1188:	2225      	movs	r2, #37	; 0x25
    118a:	701a      	strb	r2, [r3, #0]
            continue;
    118c:	e059      	b.n	1242 <myvsprintf+0x4d6>
        }

        case 'o': { //integer number formats - set up the flags and "break"
            base = 8;
    118e:	2308      	movs	r3, #8
    1190:	637b      	str	r3, [r7, #52]	; 0x34
            break;
    1192:	e020      	b.n	11d6 <myvsprintf+0x46a>
        }

        case 'X': {
            flags |= LARGE;
    1194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1196:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    119a:	63bb      	str	r3, [r7, #56]	; 0x38
        }
        case 'x': {
            base = 16;
    119c:	2310      	movs	r3, #16
    119e:	637b      	str	r3, [r7, #52]	; 0x34
            break;
    11a0:	e019      	b.n	11d6 <myvsprintf+0x46a>
        }
        case 'd':
        case 'i': {
            flags |= SIGN;
    11a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    11a4:	f043 0302 	orr.w	r3, r3, #2
    11a8:	63bb      	str	r3, [r7, #56]	; 0x38
        }
        case 'u': {
            break;
    11aa:	e013      	b.n	11d4 <myvsprintf+0x468>
        }
        default: {
            *str++ = '%';
    11ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11ae:	1c5a      	adds	r2, r3, #1
    11b0:	627a      	str	r2, [r7, #36]	; 0x24
    11b2:	2225      	movs	r2, #37	; 0x25
    11b4:	701a      	strb	r2, [r3, #0]
            if (0 == *fmt) {
    11b6:	68bb      	ldr	r3, [r7, #8]
    11b8:	781b      	ldrb	r3, [r3, #0]
    11ba:	2b00      	cmp	r3, #0
    11bc:	d106      	bne.n	11cc <myvsprintf+0x460>
                *str++ = *fmt;
    11be:	68ba      	ldr	r2, [r7, #8]
    11c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11c2:	1c59      	adds	r1, r3, #1
    11c4:	6279      	str	r1, [r7, #36]	; 0x24
    11c6:	7812      	ldrb	r2, [r2, #0]
    11c8:	701a      	strb	r2, [r3, #0]
            } else {
                --fmt;
            }
            continue;
    11ca:	e03a      	b.n	1242 <myvsprintf+0x4d6>
                --fmt;
    11cc:	68bb      	ldr	r3, [r7, #8]
    11ce:	3b01      	subs	r3, #1
    11d0:	60bb      	str	r3, [r7, #8]
            continue;
    11d2:	e036      	b.n	1242 <myvsprintf+0x4d6>
            break;
    11d4:	bf00      	nop
        }
        }

        if ('l' == qualifier) {
    11d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    11d8:	2b6c      	cmp	r3, #108	; 0x6c
    11da:	d105      	bne.n	11e8 <myvsprintf+0x47c>
            num = va_arg(args, unsigned long);
    11dc:	687b      	ldr	r3, [r7, #4]
    11de:	1d1a      	adds	r2, r3, #4
    11e0:	607a      	str	r2, [r7, #4]
    11e2:	681b      	ldr	r3, [r3, #0]
    11e4:	61fb      	str	r3, [r7, #28]
    11e6:	e021      	b.n	122c <myvsprintf+0x4c0>
        } else if ('h' == qualifier) {
    11e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    11ea:	2b68      	cmp	r3, #104	; 0x68
    11ec:	d10e      	bne.n	120c <myvsprintf+0x4a0>
            num = (unsigned short) va_arg(args, int);
    11ee:	687b      	ldr	r3, [r7, #4]
    11f0:	1d1a      	adds	r2, r3, #4
    11f2:	607a      	str	r2, [r7, #4]
    11f4:	681b      	ldr	r3, [r3, #0]
    11f6:	b29b      	uxth	r3, r3
    11f8:	61fb      	str	r3, [r7, #28]
            if (0 == (flags & SIGN)) {
    11fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    11fc:	f003 0302 	and.w	r3, r3, #2
    1200:	2b00      	cmp	r3, #0
    1202:	d113      	bne.n	122c <myvsprintf+0x4c0>
                num = (short) num;
    1204:	69fb      	ldr	r3, [r7, #28]
    1206:	b21b      	sxth	r3, r3
    1208:	61fb      	str	r3, [r7, #28]
    120a:	e00f      	b.n	122c <myvsprintf+0x4c0>
            }
        } else if (0 == (flags & SIGN)) {
    120c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    120e:	f003 0302 	and.w	r3, r3, #2
    1212:	2b00      	cmp	r3, #0
    1214:	d105      	bne.n	1222 <myvsprintf+0x4b6>
            num = va_arg(args, int);
    1216:	687b      	ldr	r3, [r7, #4]
    1218:	1d1a      	adds	r2, r3, #4
    121a:	607a      	str	r2, [r7, #4]
    121c:	681b      	ldr	r3, [r3, #0]
    121e:	61fb      	str	r3, [r7, #28]
    1220:	e004      	b.n	122c <myvsprintf+0x4c0>
        } else {
            num = va_arg(args, unsigned int);
    1222:	687b      	ldr	r3, [r7, #4]
    1224:	1d1a      	adds	r2, r3, #4
    1226:	607a      	str	r2, [r7, #4]
    1228:	681b      	ldr	r3, [r3, #0]
    122a:	61fb      	str	r3, [r7, #28]
        }

        str = mynumber(str, num, base, field_width, precision, flags);
    122c:	69f9      	ldr	r1, [r7, #28]
    122e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1230:	9301      	str	r3, [sp, #4]
    1232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1234:	9300      	str	r3, [sp, #0]
    1236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1238:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    123a:	6a78      	ldr	r0, [r7, #36]	; 0x24
    123c:	f7ff fc70 	bl	b20 <mynumber>
    1240:	6278      	str	r0, [r7, #36]	; 0x24
    for (str = buf; *fmt; ++fmt) {
    1242:	68bb      	ldr	r3, [r7, #8]
    1244:	3301      	adds	r3, #1
    1246:	60bb      	str	r3, [r7, #8]
    1248:	68bb      	ldr	r3, [r7, #8]
    124a:	781b      	ldrb	r3, [r3, #0]
    124c:	2b00      	cmp	r3, #0
    124e:	f47f ad96 	bne.w	d7e <myvsprintf+0x12>

    }
    *str = '\0';
    1252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1254:	2200      	movs	r2, #0
    1256:	701a      	strb	r2, [r3, #0]

    return str-buf;
    1258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    125a:	68fb      	ldr	r3, [r7, #12]
    125c:	1ad3      	subs	r3, r2, r3
}
    125e:	4618      	mov	r0, r3
    1260:	3740      	adds	r7, #64	; 0x40
    1262:	46bd      	mov	sp, r7
    1264:	bd80      	pop	{r7, pc}
    1266:	bf00      	nop
    1268:	00008ee4 	.word	0x00008ee4

0000126c <myputc>:

void myputc (const char c)
{
    126c:	b580      	push	{r7, lr}
    126e:	b082      	sub	sp, #8
    1270:	af00      	add	r7, sp, #0
    1272:	4603      	mov	r3, r0
    1274:	71fb      	strb	r3, [r7, #7]
    if (c == '\n')
    1276:	79fb      	ldrb	r3, [r7, #7]
    1278:	2b0a      	cmp	r3, #10
    127a:	d102      	bne.n	1282 <myputc+0x16>
        usart_send_bytes('\r');
    127c:	200d      	movs	r0, #13
    127e:	f7ff fbf7 	bl	a70 <usart_send_bytes>
    usart_send_bytes(c);
    1282:	79fb      	ldrb	r3, [r7, #7]
    1284:	4618      	mov	r0, r3
    1286:	f7ff fbf3 	bl	a70 <usart_send_bytes>
}
    128a:	bf00      	nop
    128c:	3708      	adds	r7, #8
    128e:	46bd      	mov	sp, r7
    1290:	bd80      	pop	{r7, pc}

00001292 <myputs>:

void myputs (const unsigned char *s)
{
    1292:	b580      	push	{r7, lr}
    1294:	b082      	sub	sp, #8
    1296:	af00      	add	r7, sp, #0
    1298:	6078      	str	r0, [r7, #4]
    while (*s) {
    129a:	e006      	b.n	12aa <myputs+0x18>
        myputc (*s++);
    129c:	687b      	ldr	r3, [r7, #4]
    129e:	1c5a      	adds	r2, r3, #1
    12a0:	607a      	str	r2, [r7, #4]
    12a2:	781b      	ldrb	r3, [r3, #0]
    12a4:	4618      	mov	r0, r3
    12a6:	f7ff ffe1 	bl	126c <myputc>
    while (*s) {
    12aa:	687b      	ldr	r3, [r7, #4]
    12ac:	781b      	ldrb	r3, [r3, #0]
    12ae:	2b00      	cmp	r3, #0
    12b0:	d1f4      	bne.n	129c <myputs+0xa>
    }
}
    12b2:	bf00      	nop
    12b4:	3708      	adds	r7, #8
    12b6:	46bd      	mov	sp, r7
    12b8:	bd80      	pop	{r7, pc}

000012ba <myprintf>:

void myprintf (const char *fmt,...)
{
    12ba:	b40f      	push	{r0, r1, r2, r3}
    12bc:	b580      	push	{r7, lr}
    12be:	b0a2      	sub	sp, #136	; 0x88
    12c0:	af00      	add	r7, sp, #0
    va_list args;
    char printbuffer[PBSIZE];

    va_start(args, fmt);
    12c2:	f107 0394 	add.w	r3, r7, #148	; 0x94
    12c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    myvsprintf(printbuffer, fmt, args);
    12ca:	1d3b      	adds	r3, r7, #4
    12cc:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
    12d0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
    12d4:	4618      	mov	r0, r3
    12d6:	f7ff fd49 	bl	d6c <myvsprintf>
    va_end(args);

    myputs((const unsigned char *)printbuffer);  // Print the string
    12da:	1d3b      	adds	r3, r7, #4
    12dc:	4618      	mov	r0, r3
    12de:	f7ff ffd8 	bl	1292 <myputs>
}
    12e2:	bf00      	nop
    12e4:	3788      	adds	r7, #136	; 0x88
    12e6:	46bd      	mov	sp, r7
    12e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    12ec:	b004      	add	sp, #16
    12ee:	4770      	bx	lr

000012f0 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
    12f0:	b480      	push	{r7}
    12f2:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
    12f4:	4b13      	ldr	r3, [pc, #76]	; (1344 <RCC_DeInit+0x54>)
    12f6:	681b      	ldr	r3, [r3, #0]
    12f8:	4a12      	ldr	r2, [pc, #72]	; (1344 <RCC_DeInit+0x54>)
    12fa:	f043 0301 	orr.w	r3, r3, #1
    12fe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
    1300:	4b10      	ldr	r3, [pc, #64]	; (1344 <RCC_DeInit+0x54>)
    1302:	685a      	ldr	r2, [r3, #4]
    1304:	490f      	ldr	r1, [pc, #60]	; (1344 <RCC_DeInit+0x54>)
    1306:	4b10      	ldr	r3, [pc, #64]	; (1348 <RCC_DeInit+0x58>)
    1308:	4013      	ands	r3, r2
    130a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
    130c:	4b0d      	ldr	r3, [pc, #52]	; (1344 <RCC_DeInit+0x54>)
    130e:	681b      	ldr	r3, [r3, #0]
    1310:	4a0c      	ldr	r2, [pc, #48]	; (1344 <RCC_DeInit+0x54>)
    1312:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
    1316:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    131a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
    131c:	4b09      	ldr	r3, [pc, #36]	; (1344 <RCC_DeInit+0x54>)
    131e:	681b      	ldr	r3, [r3, #0]
    1320:	4a08      	ldr	r2, [pc, #32]	; (1344 <RCC_DeInit+0x54>)
    1322:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    1326:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
    1328:	4b06      	ldr	r3, [pc, #24]	; (1344 <RCC_DeInit+0x54>)
    132a:	685b      	ldr	r3, [r3, #4]
    132c:	4a05      	ldr	r2, [pc, #20]	; (1344 <RCC_DeInit+0x54>)
    132e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
    1332:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
    1334:	4b03      	ldr	r3, [pc, #12]	; (1344 <RCC_DeInit+0x54>)
    1336:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
    133a:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
    133c:	bf00      	nop
    133e:	46bd      	mov	sp, r7
    1340:	bc80      	pop	{r7}
    1342:	4770      	bx	lr
    1344:	40021000 	.word	0x40021000
    1348:	f8ff0000 	.word	0xf8ff0000

0000134c <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
    134c:	b480      	push	{r7}
    134e:	b083      	sub	sp, #12
    1350:	af00      	add	r7, sp, #0
    1352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
    1354:	4b13      	ldr	r3, [pc, #76]	; (13a4 <RCC_HSEConfig+0x58>)
    1356:	681b      	ldr	r3, [r3, #0]
    1358:	4a12      	ldr	r2, [pc, #72]	; (13a4 <RCC_HSEConfig+0x58>)
    135a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    135e:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
    1360:	4b10      	ldr	r3, [pc, #64]	; (13a4 <RCC_HSEConfig+0x58>)
    1362:	681b      	ldr	r3, [r3, #0]
    1364:	4a0f      	ldr	r2, [pc, #60]	; (13a4 <RCC_HSEConfig+0x58>)
    1366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    136a:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
    136c:	687b      	ldr	r3, [r7, #4]
    136e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    1372:	d003      	beq.n	137c <RCC_HSEConfig+0x30>
    1374:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    1378:	d007      	beq.n	138a <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
    137a:	e00d      	b.n	1398 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
    137c:	4b09      	ldr	r3, [pc, #36]	; (13a4 <RCC_HSEConfig+0x58>)
    137e:	681b      	ldr	r3, [r3, #0]
    1380:	4a08      	ldr	r2, [pc, #32]	; (13a4 <RCC_HSEConfig+0x58>)
    1382:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    1386:	6013      	str	r3, [r2, #0]
      break;
    1388:	e006      	b.n	1398 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
    138a:	4b06      	ldr	r3, [pc, #24]	; (13a4 <RCC_HSEConfig+0x58>)
    138c:	681b      	ldr	r3, [r3, #0]
    138e:	4a05      	ldr	r2, [pc, #20]	; (13a4 <RCC_HSEConfig+0x58>)
    1390:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
    1394:	6013      	str	r3, [r2, #0]
      break;
    1396:	bf00      	nop
  }
}
    1398:	bf00      	nop
    139a:	370c      	adds	r7, #12
    139c:	46bd      	mov	sp, r7
    139e:	bc80      	pop	{r7}
    13a0:	4770      	bx	lr
    13a2:	bf00      	nop
    13a4:	40021000 	.word	0x40021000

000013a8 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
    13a8:	b580      	push	{r7, lr}
    13aa:	b082      	sub	sp, #8
    13ac:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
    13ae:	2300      	movs	r3, #0
    13b0:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
    13b2:	2300      	movs	r3, #0
    13b4:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
    13b6:	2300      	movs	r3, #0
    13b8:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    13ba:	2031      	movs	r0, #49	; 0x31
    13bc:	f000 fb0e 	bl	19dc <RCC_GetFlagStatus>
    13c0:	4603      	mov	r3, r0
    13c2:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
    13c4:	683b      	ldr	r3, [r7, #0]
    13c6:	3301      	adds	r3, #1
    13c8:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
    13ca:	683b      	ldr	r3, [r7, #0]
    13cc:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
    13d0:	d002      	beq.n	13d8 <RCC_WaitForHSEStartUp+0x30>
    13d2:	79bb      	ldrb	r3, [r7, #6]
    13d4:	2b00      	cmp	r3, #0
    13d6:	d0f0      	beq.n	13ba <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
    13d8:	2031      	movs	r0, #49	; 0x31
    13da:	f000 faff 	bl	19dc <RCC_GetFlagStatus>
    13de:	4603      	mov	r3, r0
    13e0:	2b00      	cmp	r3, #0
    13e2:	d002      	beq.n	13ea <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
    13e4:	2301      	movs	r3, #1
    13e6:	71fb      	strb	r3, [r7, #7]
    13e8:	e001      	b.n	13ee <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
    13ea:	2300      	movs	r3, #0
    13ec:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
    13ee:	79fb      	ldrb	r3, [r7, #7]
}
    13f0:	4618      	mov	r0, r3
    13f2:	3708      	adds	r7, #8
    13f4:	46bd      	mov	sp, r7
    13f6:	bd80      	pop	{r7, pc}

000013f8 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *   This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
    13f8:	b480      	push	{r7}
    13fa:	b085      	sub	sp, #20
    13fc:	af00      	add	r7, sp, #0
    13fe:	4603      	mov	r3, r0
    1400:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
    1402:	2300      	movs	r3, #0
    1404:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
    1406:	4b0a      	ldr	r3, [pc, #40]	; (1430 <RCC_AdjustHSICalibrationValue+0x38>)
    1408:	681b      	ldr	r3, [r3, #0]
    140a:	60fb      	str	r3, [r7, #12]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
    140c:	68fb      	ldr	r3, [r7, #12]
    140e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
    1412:	60fb      	str	r3, [r7, #12]
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
    1414:	79fb      	ldrb	r3, [r7, #7]
    1416:	00db      	lsls	r3, r3, #3
    1418:	68fa      	ldr	r2, [r7, #12]
    141a:	4313      	orrs	r3, r2
    141c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CR = tmpreg;
    141e:	4a04      	ldr	r2, [pc, #16]	; (1430 <RCC_AdjustHSICalibrationValue+0x38>)
    1420:	68fb      	ldr	r3, [r7, #12]
    1422:	6013      	str	r3, [r2, #0]
}
    1424:	bf00      	nop
    1426:	3714      	adds	r7, #20
    1428:	46bd      	mov	sp, r7
    142a:	bc80      	pop	{r7}
    142c:	4770      	bx	lr
    142e:	bf00      	nop
    1430:	40021000 	.word	0x40021000

00001434 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
    1434:	b480      	push	{r7}
    1436:	b083      	sub	sp, #12
    1438:	af00      	add	r7, sp, #0
    143a:	4603      	mov	r3, r0
    143c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
    143e:	4a04      	ldr	r2, [pc, #16]	; (1450 <RCC_HSICmd+0x1c>)
    1440:	79fb      	ldrb	r3, [r7, #7]
    1442:	6013      	str	r3, [r2, #0]
}
    1444:	bf00      	nop
    1446:	370c      	adds	r7, #12
    1448:	46bd      	mov	sp, r7
    144a:	bc80      	pop	{r7}
    144c:	4770      	bx	lr
    144e:	bf00      	nop
    1450:	42420000 	.word	0x42420000

00001454 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
    1454:	b480      	push	{r7}
    1456:	b085      	sub	sp, #20
    1458:	af00      	add	r7, sp, #0
    145a:	6078      	str	r0, [r7, #4]
    145c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    145e:	2300      	movs	r3, #0
    1460:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
    1462:	4b0a      	ldr	r3, [pc, #40]	; (148c <RCC_PLLConfig+0x38>)
    1464:	685b      	ldr	r3, [r3, #4]
    1466:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
    1468:	68fb      	ldr	r3, [r7, #12]
    146a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
    146e:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
    1470:	687a      	ldr	r2, [r7, #4]
    1472:	683b      	ldr	r3, [r7, #0]
    1474:	4313      	orrs	r3, r2
    1476:	68fa      	ldr	r2, [r7, #12]
    1478:	4313      	orrs	r3, r2
    147a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    147c:	4a03      	ldr	r2, [pc, #12]	; (148c <RCC_PLLConfig+0x38>)
    147e:	68fb      	ldr	r3, [r7, #12]
    1480:	6053      	str	r3, [r2, #4]
}
    1482:	bf00      	nop
    1484:	3714      	adds	r7, #20
    1486:	46bd      	mov	sp, r7
    1488:	bc80      	pop	{r7}
    148a:	4770      	bx	lr
    148c:	40021000 	.word	0x40021000

00001490 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
    1490:	b480      	push	{r7}
    1492:	b083      	sub	sp, #12
    1494:	af00      	add	r7, sp, #0
    1496:	4603      	mov	r3, r0
    1498:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
    149a:	4a04      	ldr	r2, [pc, #16]	; (14ac <RCC_PLLCmd+0x1c>)
    149c:	79fb      	ldrb	r3, [r7, #7]
    149e:	6013      	str	r3, [r2, #0]
}
    14a0:	bf00      	nop
    14a2:	370c      	adds	r7, #12
    14a4:	46bd      	mov	sp, r7
    14a6:	bc80      	pop	{r7}
    14a8:	4770      	bx	lr
    14aa:	bf00      	nop
    14ac:	42420060 	.word	0x42420060

000014b0 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
    14b0:	b480      	push	{r7}
    14b2:	b085      	sub	sp, #20
    14b4:	af00      	add	r7, sp, #0
    14b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    14b8:	2300      	movs	r3, #0
    14ba:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
    14bc:	4b09      	ldr	r3, [pc, #36]	; (14e4 <RCC_SYSCLKConfig+0x34>)
    14be:	685b      	ldr	r3, [r3, #4]
    14c0:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
    14c2:	68fb      	ldr	r3, [r7, #12]
    14c4:	f023 0303 	bic.w	r3, r3, #3
    14c8:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
    14ca:	68fa      	ldr	r2, [r7, #12]
    14cc:	687b      	ldr	r3, [r7, #4]
    14ce:	4313      	orrs	r3, r2
    14d0:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    14d2:	4a04      	ldr	r2, [pc, #16]	; (14e4 <RCC_SYSCLKConfig+0x34>)
    14d4:	68fb      	ldr	r3, [r7, #12]
    14d6:	6053      	str	r3, [r2, #4]
}
    14d8:	bf00      	nop
    14da:	3714      	adds	r7, #20
    14dc:	46bd      	mov	sp, r7
    14de:	bc80      	pop	{r7}
    14e0:	4770      	bx	lr
    14e2:	bf00      	nop
    14e4:	40021000 	.word	0x40021000

000014e8 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
    14e8:	b480      	push	{r7}
    14ea:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
    14ec:	4b04      	ldr	r3, [pc, #16]	; (1500 <RCC_GetSYSCLKSource+0x18>)
    14ee:	685b      	ldr	r3, [r3, #4]
    14f0:	b2db      	uxtb	r3, r3
    14f2:	f003 030c 	and.w	r3, r3, #12
    14f6:	b2db      	uxtb	r3, r3
}
    14f8:	4618      	mov	r0, r3
    14fa:	46bd      	mov	sp, r7
    14fc:	bc80      	pop	{r7}
    14fe:	4770      	bx	lr
    1500:	40021000 	.word	0x40021000

00001504 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
    1504:	b480      	push	{r7}
    1506:	b085      	sub	sp, #20
    1508:	af00      	add	r7, sp, #0
    150a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    150c:	2300      	movs	r3, #0
    150e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
    1510:	4b09      	ldr	r3, [pc, #36]	; (1538 <RCC_HCLKConfig+0x34>)
    1512:	685b      	ldr	r3, [r3, #4]
    1514:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
    1516:	68fb      	ldr	r3, [r7, #12]
    1518:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    151c:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
    151e:	68fa      	ldr	r2, [r7, #12]
    1520:	687b      	ldr	r3, [r7, #4]
    1522:	4313      	orrs	r3, r2
    1524:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1526:	4a04      	ldr	r2, [pc, #16]	; (1538 <RCC_HCLKConfig+0x34>)
    1528:	68fb      	ldr	r3, [r7, #12]
    152a:	6053      	str	r3, [r2, #4]
}
    152c:	bf00      	nop
    152e:	3714      	adds	r7, #20
    1530:	46bd      	mov	sp, r7
    1532:	bc80      	pop	{r7}
    1534:	4770      	bx	lr
    1536:	bf00      	nop
    1538:	40021000 	.word	0x40021000

0000153c <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
    153c:	b480      	push	{r7}
    153e:	b085      	sub	sp, #20
    1540:	af00      	add	r7, sp, #0
    1542:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    1544:	2300      	movs	r3, #0
    1546:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    1548:	4b09      	ldr	r3, [pc, #36]	; (1570 <RCC_PCLK1Config+0x34>)
    154a:	685b      	ldr	r3, [r3, #4]
    154c:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
    154e:	68fb      	ldr	r3, [r7, #12]
    1550:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    1554:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
    1556:	68fa      	ldr	r2, [r7, #12]
    1558:	687b      	ldr	r3, [r7, #4]
    155a:	4313      	orrs	r3, r2
    155c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    155e:	4a04      	ldr	r2, [pc, #16]	; (1570 <RCC_PCLK1Config+0x34>)
    1560:	68fb      	ldr	r3, [r7, #12]
    1562:	6053      	str	r3, [r2, #4]
}
    1564:	bf00      	nop
    1566:	3714      	adds	r7, #20
    1568:	46bd      	mov	sp, r7
    156a:	bc80      	pop	{r7}
    156c:	4770      	bx	lr
    156e:	bf00      	nop
    1570:	40021000 	.word	0x40021000

00001574 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
    1574:	b480      	push	{r7}
    1576:	b085      	sub	sp, #20
    1578:	af00      	add	r7, sp, #0
    157a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    157c:	2300      	movs	r3, #0
    157e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    1580:	4b09      	ldr	r3, [pc, #36]	; (15a8 <RCC_PCLK2Config+0x34>)
    1582:	685b      	ldr	r3, [r3, #4]
    1584:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
    1586:	68fb      	ldr	r3, [r7, #12]
    1588:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
    158c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
    158e:	687b      	ldr	r3, [r7, #4]
    1590:	00db      	lsls	r3, r3, #3
    1592:	68fa      	ldr	r2, [r7, #12]
    1594:	4313      	orrs	r3, r2
    1596:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1598:	4a03      	ldr	r2, [pc, #12]	; (15a8 <RCC_PCLK2Config+0x34>)
    159a:	68fb      	ldr	r3, [r7, #12]
    159c:	6053      	str	r3, [r2, #4]
}
    159e:	bf00      	nop
    15a0:	3714      	adds	r7, #20
    15a2:	46bd      	mov	sp, r7
    15a4:	bc80      	pop	{r7}
    15a6:	4770      	bx	lr
    15a8:	40021000 	.word	0x40021000

000015ac <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
    15ac:	b480      	push	{r7}
    15ae:	b083      	sub	sp, #12
    15b0:	af00      	add	r7, sp, #0
    15b2:	4603      	mov	r3, r0
    15b4:	460a      	mov	r2, r1
    15b6:	71fb      	strb	r3, [r7, #7]
    15b8:	4613      	mov	r3, r2
    15ba:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    15bc:	79bb      	ldrb	r3, [r7, #6]
    15be:	2b00      	cmp	r3, #0
    15c0:	d008      	beq.n	15d4 <RCC_ITConfig+0x28>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
    15c2:	4b0c      	ldr	r3, [pc, #48]	; (15f4 <RCC_ITConfig+0x48>)
    15c4:	781b      	ldrb	r3, [r3, #0]
    15c6:	b2da      	uxtb	r2, r3
    15c8:	490a      	ldr	r1, [pc, #40]	; (15f4 <RCC_ITConfig+0x48>)
    15ca:	79fb      	ldrb	r3, [r7, #7]
    15cc:	4313      	orrs	r3, r2
    15ce:	b2db      	uxtb	r3, r3
    15d0:	700b      	strb	r3, [r1, #0]
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
  }
}
    15d2:	e009      	b.n	15e8 <RCC_ITConfig+0x3c>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
    15d4:	4b07      	ldr	r3, [pc, #28]	; (15f4 <RCC_ITConfig+0x48>)
    15d6:	781b      	ldrb	r3, [r3, #0]
    15d8:	b2da      	uxtb	r2, r3
    15da:	79fb      	ldrb	r3, [r7, #7]
    15dc:	43db      	mvns	r3, r3
    15de:	b2db      	uxtb	r3, r3
    15e0:	4904      	ldr	r1, [pc, #16]	; (15f4 <RCC_ITConfig+0x48>)
    15e2:	4013      	ands	r3, r2
    15e4:	b2db      	uxtb	r3, r3
    15e6:	700b      	strb	r3, [r1, #0]
}
    15e8:	bf00      	nop
    15ea:	370c      	adds	r7, #12
    15ec:	46bd      	mov	sp, r7
    15ee:	bc80      	pop	{r7}
    15f0:	4770      	bx	lr
    15f2:	bf00      	nop
    15f4:	40021009 	.word	0x40021009

000015f8 <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
    15f8:	b480      	push	{r7}
    15fa:	b083      	sub	sp, #12
    15fc:	af00      	add	r7, sp, #0
    15fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
    1600:	4a03      	ldr	r2, [pc, #12]	; (1610 <RCC_USBCLKConfig+0x18>)
    1602:	687b      	ldr	r3, [r7, #4]
    1604:	6013      	str	r3, [r2, #0]
}
    1606:	bf00      	nop
    1608:	370c      	adds	r7, #12
    160a:	46bd      	mov	sp, r7
    160c:	bc80      	pop	{r7}
    160e:	4770      	bx	lr
    1610:	424200d8 	.word	0x424200d8

00001614 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
    1614:	b480      	push	{r7}
    1616:	b085      	sub	sp, #20
    1618:	af00      	add	r7, sp, #0
    161a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    161c:	2300      	movs	r3, #0
    161e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
    1620:	4b09      	ldr	r3, [pc, #36]	; (1648 <RCC_ADCCLKConfig+0x34>)
    1622:	685b      	ldr	r3, [r3, #4]
    1624:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
    1626:	68fb      	ldr	r3, [r7, #12]
    1628:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    162c:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
    162e:	68fa      	ldr	r2, [r7, #12]
    1630:	687b      	ldr	r3, [r7, #4]
    1632:	4313      	orrs	r3, r2
    1634:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1636:	4a04      	ldr	r2, [pc, #16]	; (1648 <RCC_ADCCLKConfig+0x34>)
    1638:	68fb      	ldr	r3, [r7, #12]
    163a:	6053      	str	r3, [r2, #4]
}
    163c:	bf00      	nop
    163e:	3714      	adds	r7, #20
    1640:	46bd      	mov	sp, r7
    1642:	bc80      	pop	{r7}
    1644:	4770      	bx	lr
    1646:	bf00      	nop
    1648:	40021000 	.word	0x40021000

0000164c <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
    164c:	b480      	push	{r7}
    164e:	b083      	sub	sp, #12
    1650:	af00      	add	r7, sp, #0
    1652:	4603      	mov	r3, r0
    1654:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    1656:	4b0c      	ldr	r3, [pc, #48]	; (1688 <RCC_LSEConfig+0x3c>)
    1658:	2200      	movs	r2, #0
    165a:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    165c:	4b0a      	ldr	r3, [pc, #40]	; (1688 <RCC_LSEConfig+0x3c>)
    165e:	2200      	movs	r2, #0
    1660:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
    1662:	79fb      	ldrb	r3, [r7, #7]
    1664:	2b01      	cmp	r3, #1
    1666:	d002      	beq.n	166e <RCC_LSEConfig+0x22>
    1668:	2b04      	cmp	r3, #4
    166a:	d004      	beq.n	1676 <RCC_LSEConfig+0x2a>
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;            
      
    default:
      break;      
    166c:	e007      	b.n	167e <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
    166e:	4b06      	ldr	r3, [pc, #24]	; (1688 <RCC_LSEConfig+0x3c>)
    1670:	2201      	movs	r2, #1
    1672:	701a      	strb	r2, [r3, #0]
      break;
    1674:	e003      	b.n	167e <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
    1676:	4b04      	ldr	r3, [pc, #16]	; (1688 <RCC_LSEConfig+0x3c>)
    1678:	2205      	movs	r2, #5
    167a:	701a      	strb	r2, [r3, #0]
      break;            
    167c:	bf00      	nop
  }
}
    167e:	bf00      	nop
    1680:	370c      	adds	r7, #12
    1682:	46bd      	mov	sp, r7
    1684:	bc80      	pop	{r7}
    1686:	4770      	bx	lr
    1688:	40021020 	.word	0x40021020

0000168c <RCC_LSICmd>:
  * @note   LSI can not be disabled if the IWDG is running.
  * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
    168c:	b480      	push	{r7}
    168e:	b083      	sub	sp, #12
    1690:	af00      	add	r7, sp, #0
    1692:	4603      	mov	r3, r0
    1694:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
    1696:	4a04      	ldr	r2, [pc, #16]	; (16a8 <RCC_LSICmd+0x1c>)
    1698:	79fb      	ldrb	r3, [r7, #7]
    169a:	6013      	str	r3, [r2, #0]
}
    169c:	bf00      	nop
    169e:	370c      	adds	r7, #12
    16a0:	46bd      	mov	sp, r7
    16a2:	bc80      	pop	{r7}
    16a4:	4770      	bx	lr
    16a6:	bf00      	nop
    16a8:	42420480 	.word	0x42420480

000016ac <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
    16ac:	b480      	push	{r7}
    16ae:	b083      	sub	sp, #12
    16b0:	af00      	add	r7, sp, #0
    16b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
    16b4:	4b05      	ldr	r3, [pc, #20]	; (16cc <RCC_RTCCLKConfig+0x20>)
    16b6:	6a1a      	ldr	r2, [r3, #32]
    16b8:	4904      	ldr	r1, [pc, #16]	; (16cc <RCC_RTCCLKConfig+0x20>)
    16ba:	687b      	ldr	r3, [r7, #4]
    16bc:	4313      	orrs	r3, r2
    16be:	620b      	str	r3, [r1, #32]
}
    16c0:	bf00      	nop
    16c2:	370c      	adds	r7, #12
    16c4:	46bd      	mov	sp, r7
    16c6:	bc80      	pop	{r7}
    16c8:	4770      	bx	lr
    16ca:	bf00      	nop
    16cc:	40021000 	.word	0x40021000

000016d0 <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
    16d0:	b480      	push	{r7}
    16d2:	b083      	sub	sp, #12
    16d4:	af00      	add	r7, sp, #0
    16d6:	4603      	mov	r3, r0
    16d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
    16da:	4a04      	ldr	r2, [pc, #16]	; (16ec <RCC_RTCCLKCmd+0x1c>)
    16dc:	79fb      	ldrb	r3, [r7, #7]
    16de:	6013      	str	r3, [r2, #0]
}
    16e0:	bf00      	nop
    16e2:	370c      	adds	r7, #12
    16e4:	46bd      	mov	sp, r7
    16e6:	bc80      	pop	{r7}
    16e8:	4770      	bx	lr
    16ea:	bf00      	nop
    16ec:	4242043c 	.word	0x4242043c

000016f0 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
    16f0:	b480      	push	{r7}
    16f2:	b087      	sub	sp, #28
    16f4:	af00      	add	r7, sp, #0
    16f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
    16f8:	2300      	movs	r3, #0
    16fa:	617b      	str	r3, [r7, #20]
    16fc:	2300      	movs	r3, #0
    16fe:	613b      	str	r3, [r7, #16]
    1700:	2300      	movs	r3, #0
    1702:	60fb      	str	r3, [r7, #12]
    1704:	2300      	movs	r3, #0
    1706:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
    1708:	4b4c      	ldr	r3, [pc, #304]	; (183c <RCC_GetClocksFreq+0x14c>)
    170a:	685b      	ldr	r3, [r3, #4]
    170c:	f003 030c 	and.w	r3, r3, #12
    1710:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
    1712:	697b      	ldr	r3, [r7, #20]
    1714:	2b04      	cmp	r3, #4
    1716:	d007      	beq.n	1728 <RCC_GetClocksFreq+0x38>
    1718:	2b08      	cmp	r3, #8
    171a:	d009      	beq.n	1730 <RCC_GetClocksFreq+0x40>
    171c:	2b00      	cmp	r3, #0
    171e:	d133      	bne.n	1788 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    1720:	687b      	ldr	r3, [r7, #4]
    1722:	4a47      	ldr	r2, [pc, #284]	; (1840 <RCC_GetClocksFreq+0x150>)
    1724:	601a      	str	r2, [r3, #0]
      break;
    1726:	e033      	b.n	1790 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
    1728:	687b      	ldr	r3, [r7, #4]
    172a:	4a45      	ldr	r2, [pc, #276]	; (1840 <RCC_GetClocksFreq+0x150>)
    172c:	601a      	str	r2, [r3, #0]
      break;
    172e:	e02f      	b.n	1790 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
    1730:	4b42      	ldr	r3, [pc, #264]	; (183c <RCC_GetClocksFreq+0x14c>)
    1732:	685b      	ldr	r3, [r3, #4]
    1734:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
    1738:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
    173a:	4b40      	ldr	r3, [pc, #256]	; (183c <RCC_GetClocksFreq+0x14c>)
    173c:	685b      	ldr	r3, [r3, #4]
    173e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    1742:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
    1744:	693b      	ldr	r3, [r7, #16]
    1746:	0c9b      	lsrs	r3, r3, #18
    1748:	3302      	adds	r3, #2
    174a:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
    174c:	68fb      	ldr	r3, [r7, #12]
    174e:	2b00      	cmp	r3, #0
    1750:	d106      	bne.n	1760 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
    1752:	693b      	ldr	r3, [r7, #16]
    1754:	4a3b      	ldr	r2, [pc, #236]	; (1844 <RCC_GetClocksFreq+0x154>)
    1756:	fb02 f203 	mul.w	r2, r2, r3
    175a:	687b      	ldr	r3, [r7, #4]
    175c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
    175e:	e017      	b.n	1790 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
    1760:	4b36      	ldr	r3, [pc, #216]	; (183c <RCC_GetClocksFreq+0x14c>)
    1762:	685b      	ldr	r3, [r3, #4]
    1764:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    1768:	2b00      	cmp	r3, #0
    176a:	d006      	beq.n	177a <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
    176c:	693b      	ldr	r3, [r7, #16]
    176e:	4a35      	ldr	r2, [pc, #212]	; (1844 <RCC_GetClocksFreq+0x154>)
    1770:	fb02 f203 	mul.w	r2, r2, r3
    1774:	687b      	ldr	r3, [r7, #4]
    1776:	601a      	str	r2, [r3, #0]
      break;
    1778:	e00a      	b.n	1790 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
    177a:	693b      	ldr	r3, [r7, #16]
    177c:	4a30      	ldr	r2, [pc, #192]	; (1840 <RCC_GetClocksFreq+0x150>)
    177e:	fb02 f203 	mul.w	r2, r2, r3
    1782:	687b      	ldr	r3, [r7, #4]
    1784:	601a      	str	r2, [r3, #0]
      break;
    1786:	e003      	b.n	1790 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    1788:	687b      	ldr	r3, [r7, #4]
    178a:	4a2d      	ldr	r2, [pc, #180]	; (1840 <RCC_GetClocksFreq+0x150>)
    178c:	601a      	str	r2, [r3, #0]
      break;
    178e:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
    1790:	4b2a      	ldr	r3, [pc, #168]	; (183c <RCC_GetClocksFreq+0x14c>)
    1792:	685b      	ldr	r3, [r3, #4]
    1794:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    1798:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
    179a:	697b      	ldr	r3, [r7, #20]
    179c:	091b      	lsrs	r3, r3, #4
    179e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    17a0:	4a29      	ldr	r2, [pc, #164]	; (1848 <RCC_GetClocksFreq+0x158>)
    17a2:	697b      	ldr	r3, [r7, #20]
    17a4:	4413      	add	r3, r2
    17a6:	781b      	ldrb	r3, [r3, #0]
    17a8:	b2db      	uxtb	r3, r3
    17aa:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
    17ac:	687b      	ldr	r3, [r7, #4]
    17ae:	681a      	ldr	r2, [r3, #0]
    17b0:	68bb      	ldr	r3, [r7, #8]
    17b2:	40da      	lsrs	r2, r3
    17b4:	687b      	ldr	r3, [r7, #4]
    17b6:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
    17b8:	4b20      	ldr	r3, [pc, #128]	; (183c <RCC_GetClocksFreq+0x14c>)
    17ba:	685b      	ldr	r3, [r3, #4]
    17bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    17c0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
    17c2:	697b      	ldr	r3, [r7, #20]
    17c4:	0a1b      	lsrs	r3, r3, #8
    17c6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    17c8:	4a1f      	ldr	r2, [pc, #124]	; (1848 <RCC_GetClocksFreq+0x158>)
    17ca:	697b      	ldr	r3, [r7, #20]
    17cc:	4413      	add	r3, r2
    17ce:	781b      	ldrb	r3, [r3, #0]
    17d0:	b2db      	uxtb	r3, r3
    17d2:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    17d4:	687b      	ldr	r3, [r7, #4]
    17d6:	685a      	ldr	r2, [r3, #4]
    17d8:	68bb      	ldr	r3, [r7, #8]
    17da:	40da      	lsrs	r2, r3
    17dc:	687b      	ldr	r3, [r7, #4]
    17de:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
    17e0:	4b16      	ldr	r3, [pc, #88]	; (183c <RCC_GetClocksFreq+0x14c>)
    17e2:	685b      	ldr	r3, [r3, #4]
    17e4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
    17e8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
    17ea:	697b      	ldr	r3, [r7, #20]
    17ec:	0adb      	lsrs	r3, r3, #11
    17ee:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    17f0:	4a15      	ldr	r2, [pc, #84]	; (1848 <RCC_GetClocksFreq+0x158>)
    17f2:	697b      	ldr	r3, [r7, #20]
    17f4:	4413      	add	r3, r2
    17f6:	781b      	ldrb	r3, [r3, #0]
    17f8:	b2db      	uxtb	r3, r3
    17fa:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    17fc:	687b      	ldr	r3, [r7, #4]
    17fe:	685a      	ldr	r2, [r3, #4]
    1800:	68bb      	ldr	r3, [r7, #8]
    1802:	40da      	lsrs	r2, r3
    1804:	687b      	ldr	r3, [r7, #4]
    1806:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
    1808:	4b0c      	ldr	r3, [pc, #48]	; (183c <RCC_GetClocksFreq+0x14c>)
    180a:	685b      	ldr	r3, [r3, #4]
    180c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    1810:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
    1812:	697b      	ldr	r3, [r7, #20]
    1814:	0b9b      	lsrs	r3, r3, #14
    1816:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
    1818:	4a0c      	ldr	r2, [pc, #48]	; (184c <RCC_GetClocksFreq+0x15c>)
    181a:	697b      	ldr	r3, [r7, #20]
    181c:	4413      	add	r3, r2
    181e:	781b      	ldrb	r3, [r3, #0]
    1820:	b2db      	uxtb	r3, r3
    1822:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
    1824:	687b      	ldr	r3, [r7, #4]
    1826:	68da      	ldr	r2, [r3, #12]
    1828:	68bb      	ldr	r3, [r7, #8]
    182a:	fbb2 f2f3 	udiv	r2, r2, r3
    182e:	687b      	ldr	r3, [r7, #4]
    1830:	611a      	str	r2, [r3, #16]
}
    1832:	bf00      	nop
    1834:	371c      	adds	r7, #28
    1836:	46bd      	mov	sp, r7
    1838:	bc80      	pop	{r7}
    183a:	4770      	bx	lr
    183c:	40021000 	.word	0x40021000
    1840:	007a1200 	.word	0x007a1200
    1844:	003d0900 	.word	0x003d0900
    1848:	20000014 	.word	0x20000014
    184c:	20000024 	.word	0x20000024

00001850 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
    1850:	b480      	push	{r7}
    1852:	b083      	sub	sp, #12
    1854:	af00      	add	r7, sp, #0
    1856:	6078      	str	r0, [r7, #4]
    1858:	460b      	mov	r3, r1
    185a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    185c:	78fb      	ldrb	r3, [r7, #3]
    185e:	2b00      	cmp	r3, #0
    1860:	d006      	beq.n	1870 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
    1862:	4b09      	ldr	r3, [pc, #36]	; (1888 <RCC_AHBPeriphClockCmd+0x38>)
    1864:	695a      	ldr	r2, [r3, #20]
    1866:	4908      	ldr	r1, [pc, #32]	; (1888 <RCC_AHBPeriphClockCmd+0x38>)
    1868:	687b      	ldr	r3, [r7, #4]
    186a:	4313      	orrs	r3, r2
    186c:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
    186e:	e006      	b.n	187e <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
    1870:	4b05      	ldr	r3, [pc, #20]	; (1888 <RCC_AHBPeriphClockCmd+0x38>)
    1872:	695a      	ldr	r2, [r3, #20]
    1874:	687b      	ldr	r3, [r7, #4]
    1876:	43db      	mvns	r3, r3
    1878:	4903      	ldr	r1, [pc, #12]	; (1888 <RCC_AHBPeriphClockCmd+0x38>)
    187a:	4013      	ands	r3, r2
    187c:	614b      	str	r3, [r1, #20]
}
    187e:	bf00      	nop
    1880:	370c      	adds	r7, #12
    1882:	46bd      	mov	sp, r7
    1884:	bc80      	pop	{r7}
    1886:	4770      	bx	lr
    1888:	40021000 	.word	0x40021000

0000188c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    188c:	b480      	push	{r7}
    188e:	b083      	sub	sp, #12
    1890:	af00      	add	r7, sp, #0
    1892:	6078      	str	r0, [r7, #4]
    1894:	460b      	mov	r3, r1
    1896:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1898:	78fb      	ldrb	r3, [r7, #3]
    189a:	2b00      	cmp	r3, #0
    189c:	d006      	beq.n	18ac <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
    189e:	4b09      	ldr	r3, [pc, #36]	; (18c4 <RCC_APB2PeriphClockCmd+0x38>)
    18a0:	699a      	ldr	r2, [r3, #24]
    18a2:	4908      	ldr	r1, [pc, #32]	; (18c4 <RCC_APB2PeriphClockCmd+0x38>)
    18a4:	687b      	ldr	r3, [r7, #4]
    18a6:	4313      	orrs	r3, r2
    18a8:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
    18aa:	e006      	b.n	18ba <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
    18ac:	4b05      	ldr	r3, [pc, #20]	; (18c4 <RCC_APB2PeriphClockCmd+0x38>)
    18ae:	699a      	ldr	r2, [r3, #24]
    18b0:	687b      	ldr	r3, [r7, #4]
    18b2:	43db      	mvns	r3, r3
    18b4:	4903      	ldr	r1, [pc, #12]	; (18c4 <RCC_APB2PeriphClockCmd+0x38>)
    18b6:	4013      	ands	r3, r2
    18b8:	618b      	str	r3, [r1, #24]
}
    18ba:	bf00      	nop
    18bc:	370c      	adds	r7, #12
    18be:	46bd      	mov	sp, r7
    18c0:	bc80      	pop	{r7}
    18c2:	4770      	bx	lr
    18c4:	40021000 	.word	0x40021000

000018c8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    18c8:	b480      	push	{r7}
    18ca:	b083      	sub	sp, #12
    18cc:	af00      	add	r7, sp, #0
    18ce:	6078      	str	r0, [r7, #4]
    18d0:	460b      	mov	r3, r1
    18d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    18d4:	78fb      	ldrb	r3, [r7, #3]
    18d6:	2b00      	cmp	r3, #0
    18d8:	d006      	beq.n	18e8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
    18da:	4b09      	ldr	r3, [pc, #36]	; (1900 <RCC_APB1PeriphClockCmd+0x38>)
    18dc:	69da      	ldr	r2, [r3, #28]
    18de:	4908      	ldr	r1, [pc, #32]	; (1900 <RCC_APB1PeriphClockCmd+0x38>)
    18e0:	687b      	ldr	r3, [r7, #4]
    18e2:	4313      	orrs	r3, r2
    18e4:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
    18e6:	e006      	b.n	18f6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
    18e8:	4b05      	ldr	r3, [pc, #20]	; (1900 <RCC_APB1PeriphClockCmd+0x38>)
    18ea:	69da      	ldr	r2, [r3, #28]
    18ec:	687b      	ldr	r3, [r7, #4]
    18ee:	43db      	mvns	r3, r3
    18f0:	4903      	ldr	r1, [pc, #12]	; (1900 <RCC_APB1PeriphClockCmd+0x38>)
    18f2:	4013      	ands	r3, r2
    18f4:	61cb      	str	r3, [r1, #28]
}
    18f6:	bf00      	nop
    18f8:	370c      	adds	r7, #12
    18fa:	46bd      	mov	sp, r7
    18fc:	bc80      	pop	{r7}
    18fe:	4770      	bx	lr
    1900:	40021000 	.word	0x40021000

00001904 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    1904:	b480      	push	{r7}
    1906:	b083      	sub	sp, #12
    1908:	af00      	add	r7, sp, #0
    190a:	6078      	str	r0, [r7, #4]
    190c:	460b      	mov	r3, r1
    190e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1910:	78fb      	ldrb	r3, [r7, #3]
    1912:	2b00      	cmp	r3, #0
    1914:	d006      	beq.n	1924 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
    1916:	4b09      	ldr	r3, [pc, #36]	; (193c <RCC_APB2PeriphResetCmd+0x38>)
    1918:	68da      	ldr	r2, [r3, #12]
    191a:	4908      	ldr	r1, [pc, #32]	; (193c <RCC_APB2PeriphResetCmd+0x38>)
    191c:	687b      	ldr	r3, [r7, #4]
    191e:	4313      	orrs	r3, r2
    1920:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
    1922:	e006      	b.n	1932 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
    1924:	4b05      	ldr	r3, [pc, #20]	; (193c <RCC_APB2PeriphResetCmd+0x38>)
    1926:	68da      	ldr	r2, [r3, #12]
    1928:	687b      	ldr	r3, [r7, #4]
    192a:	43db      	mvns	r3, r3
    192c:	4903      	ldr	r1, [pc, #12]	; (193c <RCC_APB2PeriphResetCmd+0x38>)
    192e:	4013      	ands	r3, r2
    1930:	60cb      	str	r3, [r1, #12]
}
    1932:	bf00      	nop
    1934:	370c      	adds	r7, #12
    1936:	46bd      	mov	sp, r7
    1938:	bc80      	pop	{r7}
    193a:	4770      	bx	lr
    193c:	40021000 	.word	0x40021000

00001940 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    1940:	b480      	push	{r7}
    1942:	b083      	sub	sp, #12
    1944:	af00      	add	r7, sp, #0
    1946:	6078      	str	r0, [r7, #4]
    1948:	460b      	mov	r3, r1
    194a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    194c:	78fb      	ldrb	r3, [r7, #3]
    194e:	2b00      	cmp	r3, #0
    1950:	d006      	beq.n	1960 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
    1952:	4b09      	ldr	r3, [pc, #36]	; (1978 <RCC_APB1PeriphResetCmd+0x38>)
    1954:	691a      	ldr	r2, [r3, #16]
    1956:	4908      	ldr	r1, [pc, #32]	; (1978 <RCC_APB1PeriphResetCmd+0x38>)
    1958:	687b      	ldr	r3, [r7, #4]
    195a:	4313      	orrs	r3, r2
    195c:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
    195e:	e006      	b.n	196e <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
    1960:	4b05      	ldr	r3, [pc, #20]	; (1978 <RCC_APB1PeriphResetCmd+0x38>)
    1962:	691a      	ldr	r2, [r3, #16]
    1964:	687b      	ldr	r3, [r7, #4]
    1966:	43db      	mvns	r3, r3
    1968:	4903      	ldr	r1, [pc, #12]	; (1978 <RCC_APB1PeriphResetCmd+0x38>)
    196a:	4013      	ands	r3, r2
    196c:	610b      	str	r3, [r1, #16]
}
    196e:	bf00      	nop
    1970:	370c      	adds	r7, #12
    1972:	46bd      	mov	sp, r7
    1974:	bc80      	pop	{r7}
    1976:	4770      	bx	lr
    1978:	40021000 	.word	0x40021000

0000197c <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
    197c:	b480      	push	{r7}
    197e:	b083      	sub	sp, #12
    1980:	af00      	add	r7, sp, #0
    1982:	4603      	mov	r3, r0
    1984:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
    1986:	4a04      	ldr	r2, [pc, #16]	; (1998 <RCC_BackupResetCmd+0x1c>)
    1988:	79fb      	ldrb	r3, [r7, #7]
    198a:	6013      	str	r3, [r2, #0]
}
    198c:	bf00      	nop
    198e:	370c      	adds	r7, #12
    1990:	46bd      	mov	sp, r7
    1992:	bc80      	pop	{r7}
    1994:	4770      	bx	lr
    1996:	bf00      	nop
    1998:	42420440 	.word	0x42420440

0000199c <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
    199c:	b480      	push	{r7}
    199e:	b083      	sub	sp, #12
    19a0:	af00      	add	r7, sp, #0
    19a2:	4603      	mov	r3, r0
    19a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
    19a6:	4a04      	ldr	r2, [pc, #16]	; (19b8 <RCC_ClockSecuritySystemCmd+0x1c>)
    19a8:	79fb      	ldrb	r3, [r7, #7]
    19aa:	6013      	str	r3, [r2, #0]
}
    19ac:	bf00      	nop
    19ae:	370c      	adds	r7, #12
    19b0:	46bd      	mov	sp, r7
    19b2:	bc80      	pop	{r7}
    19b4:	4770      	bx	lr
    19b6:	bf00      	nop
    19b8:	4242004c 	.word	0x4242004c

000019bc <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
    19bc:	b480      	push	{r7}
    19be:	b083      	sub	sp, #12
    19c0:	af00      	add	r7, sp, #0
    19c2:	4603      	mov	r3, r0
    19c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
    19c6:	4a04      	ldr	r2, [pc, #16]	; (19d8 <RCC_MCOConfig+0x1c>)
    19c8:	79fb      	ldrb	r3, [r7, #7]
    19ca:	7013      	strb	r3, [r2, #0]
}
    19cc:	bf00      	nop
    19ce:	370c      	adds	r7, #12
    19d0:	46bd      	mov	sp, r7
    19d2:	bc80      	pop	{r7}
    19d4:	4770      	bx	lr
    19d6:	bf00      	nop
    19d8:	40021007 	.word	0x40021007

000019dc <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
    19dc:	b480      	push	{r7}
    19de:	b087      	sub	sp, #28
    19e0:	af00      	add	r7, sp, #0
    19e2:	4603      	mov	r3, r0
    19e4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
    19e6:	2300      	movs	r3, #0
    19e8:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
    19ea:	2300      	movs	r3, #0
    19ec:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
    19ee:	2300      	movs	r3, #0
    19f0:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
    19f2:	79fb      	ldrb	r3, [r7, #7]
    19f4:	095b      	lsrs	r3, r3, #5
    19f6:	b2db      	uxtb	r3, r3
    19f8:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
    19fa:	68fb      	ldr	r3, [r7, #12]
    19fc:	2b01      	cmp	r3, #1
    19fe:	d103      	bne.n	1a08 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
    1a00:	4b12      	ldr	r3, [pc, #72]	; (1a4c <RCC_GetFlagStatus+0x70>)
    1a02:	681b      	ldr	r3, [r3, #0]
    1a04:	617b      	str	r3, [r7, #20]
    1a06:	e009      	b.n	1a1c <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
    1a08:	68fb      	ldr	r3, [r7, #12]
    1a0a:	2b02      	cmp	r3, #2
    1a0c:	d103      	bne.n	1a16 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
    1a0e:	4b0f      	ldr	r3, [pc, #60]	; (1a4c <RCC_GetFlagStatus+0x70>)
    1a10:	6a1b      	ldr	r3, [r3, #32]
    1a12:	617b      	str	r3, [r7, #20]
    1a14:	e002      	b.n	1a1c <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
    1a16:	4b0d      	ldr	r3, [pc, #52]	; (1a4c <RCC_GetFlagStatus+0x70>)
    1a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1a1a:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
    1a1c:	79fb      	ldrb	r3, [r7, #7]
    1a1e:	f003 031f 	and.w	r3, r3, #31
    1a22:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
    1a24:	697a      	ldr	r2, [r7, #20]
    1a26:	68fb      	ldr	r3, [r7, #12]
    1a28:	fa22 f303 	lsr.w	r3, r2, r3
    1a2c:	f003 0301 	and.w	r3, r3, #1
    1a30:	2b00      	cmp	r3, #0
    1a32:	d002      	beq.n	1a3a <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
    1a34:	2301      	movs	r3, #1
    1a36:	74fb      	strb	r3, [r7, #19]
    1a38:	e001      	b.n	1a3e <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
    1a3a:	2300      	movs	r3, #0
    1a3c:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
    1a3e:	7cfb      	ldrb	r3, [r7, #19]
}
    1a40:	4618      	mov	r0, r3
    1a42:	371c      	adds	r7, #28
    1a44:	46bd      	mov	sp, r7
    1a46:	bc80      	pop	{r7}
    1a48:	4770      	bx	lr
    1a4a:	bf00      	nop
    1a4c:	40021000 	.word	0x40021000

00001a50 <RCC_ClearFlag>:
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
    1a50:	b480      	push	{r7}
    1a52:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
    1a54:	4b04      	ldr	r3, [pc, #16]	; (1a68 <RCC_ClearFlag+0x18>)
    1a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1a58:	4a03      	ldr	r2, [pc, #12]	; (1a68 <RCC_ClearFlag+0x18>)
    1a5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    1a5e:	6253      	str	r3, [r2, #36]	; 0x24
}
    1a60:	bf00      	nop
    1a62:	46bd      	mov	sp, r7
    1a64:	bc80      	pop	{r7}
    1a66:	4770      	bx	lr
    1a68:	40021000 	.word	0x40021000

00001a6c <RCC_GetITStatus>:
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *   
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
    1a6c:	b480      	push	{r7}
    1a6e:	b085      	sub	sp, #20
    1a70:	af00      	add	r7, sp, #0
    1a72:	4603      	mov	r3, r0
    1a74:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
    1a76:	2300      	movs	r3, #0
    1a78:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
    1a7a:	4b08      	ldr	r3, [pc, #32]	; (1a9c <RCC_GetITStatus+0x30>)
    1a7c:	689a      	ldr	r2, [r3, #8]
    1a7e:	79fb      	ldrb	r3, [r7, #7]
    1a80:	4013      	ands	r3, r2
    1a82:	2b00      	cmp	r3, #0
    1a84:	d002      	beq.n	1a8c <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
    1a86:	2301      	movs	r3, #1
    1a88:	73fb      	strb	r3, [r7, #15]
    1a8a:	e001      	b.n	1a90 <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
    1a8c:	2300      	movs	r3, #0
    1a8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the RCC_IT status */
  return  bitstatus;
    1a90:	7bfb      	ldrb	r3, [r7, #15]
}
    1a92:	4618      	mov	r0, r3
    1a94:	3714      	adds	r7, #20
    1a96:	46bd      	mov	sp, r7
    1a98:	bc80      	pop	{r7}
    1a9a:	4770      	bx	lr
    1a9c:	40021000 	.word	0x40021000

00001aa0 <RCC_ClearITPendingBit>:
  *   
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
    1aa0:	b480      	push	{r7}
    1aa2:	b083      	sub	sp, #12
    1aa4:	af00      	add	r7, sp, #0
    1aa6:	4603      	mov	r3, r0
    1aa8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
    1aaa:	4a04      	ldr	r2, [pc, #16]	; (1abc <RCC_ClearITPendingBit+0x1c>)
    1aac:	79fb      	ldrb	r3, [r7, #7]
    1aae:	7013      	strb	r3, [r2, #0]
}
    1ab0:	bf00      	nop
    1ab2:	370c      	adds	r7, #12
    1ab4:	46bd      	mov	sp, r7
    1ab6:	bc80      	pop	{r7}
    1ab8:	4770      	bx	lr
    1aba:	bf00      	nop
    1abc:	4002100a 	.word	0x4002100a

00001ac0 <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
    1ac0:	b580      	push	{r7, lr}
    1ac2:	b082      	sub	sp, #8
    1ac4:	af00      	add	r7, sp, #0
    1ac6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
    1ac8:	687b      	ldr	r3, [r7, #4]
    1aca:	4a2f      	ldr	r2, [pc, #188]	; (1b88 <GPIO_DeInit+0xc8>)
    1acc:	4293      	cmp	r3, r2
    1ace:	d108      	bne.n	1ae2 <GPIO_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
    1ad0:	2101      	movs	r1, #1
    1ad2:	2004      	movs	r0, #4
    1ad4:	f7ff ff16 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
    1ad8:	2100      	movs	r1, #0
    1ada:	2004      	movs	r0, #4
    1adc:	f7ff ff12 	bl	1904 <RCC_APB2PeriphResetCmd>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    }
  }
}
    1ae0:	e04e      	b.n	1b80 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOB)
    1ae2:	687b      	ldr	r3, [r7, #4]
    1ae4:	4a29      	ldr	r2, [pc, #164]	; (1b8c <GPIO_DeInit+0xcc>)
    1ae6:	4293      	cmp	r3, r2
    1ae8:	d108      	bne.n	1afc <GPIO_DeInit+0x3c>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
    1aea:	2101      	movs	r1, #1
    1aec:	2008      	movs	r0, #8
    1aee:	f7ff ff09 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
    1af2:	2100      	movs	r1, #0
    1af4:	2008      	movs	r0, #8
    1af6:	f7ff ff05 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    1afa:	e041      	b.n	1b80 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOC)
    1afc:	687b      	ldr	r3, [r7, #4]
    1afe:	4a24      	ldr	r2, [pc, #144]	; (1b90 <GPIO_DeInit+0xd0>)
    1b00:	4293      	cmp	r3, r2
    1b02:	d108      	bne.n	1b16 <GPIO_DeInit+0x56>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
    1b04:	2101      	movs	r1, #1
    1b06:	2010      	movs	r0, #16
    1b08:	f7ff fefc 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
    1b0c:	2100      	movs	r1, #0
    1b0e:	2010      	movs	r0, #16
    1b10:	f7ff fef8 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    1b14:	e034      	b.n	1b80 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOD)
    1b16:	687b      	ldr	r3, [r7, #4]
    1b18:	4a1e      	ldr	r2, [pc, #120]	; (1b94 <GPIO_DeInit+0xd4>)
    1b1a:	4293      	cmp	r3, r2
    1b1c:	d108      	bne.n	1b30 <GPIO_DeInit+0x70>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
    1b1e:	2101      	movs	r1, #1
    1b20:	2020      	movs	r0, #32
    1b22:	f7ff feef 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
    1b26:	2100      	movs	r1, #0
    1b28:	2020      	movs	r0, #32
    1b2a:	f7ff feeb 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    1b2e:	e027      	b.n	1b80 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOE)
    1b30:	687b      	ldr	r3, [r7, #4]
    1b32:	4a19      	ldr	r2, [pc, #100]	; (1b98 <GPIO_DeInit+0xd8>)
    1b34:	4293      	cmp	r3, r2
    1b36:	d108      	bne.n	1b4a <GPIO_DeInit+0x8a>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
    1b38:	2101      	movs	r1, #1
    1b3a:	2040      	movs	r0, #64	; 0x40
    1b3c:	f7ff fee2 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
    1b40:	2100      	movs	r1, #0
    1b42:	2040      	movs	r0, #64	; 0x40
    1b44:	f7ff fede 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    1b48:	e01a      	b.n	1b80 <GPIO_DeInit+0xc0>
  else if (GPIOx == GPIOF)
    1b4a:	687b      	ldr	r3, [r7, #4]
    1b4c:	4a13      	ldr	r2, [pc, #76]	; (1b9c <GPIO_DeInit+0xdc>)
    1b4e:	4293      	cmp	r3, r2
    1b50:	d108      	bne.n	1b64 <GPIO_DeInit+0xa4>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
    1b52:	2101      	movs	r1, #1
    1b54:	2080      	movs	r0, #128	; 0x80
    1b56:	f7ff fed5 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
    1b5a:	2100      	movs	r1, #0
    1b5c:	2080      	movs	r0, #128	; 0x80
    1b5e:	f7ff fed1 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    1b62:	e00d      	b.n	1b80 <GPIO_DeInit+0xc0>
    if (GPIOx == GPIOG)
    1b64:	687b      	ldr	r3, [r7, #4]
    1b66:	4a0e      	ldr	r2, [pc, #56]	; (1ba0 <GPIO_DeInit+0xe0>)
    1b68:	4293      	cmp	r3, r2
    1b6a:	d109      	bne.n	1b80 <GPIO_DeInit+0xc0>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
    1b6c:	2101      	movs	r1, #1
    1b6e:	f44f 7080 	mov.w	r0, #256	; 0x100
    1b72:	f7ff fec7 	bl	1904 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    1b76:	2100      	movs	r1, #0
    1b78:	f44f 7080 	mov.w	r0, #256	; 0x100
    1b7c:	f7ff fec2 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    1b80:	bf00      	nop
    1b82:	3708      	adds	r7, #8
    1b84:	46bd      	mov	sp, r7
    1b86:	bd80      	pop	{r7, pc}
    1b88:	40010800 	.word	0x40010800
    1b8c:	40010c00 	.word	0x40010c00
    1b90:	40011000 	.word	0x40011000
    1b94:	40011400 	.word	0x40011400
    1b98:	40011800 	.word	0x40011800
    1b9c:	40011c00 	.word	0x40011c00
    1ba0:	40012000 	.word	0x40012000

00001ba4 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
    1ba4:	b580      	push	{r7, lr}
    1ba6:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
    1ba8:	2101      	movs	r1, #1
    1baa:	2001      	movs	r0, #1
    1bac:	f7ff feaa 	bl	1904 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
    1bb0:	2100      	movs	r1, #0
    1bb2:	2001      	movs	r0, #1
    1bb4:	f7ff fea6 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    1bb8:	bf00      	nop
    1bba:	bd80      	pop	{r7, pc}

00001bbc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
    1bbc:	b480      	push	{r7}
    1bbe:	b089      	sub	sp, #36	; 0x24
    1bc0:	af00      	add	r7, sp, #0
    1bc2:	6078      	str	r0, [r7, #4]
    1bc4:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
    1bc6:	2300      	movs	r3, #0
    1bc8:	61fb      	str	r3, [r7, #28]
    1bca:	2300      	movs	r3, #0
    1bcc:	613b      	str	r3, [r7, #16]
    1bce:	2300      	movs	r3, #0
    1bd0:	61bb      	str	r3, [r7, #24]
    1bd2:	2300      	movs	r3, #0
    1bd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
    1bd6:	2300      	movs	r3, #0
    1bd8:	617b      	str	r3, [r7, #20]
    1bda:	2300      	movs	r3, #0
    1bdc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
    1bde:	683b      	ldr	r3, [r7, #0]
    1be0:	78db      	ldrb	r3, [r3, #3]
    1be2:	f003 030f 	and.w	r3, r3, #15
    1be6:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
    1be8:	683b      	ldr	r3, [r7, #0]
    1bea:	78db      	ldrb	r3, [r3, #3]
    1bec:	f003 0310 	and.w	r3, r3, #16
    1bf0:	2b00      	cmp	r3, #0
    1bf2:	d005      	beq.n	1c00 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
    1bf4:	683b      	ldr	r3, [r7, #0]
    1bf6:	789b      	ldrb	r3, [r3, #2]
    1bf8:	461a      	mov	r2, r3
    1bfa:	69fb      	ldr	r3, [r7, #28]
    1bfc:	4313      	orrs	r3, r2
    1bfe:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
    1c00:	683b      	ldr	r3, [r7, #0]
    1c02:	881b      	ldrh	r3, [r3, #0]
    1c04:	b2db      	uxtb	r3, r3
    1c06:	2b00      	cmp	r3, #0
    1c08:	d044      	beq.n	1c94 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
    1c0a:	687b      	ldr	r3, [r7, #4]
    1c0c:	681b      	ldr	r3, [r3, #0]
    1c0e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1c10:	2300      	movs	r3, #0
    1c12:	61bb      	str	r3, [r7, #24]
    1c14:	e038      	b.n	1c88 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
    1c16:	2201      	movs	r2, #1
    1c18:	69bb      	ldr	r3, [r7, #24]
    1c1a:	fa02 f303 	lsl.w	r3, r2, r3
    1c1e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
    1c20:	683b      	ldr	r3, [r7, #0]
    1c22:	881b      	ldrh	r3, [r3, #0]
    1c24:	461a      	mov	r2, r3
    1c26:	68fb      	ldr	r3, [r7, #12]
    1c28:	4013      	ands	r3, r2
    1c2a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    1c2c:	693a      	ldr	r2, [r7, #16]
    1c2e:	68fb      	ldr	r3, [r7, #12]
    1c30:	429a      	cmp	r2, r3
    1c32:	d126      	bne.n	1c82 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
    1c34:	69bb      	ldr	r3, [r7, #24]
    1c36:	009b      	lsls	r3, r3, #2
    1c38:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    1c3a:	220f      	movs	r2, #15
    1c3c:	68fb      	ldr	r3, [r7, #12]
    1c3e:	fa02 f303 	lsl.w	r3, r2, r3
    1c42:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    1c44:	68bb      	ldr	r3, [r7, #8]
    1c46:	43db      	mvns	r3, r3
    1c48:	697a      	ldr	r2, [r7, #20]
    1c4a:	4013      	ands	r3, r2
    1c4c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    1c4e:	69fa      	ldr	r2, [r7, #28]
    1c50:	68fb      	ldr	r3, [r7, #12]
    1c52:	fa02 f303 	lsl.w	r3, r2, r3
    1c56:	697a      	ldr	r2, [r7, #20]
    1c58:	4313      	orrs	r3, r2
    1c5a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    1c5c:	683b      	ldr	r3, [r7, #0]
    1c5e:	78db      	ldrb	r3, [r3, #3]
    1c60:	2b28      	cmp	r3, #40	; 0x28
    1c62:	d105      	bne.n	1c70 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
    1c64:	2201      	movs	r2, #1
    1c66:	69bb      	ldr	r3, [r7, #24]
    1c68:	409a      	lsls	r2, r3
    1c6a:	687b      	ldr	r3, [r7, #4]
    1c6c:	615a      	str	r2, [r3, #20]
    1c6e:	e008      	b.n	1c82 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    1c70:	683b      	ldr	r3, [r7, #0]
    1c72:	78db      	ldrb	r3, [r3, #3]
    1c74:	2b48      	cmp	r3, #72	; 0x48
    1c76:	d104      	bne.n	1c82 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
    1c78:	2201      	movs	r2, #1
    1c7a:	69bb      	ldr	r3, [r7, #24]
    1c7c:	409a      	lsls	r2, r3
    1c7e:	687b      	ldr	r3, [r7, #4]
    1c80:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1c82:	69bb      	ldr	r3, [r7, #24]
    1c84:	3301      	adds	r3, #1
    1c86:	61bb      	str	r3, [r7, #24]
    1c88:	69bb      	ldr	r3, [r7, #24]
    1c8a:	2b07      	cmp	r3, #7
    1c8c:	d9c3      	bls.n	1c16 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
    1c8e:	687b      	ldr	r3, [r7, #4]
    1c90:	697a      	ldr	r2, [r7, #20]
    1c92:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
    1c94:	683b      	ldr	r3, [r7, #0]
    1c96:	881b      	ldrh	r3, [r3, #0]
    1c98:	2bff      	cmp	r3, #255	; 0xff
    1c9a:	d946      	bls.n	1d2a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
    1c9c:	687b      	ldr	r3, [r7, #4]
    1c9e:	685b      	ldr	r3, [r3, #4]
    1ca0:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1ca2:	2300      	movs	r3, #0
    1ca4:	61bb      	str	r3, [r7, #24]
    1ca6:	e03a      	b.n	1d1e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
    1ca8:	69bb      	ldr	r3, [r7, #24]
    1caa:	3308      	adds	r3, #8
    1cac:	2201      	movs	r2, #1
    1cae:	fa02 f303 	lsl.w	r3, r2, r3
    1cb2:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
    1cb4:	683b      	ldr	r3, [r7, #0]
    1cb6:	881b      	ldrh	r3, [r3, #0]
    1cb8:	461a      	mov	r2, r3
    1cba:	68fb      	ldr	r3, [r7, #12]
    1cbc:	4013      	ands	r3, r2
    1cbe:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    1cc0:	693a      	ldr	r2, [r7, #16]
    1cc2:	68fb      	ldr	r3, [r7, #12]
    1cc4:	429a      	cmp	r2, r3
    1cc6:	d127      	bne.n	1d18 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
    1cc8:	69bb      	ldr	r3, [r7, #24]
    1cca:	009b      	lsls	r3, r3, #2
    1ccc:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    1cce:	220f      	movs	r2, #15
    1cd0:	68fb      	ldr	r3, [r7, #12]
    1cd2:	fa02 f303 	lsl.w	r3, r2, r3
    1cd6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    1cd8:	68bb      	ldr	r3, [r7, #8]
    1cda:	43db      	mvns	r3, r3
    1cdc:	697a      	ldr	r2, [r7, #20]
    1cde:	4013      	ands	r3, r2
    1ce0:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    1ce2:	69fa      	ldr	r2, [r7, #28]
    1ce4:	68fb      	ldr	r3, [r7, #12]
    1ce6:	fa02 f303 	lsl.w	r3, r2, r3
    1cea:	697a      	ldr	r2, [r7, #20]
    1cec:	4313      	orrs	r3, r2
    1cee:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    1cf0:	683b      	ldr	r3, [r7, #0]
    1cf2:	78db      	ldrb	r3, [r3, #3]
    1cf4:	2b28      	cmp	r3, #40	; 0x28
    1cf6:	d105      	bne.n	1d04 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
    1cf8:	69bb      	ldr	r3, [r7, #24]
    1cfa:	3308      	adds	r3, #8
    1cfc:	2201      	movs	r2, #1
    1cfe:	409a      	lsls	r2, r3
    1d00:	687b      	ldr	r3, [r7, #4]
    1d02:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    1d04:	683b      	ldr	r3, [r7, #0]
    1d06:	78db      	ldrb	r3, [r3, #3]
    1d08:	2b48      	cmp	r3, #72	; 0x48
    1d0a:	d105      	bne.n	1d18 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
    1d0c:	69bb      	ldr	r3, [r7, #24]
    1d0e:	3308      	adds	r3, #8
    1d10:	2201      	movs	r2, #1
    1d12:	409a      	lsls	r2, r3
    1d14:	687b      	ldr	r3, [r7, #4]
    1d16:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1d18:	69bb      	ldr	r3, [r7, #24]
    1d1a:	3301      	adds	r3, #1
    1d1c:	61bb      	str	r3, [r7, #24]
    1d1e:	69bb      	ldr	r3, [r7, #24]
    1d20:	2b07      	cmp	r3, #7
    1d22:	d9c1      	bls.n	1ca8 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
    1d24:	687b      	ldr	r3, [r7, #4]
    1d26:	697a      	ldr	r2, [r7, #20]
    1d28:	605a      	str	r2, [r3, #4]
  }
}
    1d2a:	bf00      	nop
    1d2c:	3724      	adds	r7, #36	; 0x24
    1d2e:	46bd      	mov	sp, r7
    1d30:	bc80      	pop	{r7}
    1d32:	4770      	bx	lr

00001d34 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
    1d34:	b480      	push	{r7}
    1d36:	b083      	sub	sp, #12
    1d38:	af00      	add	r7, sp, #0
    1d3a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
    1d3c:	687b      	ldr	r3, [r7, #4]
    1d3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
    1d42:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
    1d44:	687b      	ldr	r3, [r7, #4]
    1d46:	2202      	movs	r2, #2
    1d48:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
    1d4a:	687b      	ldr	r3, [r7, #4]
    1d4c:	2204      	movs	r2, #4
    1d4e:	70da      	strb	r2, [r3, #3]
}
    1d50:	bf00      	nop
    1d52:	370c      	adds	r7, #12
    1d54:	46bd      	mov	sp, r7
    1d56:	bc80      	pop	{r7}
    1d58:	4770      	bx	lr

00001d5a <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1d5a:	b480      	push	{r7}
    1d5c:	b085      	sub	sp, #20
    1d5e:	af00      	add	r7, sp, #0
    1d60:	6078      	str	r0, [r7, #4]
    1d62:	460b      	mov	r3, r1
    1d64:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    1d66:	2300      	movs	r3, #0
    1d68:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
    1d6a:	687b      	ldr	r3, [r7, #4]
    1d6c:	689a      	ldr	r2, [r3, #8]
    1d6e:	887b      	ldrh	r3, [r7, #2]
    1d70:	4013      	ands	r3, r2
    1d72:	2b00      	cmp	r3, #0
    1d74:	d002      	beq.n	1d7c <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
    1d76:	2301      	movs	r3, #1
    1d78:	73fb      	strb	r3, [r7, #15]
    1d7a:	e001      	b.n	1d80 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    1d7c:	2300      	movs	r3, #0
    1d7e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    1d80:	7bfb      	ldrb	r3, [r7, #15]
}
    1d82:	4618      	mov	r0, r3
    1d84:	3714      	adds	r7, #20
    1d86:	46bd      	mov	sp, r7
    1d88:	bc80      	pop	{r7}
    1d8a:	4770      	bx	lr

00001d8c <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
    1d8c:	b480      	push	{r7}
    1d8e:	b083      	sub	sp, #12
    1d90:	af00      	add	r7, sp, #0
    1d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
    1d94:	687b      	ldr	r3, [r7, #4]
    1d96:	689b      	ldr	r3, [r3, #8]
    1d98:	b29b      	uxth	r3, r3
}
    1d9a:	4618      	mov	r0, r3
    1d9c:	370c      	adds	r7, #12
    1d9e:	46bd      	mov	sp, r7
    1da0:	bc80      	pop	{r7}
    1da2:	4770      	bx	lr

00001da4 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1da4:	b480      	push	{r7}
    1da6:	b085      	sub	sp, #20
    1da8:	af00      	add	r7, sp, #0
    1daa:	6078      	str	r0, [r7, #4]
    1dac:	460b      	mov	r3, r1
    1dae:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    1db0:	2300      	movs	r3, #0
    1db2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
    1db4:	687b      	ldr	r3, [r7, #4]
    1db6:	68da      	ldr	r2, [r3, #12]
    1db8:	887b      	ldrh	r3, [r7, #2]
    1dba:	4013      	ands	r3, r2
    1dbc:	2b00      	cmp	r3, #0
    1dbe:	d002      	beq.n	1dc6 <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
    1dc0:	2301      	movs	r3, #1
    1dc2:	73fb      	strb	r3, [r7, #15]
    1dc4:	e001      	b.n	1dca <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    1dc6:	2300      	movs	r3, #0
    1dc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    1dca:	7bfb      	ldrb	r3, [r7, #15]
}
    1dcc:	4618      	mov	r0, r3
    1dce:	3714      	adds	r7, #20
    1dd0:	46bd      	mov	sp, r7
    1dd2:	bc80      	pop	{r7}
    1dd4:	4770      	bx	lr

00001dd6 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
    1dd6:	b480      	push	{r7}
    1dd8:	b083      	sub	sp, #12
    1dda:	af00      	add	r7, sp, #0
    1ddc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
    1dde:	687b      	ldr	r3, [r7, #4]
    1de0:	68db      	ldr	r3, [r3, #12]
    1de2:	b29b      	uxth	r3, r3
}
    1de4:	4618      	mov	r0, r3
    1de6:	370c      	adds	r7, #12
    1de8:	46bd      	mov	sp, r7
    1dea:	bc80      	pop	{r7}
    1dec:	4770      	bx	lr

00001dee <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1dee:	b480      	push	{r7}
    1df0:	b083      	sub	sp, #12
    1df2:	af00      	add	r7, sp, #0
    1df4:	6078      	str	r0, [r7, #4]
    1df6:	460b      	mov	r3, r1
    1df8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
    1dfa:	887a      	ldrh	r2, [r7, #2]
    1dfc:	687b      	ldr	r3, [r7, #4]
    1dfe:	611a      	str	r2, [r3, #16]
}
    1e00:	bf00      	nop
    1e02:	370c      	adds	r7, #12
    1e04:	46bd      	mov	sp, r7
    1e06:	bc80      	pop	{r7}
    1e08:	4770      	bx	lr

00001e0a <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1e0a:	b480      	push	{r7}
    1e0c:	b083      	sub	sp, #12
    1e0e:	af00      	add	r7, sp, #0
    1e10:	6078      	str	r0, [r7, #4]
    1e12:	460b      	mov	r3, r1
    1e14:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
    1e16:	887a      	ldrh	r2, [r7, #2]
    1e18:	687b      	ldr	r3, [r7, #4]
    1e1a:	615a      	str	r2, [r3, #20]
}
    1e1c:	bf00      	nop
    1e1e:	370c      	adds	r7, #12
    1e20:	46bd      	mov	sp, r7
    1e22:	bc80      	pop	{r7}
    1e24:	4770      	bx	lr

00001e26 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
    1e26:	b480      	push	{r7}
    1e28:	b083      	sub	sp, #12
    1e2a:	af00      	add	r7, sp, #0
    1e2c:	6078      	str	r0, [r7, #4]
    1e2e:	460b      	mov	r3, r1
    1e30:	807b      	strh	r3, [r7, #2]
    1e32:	4613      	mov	r3, r2
    1e34:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
    1e36:	787b      	ldrb	r3, [r7, #1]
    1e38:	2b00      	cmp	r3, #0
    1e3a:	d003      	beq.n	1e44 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
    1e3c:	887a      	ldrh	r2, [r7, #2]
    1e3e:	687b      	ldr	r3, [r7, #4]
    1e40:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
    1e42:	e002      	b.n	1e4a <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
    1e44:	887a      	ldrh	r2, [r7, #2]
    1e46:	687b      	ldr	r3, [r7, #4]
    1e48:	615a      	str	r2, [r3, #20]
}
    1e4a:	bf00      	nop
    1e4c:	370c      	adds	r7, #12
    1e4e:	46bd      	mov	sp, r7
    1e50:	bc80      	pop	{r7}
    1e52:	4770      	bx	lr

00001e54 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
    1e54:	b480      	push	{r7}
    1e56:	b083      	sub	sp, #12
    1e58:	af00      	add	r7, sp, #0
    1e5a:	6078      	str	r0, [r7, #4]
    1e5c:	460b      	mov	r3, r1
    1e5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
    1e60:	887a      	ldrh	r2, [r7, #2]
    1e62:	687b      	ldr	r3, [r7, #4]
    1e64:	60da      	str	r2, [r3, #12]
}
    1e66:	bf00      	nop
    1e68:	370c      	adds	r7, #12
    1e6a:	46bd      	mov	sp, r7
    1e6c:	bc80      	pop	{r7}
    1e6e:	4770      	bx	lr

00001e70 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1e70:	b480      	push	{r7}
    1e72:	b085      	sub	sp, #20
    1e74:	af00      	add	r7, sp, #0
    1e76:	6078      	str	r0, [r7, #4]
    1e78:	460b      	mov	r3, r1
    1e7a:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0x00010000;
    1e7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1e80:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
    1e82:	887b      	ldrh	r3, [r7, #2]
    1e84:	68fa      	ldr	r2, [r7, #12]
    1e86:	4313      	orrs	r3, r2
    1e88:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    1e8a:	687b      	ldr	r3, [r7, #4]
    1e8c:	68fa      	ldr	r2, [r7, #12]
    1e8e:	619a      	str	r2, [r3, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
    1e90:	887a      	ldrh	r2, [r7, #2]
    1e92:	687b      	ldr	r3, [r7, #4]
    1e94:	619a      	str	r2, [r3, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    1e96:	687b      	ldr	r3, [r7, #4]
    1e98:	68fa      	ldr	r2, [r7, #12]
    1e9a:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    1e9c:	687b      	ldr	r3, [r7, #4]
    1e9e:	699b      	ldr	r3, [r3, #24]
    1ea0:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    1ea2:	687b      	ldr	r3, [r7, #4]
    1ea4:	699b      	ldr	r3, [r3, #24]
    1ea6:	60fb      	str	r3, [r7, #12]
}
    1ea8:	bf00      	nop
    1eaa:	3714      	adds	r7, #20
    1eac:	46bd      	mov	sp, r7
    1eae:	bc80      	pop	{r7}
    1eb0:	4770      	bx	lr

00001eb2 <GPIO_EventOutputConfig>:
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    1eb2:	b480      	push	{r7}
    1eb4:	b085      	sub	sp, #20
    1eb6:	af00      	add	r7, sp, #0
    1eb8:	4603      	mov	r3, r0
    1eba:	460a      	mov	r2, r1
    1ebc:	71fb      	strb	r3, [r7, #7]
    1ebe:	4613      	mov	r3, r2
    1ec0:	71bb      	strb	r3, [r7, #6]
  uint32_t tmpreg = 0x00;
    1ec2:	2300      	movs	r3, #0
    1ec4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
    1ec6:	4b0c      	ldr	r3, [pc, #48]	; (1ef8 <GPIO_EventOutputConfig+0x46>)
    1ec8:	681b      	ldr	r3, [r3, #0]
    1eca:	60fb      	str	r3, [r7, #12]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
    1ecc:	68fa      	ldr	r2, [r7, #12]
    1ece:	f64f 7380 	movw	r3, #65408	; 0xff80
    1ed2:	4013      	ands	r3, r2
    1ed4:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
    1ed6:	79fb      	ldrb	r3, [r7, #7]
    1ed8:	011b      	lsls	r3, r3, #4
    1eda:	68fa      	ldr	r2, [r7, #12]
    1edc:	4313      	orrs	r3, r2
    1ede:	60fb      	str	r3, [r7, #12]
  tmpreg |= GPIO_PinSource;
    1ee0:	79bb      	ldrb	r3, [r7, #6]
    1ee2:	68fa      	ldr	r2, [r7, #12]
    1ee4:	4313      	orrs	r3, r2
    1ee6:	60fb      	str	r3, [r7, #12]
  AFIO->EVCR = tmpreg;
    1ee8:	4a03      	ldr	r2, [pc, #12]	; (1ef8 <GPIO_EventOutputConfig+0x46>)
    1eea:	68fb      	ldr	r3, [r7, #12]
    1eec:	6013      	str	r3, [r2, #0]
}
    1eee:	bf00      	nop
    1ef0:	3714      	adds	r7, #20
    1ef2:	46bd      	mov	sp, r7
    1ef4:	bc80      	pop	{r7}
    1ef6:	4770      	bx	lr
    1ef8:	40010000 	.word	0x40010000

00001efc <GPIO_EventOutputCmd>:
  * @param  NewState: new state of the Event output.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_EventOutputCmd(FunctionalState NewState)
{
    1efc:	b480      	push	{r7}
    1efe:	b083      	sub	sp, #12
    1f00:	af00      	add	r7, sp, #0
    1f02:	4603      	mov	r3, r0
    1f04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
    1f06:	4a04      	ldr	r2, [pc, #16]	; (1f18 <GPIO_EventOutputCmd+0x1c>)
    1f08:	79fb      	ldrb	r3, [r7, #7]
    1f0a:	6013      	str	r3, [r2, #0]
}
    1f0c:	bf00      	nop
    1f0e:	370c      	adds	r7, #12
    1f10:	46bd      	mov	sp, r7
    1f12:	bc80      	pop	{r7}
    1f14:	4770      	bx	lr
    1f16:	bf00      	nop
    1f18:	4220001c 	.word	0x4220001c

00001f1c <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
    1f1c:	b480      	push	{r7}
    1f1e:	b087      	sub	sp, #28
    1f20:	af00      	add	r7, sp, #0
    1f22:	6078      	str	r0, [r7, #4]
    1f24:	460b      	mov	r3, r1
    1f26:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
    1f28:	2300      	movs	r3, #0
    1f2a:	613b      	str	r3, [r7, #16]
    1f2c:	2300      	movs	r3, #0
    1f2e:	60fb      	str	r3, [r7, #12]
    1f30:	2300      	movs	r3, #0
    1f32:	617b      	str	r3, [r7, #20]
    1f34:	2300      	movs	r3, #0
    1f36:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
    1f38:	687b      	ldr	r3, [r7, #4]
    1f3a:	2b00      	cmp	r3, #0
    1f3c:	da03      	bge.n	1f46 <GPIO_PinRemapConfig+0x2a>
  {
    tmpreg = AFIO->MAPR2;
    1f3e:	4b2e      	ldr	r3, [pc, #184]	; (1ff8 <GPIO_PinRemapConfig+0xdc>)
    1f40:	69db      	ldr	r3, [r3, #28]
    1f42:	617b      	str	r3, [r7, #20]
    1f44:	e002      	b.n	1f4c <GPIO_PinRemapConfig+0x30>
  }
  else
  {
    tmpreg = AFIO->MAPR;
    1f46:	4b2c      	ldr	r3, [pc, #176]	; (1ff8 <GPIO_PinRemapConfig+0xdc>)
    1f48:	685b      	ldr	r3, [r3, #4]
    1f4a:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
    1f4c:	687b      	ldr	r3, [r7, #4]
    1f4e:	0c1b      	lsrs	r3, r3, #16
    1f50:	f003 030f 	and.w	r3, r3, #15
    1f54:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
    1f56:	687b      	ldr	r3, [r7, #4]
    1f58:	b29b      	uxth	r3, r3
    1f5a:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
    1f5c:	687b      	ldr	r3, [r7, #4]
    1f5e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    1f62:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
    1f66:	d10a      	bne.n	1f7e <GPIO_PinRemapConfig+0x62>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    1f68:	697b      	ldr	r3, [r7, #20]
    1f6a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    1f6e:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
    1f70:	4b21      	ldr	r3, [pc, #132]	; (1ff8 <GPIO_PinRemapConfig+0xdc>)
    1f72:	685b      	ldr	r3, [r3, #4]
    1f74:	4a20      	ldr	r2, [pc, #128]	; (1ff8 <GPIO_PinRemapConfig+0xdc>)
    1f76:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    1f7a:	6053      	str	r3, [r2, #4]
    1f7c:	e021      	b.n	1fc2 <GPIO_PinRemapConfig+0xa6>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
    1f7e:	687b      	ldr	r3, [r7, #4]
    1f80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    1f84:	2b00      	cmp	r3, #0
    1f86:	d00e      	beq.n	1fa6 <GPIO_PinRemapConfig+0x8a>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    1f88:	2203      	movs	r2, #3
    1f8a:	68bb      	ldr	r3, [r7, #8]
    1f8c:	fa02 f303 	lsl.w	r3, r2, r3
    1f90:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
    1f92:	68fb      	ldr	r3, [r7, #12]
    1f94:	43db      	mvns	r3, r3
    1f96:	697a      	ldr	r2, [r7, #20]
    1f98:	4013      	ands	r3, r2
    1f9a:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1f9c:	697b      	ldr	r3, [r7, #20]
    1f9e:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    1fa2:	617b      	str	r3, [r7, #20]
    1fa4:	e00d      	b.n	1fc2 <GPIO_PinRemapConfig+0xa6>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    1fa6:	687b      	ldr	r3, [r7, #4]
    1fa8:	0d5b      	lsrs	r3, r3, #21
    1faa:	011b      	lsls	r3, r3, #4
    1fac:	693a      	ldr	r2, [r7, #16]
    1fae:	fa02 f303 	lsl.w	r3, r2, r3
    1fb2:	43db      	mvns	r3, r3
    1fb4:	697a      	ldr	r2, [r7, #20]
    1fb6:	4013      	ands	r3, r2
    1fb8:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1fba:	697b      	ldr	r3, [r7, #20]
    1fbc:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    1fc0:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
    1fc2:	78fb      	ldrb	r3, [r7, #3]
    1fc4:	2b00      	cmp	r3, #0
    1fc6:	d008      	beq.n	1fda <GPIO_PinRemapConfig+0xbe>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
    1fc8:	687b      	ldr	r3, [r7, #4]
    1fca:	0d5b      	lsrs	r3, r3, #21
    1fcc:	011b      	lsls	r3, r3, #4
    1fce:	693a      	ldr	r2, [r7, #16]
    1fd0:	fa02 f303 	lsl.w	r3, r2, r3
    1fd4:	697a      	ldr	r2, [r7, #20]
    1fd6:	4313      	orrs	r3, r2
    1fd8:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
    1fda:	687b      	ldr	r3, [r7, #4]
    1fdc:	2b00      	cmp	r3, #0
    1fde:	da03      	bge.n	1fe8 <GPIO_PinRemapConfig+0xcc>
  {
    AFIO->MAPR2 = tmpreg;
    1fe0:	4a05      	ldr	r2, [pc, #20]	; (1ff8 <GPIO_PinRemapConfig+0xdc>)
    1fe2:	697b      	ldr	r3, [r7, #20]
    1fe4:	61d3      	str	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
  }  
}
    1fe6:	e002      	b.n	1fee <GPIO_PinRemapConfig+0xd2>
    AFIO->MAPR = tmpreg;
    1fe8:	4a03      	ldr	r2, [pc, #12]	; (1ff8 <GPIO_PinRemapConfig+0xdc>)
    1fea:	697b      	ldr	r3, [r7, #20]
    1fec:	6053      	str	r3, [r2, #4]
}
    1fee:	bf00      	nop
    1ff0:	371c      	adds	r7, #28
    1ff2:	46bd      	mov	sp, r7
    1ff4:	bc80      	pop	{r7}
    1ff6:	4770      	bx	lr
    1ff8:	40010000 	.word	0x40010000

00001ffc <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    1ffc:	b480      	push	{r7}
    1ffe:	b085      	sub	sp, #20
    2000:	af00      	add	r7, sp, #0
    2002:	4603      	mov	r3, r0
    2004:	460a      	mov	r2, r1
    2006:	71fb      	strb	r3, [r7, #7]
    2008:	4613      	mov	r3, r2
    200a:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
    200c:	2300      	movs	r3, #0
    200e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
    2010:	79bb      	ldrb	r3, [r7, #6]
    2012:	f003 0303 	and.w	r3, r3, #3
    2016:	009b      	lsls	r3, r3, #2
    2018:	220f      	movs	r2, #15
    201a:	fa02 f303 	lsl.w	r3, r2, r3
    201e:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
    2020:	4a15      	ldr	r2, [pc, #84]	; (2078 <GPIO_EXTILineConfig+0x7c>)
    2022:	79bb      	ldrb	r3, [r7, #6]
    2024:	089b      	lsrs	r3, r3, #2
    2026:	b2db      	uxtb	r3, r3
    2028:	3302      	adds	r3, #2
    202a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    202e:	68fb      	ldr	r3, [r7, #12]
    2030:	43db      	mvns	r3, r3
    2032:	4811      	ldr	r0, [pc, #68]	; (2078 <GPIO_EXTILineConfig+0x7c>)
    2034:	79b9      	ldrb	r1, [r7, #6]
    2036:	0889      	lsrs	r1, r1, #2
    2038:	b2c9      	uxtb	r1, r1
    203a:	401a      	ands	r2, r3
    203c:	1c8b      	adds	r3, r1, #2
    203e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
    2042:	4a0d      	ldr	r2, [pc, #52]	; (2078 <GPIO_EXTILineConfig+0x7c>)
    2044:	79bb      	ldrb	r3, [r7, #6]
    2046:	089b      	lsrs	r3, r3, #2
    2048:	b2db      	uxtb	r3, r3
    204a:	3302      	adds	r3, #2
    204c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    2050:	79f9      	ldrb	r1, [r7, #7]
    2052:	79bb      	ldrb	r3, [r7, #6]
    2054:	f003 0303 	and.w	r3, r3, #3
    2058:	009b      	lsls	r3, r3, #2
    205a:	fa01 f303 	lsl.w	r3, r1, r3
    205e:	4806      	ldr	r0, [pc, #24]	; (2078 <GPIO_EXTILineConfig+0x7c>)
    2060:	79b9      	ldrb	r1, [r7, #6]
    2062:	0889      	lsrs	r1, r1, #2
    2064:	b2c9      	uxtb	r1, r1
    2066:	431a      	orrs	r2, r3
    2068:	1c8b      	adds	r3, r1, #2
    206a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
    206e:	bf00      	nop
    2070:	3714      	adds	r7, #20
    2072:	46bd      	mov	sp, r7
    2074:	bc80      	pop	{r7}
    2076:	4770      	bx	lr
    2078:	40010000 	.word	0x40010000

0000207c <GPIO_ETH_MediaInterfaceConfig>:
  *     @arg GPIO_ETH_MediaInterface_MII: MII mode
  *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
  * @retval None
  */
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
    207c:	b480      	push	{r7}
    207e:	b083      	sub	sp, #12
    2080:	af00      	add	r7, sp, #0
    2082:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
    2084:	4a03      	ldr	r2, [pc, #12]	; (2094 <GPIO_ETH_MediaInterfaceConfig+0x18>)
    2086:	687b      	ldr	r3, [r7, #4]
    2088:	6013      	str	r3, [r2, #0]
}
    208a:	bf00      	nop
    208c:	370c      	adds	r7, #12
    208e:	46bd      	mov	sp, r7
    2090:	bc80      	pop	{r7}
    2092:	4770      	bx	lr
    2094:	422000dc 	.word	0x422000dc

00002098 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
    2098:	b580      	push	{r7, lr}
    209a:	b082      	sub	sp, #8
    209c:	af00      	add	r7, sp, #0
    209e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
    20a0:	687b      	ldr	r3, [r7, #4]
    20a2:	4a26      	ldr	r2, [pc, #152]	; (213c <USART_DeInit+0xa4>)
    20a4:	4293      	cmp	r3, r2
    20a6:	d10a      	bne.n	20be <USART_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    20a8:	2101      	movs	r1, #1
    20aa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    20ae:	f7ff fc29 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
    20b2:	2100      	movs	r1, #0
    20b4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    20b8:	f7ff fc24 	bl	1904 <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
    20bc:	e03a      	b.n	2134 <USART_DeInit+0x9c>
  else if (USARTx == USART2)
    20be:	687b      	ldr	r3, [r7, #4]
    20c0:	4a1f      	ldr	r2, [pc, #124]	; (2140 <USART_DeInit+0xa8>)
    20c2:	4293      	cmp	r3, r2
    20c4:	d10a      	bne.n	20dc <USART_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    20c6:	2101      	movs	r1, #1
    20c8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    20cc:	f7ff fc38 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
    20d0:	2100      	movs	r1, #0
    20d2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    20d6:	f7ff fc33 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    20da:	e02b      	b.n	2134 <USART_DeInit+0x9c>
  else if (USARTx == USART3)
    20dc:	687b      	ldr	r3, [r7, #4]
    20de:	4a19      	ldr	r2, [pc, #100]	; (2144 <USART_DeInit+0xac>)
    20e0:	4293      	cmp	r3, r2
    20e2:	d10a      	bne.n	20fa <USART_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    20e4:	2101      	movs	r1, #1
    20e6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    20ea:	f7ff fc29 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
    20ee:	2100      	movs	r1, #0
    20f0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    20f4:	f7ff fc24 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    20f8:	e01c      	b.n	2134 <USART_DeInit+0x9c>
  else if (USARTx == UART4)
    20fa:	687b      	ldr	r3, [r7, #4]
    20fc:	4a12      	ldr	r2, [pc, #72]	; (2148 <USART_DeInit+0xb0>)
    20fe:	4293      	cmp	r3, r2
    2100:	d10a      	bne.n	2118 <USART_DeInit+0x80>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    2102:	2101      	movs	r1, #1
    2104:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    2108:	f7ff fc1a 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
    210c:	2100      	movs	r1, #0
    210e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    2112:	f7ff fc15 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    2116:	e00d      	b.n	2134 <USART_DeInit+0x9c>
    if (USARTx == UART5)
    2118:	687b      	ldr	r3, [r7, #4]
    211a:	4a0c      	ldr	r2, [pc, #48]	; (214c <USART_DeInit+0xb4>)
    211c:	4293      	cmp	r3, r2
    211e:	d109      	bne.n	2134 <USART_DeInit+0x9c>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    2120:	2101      	movs	r1, #1
    2122:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    2126:	f7ff fc0b 	bl	1940 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    212a:	2100      	movs	r1, #0
    212c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    2130:	f7ff fc06 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    2134:	bf00      	nop
    2136:	3708      	adds	r7, #8
    2138:	46bd      	mov	sp, r7
    213a:	bd80      	pop	{r7, pc}
    213c:	40013800 	.word	0x40013800
    2140:	40004400 	.word	0x40004400
    2144:	40004800 	.word	0x40004800
    2148:	40004c00 	.word	0x40004c00
    214c:	40005000 	.word	0x40005000

00002150 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
    2150:	b580      	push	{r7, lr}
    2152:	b08c      	sub	sp, #48	; 0x30
    2154:	af00      	add	r7, sp, #0
    2156:	6078      	str	r0, [r7, #4]
    2158:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
    215a:	2300      	movs	r3, #0
    215c:	62fb      	str	r3, [r7, #44]	; 0x2c
    215e:	2300      	movs	r3, #0
    2160:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
    2162:	2300      	movs	r3, #0
    2164:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
    2166:	2300      	movs	r3, #0
    2168:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
    216a:	2300      	movs	r3, #0
    216c:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
    216e:	687b      	ldr	r3, [r7, #4]
    2170:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    2172:	687b      	ldr	r3, [r7, #4]
    2174:	8a1b      	ldrh	r3, [r3, #16]
    2176:	b29b      	uxth	r3, r3
    2178:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
    217a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    217c:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    2180:	4013      	ands	r3, r2
    2182:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
    2184:	683b      	ldr	r3, [r7, #0]
    2186:	88db      	ldrh	r3, [r3, #6]
    2188:	461a      	mov	r2, r3
    218a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    218c:	4313      	orrs	r3, r2
    218e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    2190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2192:	b29a      	uxth	r2, r3
    2194:	687b      	ldr	r3, [r7, #4]
    2196:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
    2198:	687b      	ldr	r3, [r7, #4]
    219a:	899b      	ldrh	r3, [r3, #12]
    219c:	b29b      	uxth	r3, r3
    219e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
    21a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    21a2:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
    21a6:	4013      	ands	r3, r2
    21a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    21aa:	683b      	ldr	r3, [r7, #0]
    21ac:	889a      	ldrh	r2, [r3, #4]
    21ae:	683b      	ldr	r3, [r7, #0]
    21b0:	891b      	ldrh	r3, [r3, #8]
    21b2:	4313      	orrs	r3, r2
    21b4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
    21b6:	683b      	ldr	r3, [r7, #0]
    21b8:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    21ba:	4313      	orrs	r3, r2
    21bc:	b29b      	uxth	r3, r3
    21be:	461a      	mov	r2, r3
    21c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    21c2:	4313      	orrs	r3, r2
    21c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
    21c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    21c8:	b29a      	uxth	r2, r3
    21ca:	687b      	ldr	r3, [r7, #4]
    21cc:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
    21ce:	687b      	ldr	r3, [r7, #4]
    21d0:	8a9b      	ldrh	r3, [r3, #20]
    21d2:	b29b      	uxth	r3, r3
    21d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
    21d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    21d8:	f64f 43ff 	movw	r3, #64767	; 0xfcff
    21dc:	4013      	ands	r3, r2
    21de:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
    21e0:	683b      	ldr	r3, [r7, #0]
    21e2:	899b      	ldrh	r3, [r3, #12]
    21e4:	461a      	mov	r2, r3
    21e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    21e8:	4313      	orrs	r3, r2
    21ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
    21ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    21ee:	b29a      	uxth	r2, r3
    21f0:	687b      	ldr	r3, [r7, #4]
    21f2:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
    21f4:	f107 0308 	add.w	r3, r7, #8
    21f8:	4618      	mov	r0, r3
    21fa:	f7ff fa79 	bl	16f0 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
    21fe:	69fb      	ldr	r3, [r7, #28]
    2200:	4a2e      	ldr	r2, [pc, #184]	; (22bc <USART_Init+0x16c>)
    2202:	4293      	cmp	r3, r2
    2204:	d102      	bne.n	220c <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
    2206:	697b      	ldr	r3, [r7, #20]
    2208:	62bb      	str	r3, [r7, #40]	; 0x28
    220a:	e001      	b.n	2210 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
    220c:	693b      	ldr	r3, [r7, #16]
    220e:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    2210:	687b      	ldr	r3, [r7, #4]
    2212:	899b      	ldrh	r3, [r3, #12]
    2214:	b29b      	uxth	r3, r3
    2216:	b21b      	sxth	r3, r3
    2218:	2b00      	cmp	r3, #0
    221a:	da0c      	bge.n	2236 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
    221c:	6aba      	ldr	r2, [r7, #40]	; 0x28
    221e:	4613      	mov	r3, r2
    2220:	009b      	lsls	r3, r3, #2
    2222:	4413      	add	r3, r2
    2224:	009a      	lsls	r2, r3, #2
    2226:	441a      	add	r2, r3
    2228:	683b      	ldr	r3, [r7, #0]
    222a:	681b      	ldr	r3, [r3, #0]
    222c:	005b      	lsls	r3, r3, #1
    222e:	fbb2 f3f3 	udiv	r3, r2, r3
    2232:	627b      	str	r3, [r7, #36]	; 0x24
    2234:	e00b      	b.n	224e <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
    2236:	6aba      	ldr	r2, [r7, #40]	; 0x28
    2238:	4613      	mov	r3, r2
    223a:	009b      	lsls	r3, r3, #2
    223c:	4413      	add	r3, r2
    223e:	009a      	lsls	r2, r3, #2
    2240:	441a      	add	r2, r3
    2242:	683b      	ldr	r3, [r7, #0]
    2244:	681b      	ldr	r3, [r3, #0]
    2246:	009b      	lsls	r3, r3, #2
    2248:	fbb2 f3f3 	udiv	r3, r2, r3
    224c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
    224e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2250:	4a1b      	ldr	r2, [pc, #108]	; (22c0 <USART_Init+0x170>)
    2252:	fba2 2303 	umull	r2, r3, r2, r3
    2256:	095b      	lsrs	r3, r3, #5
    2258:	011b      	lsls	r3, r3, #4
    225a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
    225c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    225e:	091b      	lsrs	r3, r3, #4
    2260:	2264      	movs	r2, #100	; 0x64
    2262:	fb02 f303 	mul.w	r3, r2, r3
    2266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2268:	1ad3      	subs	r3, r2, r3
    226a:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    226c:	687b      	ldr	r3, [r7, #4]
    226e:	899b      	ldrh	r3, [r3, #12]
    2270:	b29b      	uxth	r3, r3
    2272:	b21b      	sxth	r3, r3
    2274:	2b00      	cmp	r3, #0
    2276:	da0c      	bge.n	2292 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
    2278:	6a3b      	ldr	r3, [r7, #32]
    227a:	00db      	lsls	r3, r3, #3
    227c:	3332      	adds	r3, #50	; 0x32
    227e:	4a10      	ldr	r2, [pc, #64]	; (22c0 <USART_Init+0x170>)
    2280:	fba2 2303 	umull	r2, r3, r2, r3
    2284:	095b      	lsrs	r3, r3, #5
    2286:	f003 0307 	and.w	r3, r3, #7
    228a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    228c:	4313      	orrs	r3, r2
    228e:	62fb      	str	r3, [r7, #44]	; 0x2c
    2290:	e00b      	b.n	22aa <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
    2292:	6a3b      	ldr	r3, [r7, #32]
    2294:	011b      	lsls	r3, r3, #4
    2296:	3332      	adds	r3, #50	; 0x32
    2298:	4a09      	ldr	r2, [pc, #36]	; (22c0 <USART_Init+0x170>)
    229a:	fba2 2303 	umull	r2, r3, r2, r3
    229e:	095b      	lsrs	r3, r3, #5
    22a0:	f003 030f 	and.w	r3, r3, #15
    22a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    22a6:	4313      	orrs	r3, r2
    22a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
    22aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    22ac:	b29a      	uxth	r2, r3
    22ae:	687b      	ldr	r3, [r7, #4]
    22b0:	811a      	strh	r2, [r3, #8]
}
    22b2:	bf00      	nop
    22b4:	3730      	adds	r7, #48	; 0x30
    22b6:	46bd      	mov	sp, r7
    22b8:	bd80      	pop	{r7, pc}
    22ba:	bf00      	nop
    22bc:	40013800 	.word	0x40013800
    22c0:	51eb851f 	.word	0x51eb851f

000022c4 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
    22c4:	b480      	push	{r7}
    22c6:	b083      	sub	sp, #12
    22c8:	af00      	add	r7, sp, #0
    22ca:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
    22cc:	687b      	ldr	r3, [r7, #4]
    22ce:	f44f 5216 	mov.w	r2, #9600	; 0x2580
    22d2:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
    22d4:	687b      	ldr	r3, [r7, #4]
    22d6:	2200      	movs	r2, #0
    22d8:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
    22da:	687b      	ldr	r3, [r7, #4]
    22dc:	2200      	movs	r2, #0
    22de:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
    22e0:	687b      	ldr	r3, [r7, #4]
    22e2:	2200      	movs	r2, #0
    22e4:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    22e6:	687b      	ldr	r3, [r7, #4]
    22e8:	220c      	movs	r2, #12
    22ea:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
    22ec:	687b      	ldr	r3, [r7, #4]
    22ee:	2200      	movs	r2, #0
    22f0:	819a      	strh	r2, [r3, #12]
}
    22f2:	bf00      	nop
    22f4:	370c      	adds	r7, #12
    22f6:	46bd      	mov	sp, r7
    22f8:	bc80      	pop	{r7}
    22fa:	4770      	bx	lr

000022fc <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    22fc:	b480      	push	{r7}
    22fe:	b085      	sub	sp, #20
    2300:	af00      	add	r7, sp, #0
    2302:	6078      	str	r0, [r7, #4]
    2304:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
    2306:	2300      	movs	r3, #0
    2308:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    230a:	687b      	ldr	r3, [r7, #4]
    230c:	8a1b      	ldrh	r3, [r3, #16]
    230e:	b29b      	uxth	r3, r3
    2310:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
    2312:	68fa      	ldr	r2, [r7, #12]
    2314:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
    2318:	4013      	ands	r3, r2
    231a:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
    231c:	683b      	ldr	r3, [r7, #0]
    231e:	881a      	ldrh	r2, [r3, #0]
    2320:	683b      	ldr	r3, [r7, #0]
    2322:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
    2324:	4313      	orrs	r3, r2
    2326:	b29a      	uxth	r2, r3
    2328:	683b      	ldr	r3, [r7, #0]
    232a:	889b      	ldrh	r3, [r3, #4]
    232c:	4313      	orrs	r3, r2
    232e:	b29a      	uxth	r2, r3
    2330:	683b      	ldr	r3, [r7, #0]
    2332:	88db      	ldrh	r3, [r3, #6]
    2334:	4313      	orrs	r3, r2
    2336:	b29b      	uxth	r3, r3
    2338:	461a      	mov	r2, r3
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
    233a:	68fb      	ldr	r3, [r7, #12]
    233c:	4313      	orrs	r3, r2
    233e:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    2340:	68fb      	ldr	r3, [r7, #12]
    2342:	b29a      	uxth	r2, r3
    2344:	687b      	ldr	r3, [r7, #4]
    2346:	821a      	strh	r2, [r3, #16]
}
    2348:	bf00      	nop
    234a:	3714      	adds	r7, #20
    234c:	46bd      	mov	sp, r7
    234e:	bc80      	pop	{r7}
    2350:	4770      	bx	lr

00002352 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    2352:	b480      	push	{r7}
    2354:	b083      	sub	sp, #12
    2356:	af00      	add	r7, sp, #0
    2358:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
    235a:	687b      	ldr	r3, [r7, #4]
    235c:	2200      	movs	r2, #0
    235e:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
    2360:	687b      	ldr	r3, [r7, #4]
    2362:	2200      	movs	r2, #0
    2364:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
    2366:	687b      	ldr	r3, [r7, #4]
    2368:	2200      	movs	r2, #0
    236a:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
    236c:	687b      	ldr	r3, [r7, #4]
    236e:	2200      	movs	r2, #0
    2370:	80da      	strh	r2, [r3, #6]
}
    2372:	bf00      	nop
    2374:	370c      	adds	r7, #12
    2376:	46bd      	mov	sp, r7
    2378:	bc80      	pop	{r7}
    237a:	4770      	bx	lr

0000237c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    237c:	b480      	push	{r7}
    237e:	b083      	sub	sp, #12
    2380:	af00      	add	r7, sp, #0
    2382:	6078      	str	r0, [r7, #4]
    2384:	460b      	mov	r3, r1
    2386:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2388:	78fb      	ldrb	r3, [r7, #3]
    238a:	2b00      	cmp	r3, #0
    238c:	d008      	beq.n	23a0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
    238e:	687b      	ldr	r3, [r7, #4]
    2390:	899b      	ldrh	r3, [r3, #12]
    2392:	b29b      	uxth	r3, r3
    2394:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    2398:	b29a      	uxth	r2, r3
    239a:	687b      	ldr	r3, [r7, #4]
    239c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
    239e:	e007      	b.n	23b0 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
    23a0:	687b      	ldr	r3, [r7, #4]
    23a2:	899b      	ldrh	r3, [r3, #12]
    23a4:	b29b      	uxth	r3, r3
    23a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    23aa:	b29a      	uxth	r2, r3
    23ac:	687b      	ldr	r3, [r7, #4]
    23ae:	819a      	strh	r2, [r3, #12]
}
    23b0:	bf00      	nop
    23b2:	370c      	adds	r7, #12
    23b4:	46bd      	mov	sp, r7
    23b6:	bc80      	pop	{r7}
    23b8:	4770      	bx	lr

000023ba <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
    23ba:	b480      	push	{r7}
    23bc:	b087      	sub	sp, #28
    23be:	af00      	add	r7, sp, #0
    23c0:	6078      	str	r0, [r7, #4]
    23c2:	460b      	mov	r3, r1
    23c4:	807b      	strh	r3, [r7, #2]
    23c6:	4613      	mov	r3, r2
    23c8:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
    23ca:	2300      	movs	r3, #0
    23cc:	613b      	str	r3, [r7, #16]
    23ce:	2300      	movs	r3, #0
    23d0:	60fb      	str	r3, [r7, #12]
    23d2:	2300      	movs	r3, #0
    23d4:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
    23d6:	2300      	movs	r3, #0
    23d8:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
    23da:	687b      	ldr	r3, [r7, #4]
    23dc:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    23de:	887b      	ldrh	r3, [r7, #2]
    23e0:	b2db      	uxtb	r3, r3
    23e2:	095b      	lsrs	r3, r3, #5
    23e4:	b2db      	uxtb	r3, r3
    23e6:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
    23e8:	887b      	ldrh	r3, [r7, #2]
    23ea:	f003 031f 	and.w	r3, r3, #31
    23ee:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
    23f0:	2201      	movs	r2, #1
    23f2:	68fb      	ldr	r3, [r7, #12]
    23f4:	fa02 f303 	lsl.w	r3, r2, r3
    23f8:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
    23fa:	693b      	ldr	r3, [r7, #16]
    23fc:	2b01      	cmp	r3, #1
    23fe:	d103      	bne.n	2408 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
    2400:	697b      	ldr	r3, [r7, #20]
    2402:	330c      	adds	r3, #12
    2404:	617b      	str	r3, [r7, #20]
    2406:	e009      	b.n	241c <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
    2408:	693b      	ldr	r3, [r7, #16]
    240a:	2b02      	cmp	r3, #2
    240c:	d103      	bne.n	2416 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
    240e:	697b      	ldr	r3, [r7, #20]
    2410:	3310      	adds	r3, #16
    2412:	617b      	str	r3, [r7, #20]
    2414:	e002      	b.n	241c <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
    2416:	697b      	ldr	r3, [r7, #20]
    2418:	3314      	adds	r3, #20
    241a:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
    241c:	787b      	ldrb	r3, [r7, #1]
    241e:	2b00      	cmp	r3, #0
    2420:	d006      	beq.n	2430 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
    2422:	697b      	ldr	r3, [r7, #20]
    2424:	6819      	ldr	r1, [r3, #0]
    2426:	697b      	ldr	r3, [r7, #20]
    2428:	68ba      	ldr	r2, [r7, #8]
    242a:	430a      	orrs	r2, r1
    242c:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
    242e:	e006      	b.n	243e <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
    2430:	697b      	ldr	r3, [r7, #20]
    2432:	6819      	ldr	r1, [r3, #0]
    2434:	68bb      	ldr	r3, [r7, #8]
    2436:	43da      	mvns	r2, r3
    2438:	697b      	ldr	r3, [r7, #20]
    243a:	400a      	ands	r2, r1
    243c:	601a      	str	r2, [r3, #0]
}
    243e:	bf00      	nop
    2440:	371c      	adds	r7, #28
    2442:	46bd      	mov	sp, r7
    2444:	bc80      	pop	{r7}
    2446:	4770      	bx	lr

00002448 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
    2448:	b480      	push	{r7}
    244a:	b083      	sub	sp, #12
    244c:	af00      	add	r7, sp, #0
    244e:	6078      	str	r0, [r7, #4]
    2450:	460b      	mov	r3, r1
    2452:	807b      	strh	r3, [r7, #2]
    2454:	4613      	mov	r3, r2
    2456:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
    2458:	787b      	ldrb	r3, [r7, #1]
    245a:	2b00      	cmp	r3, #0
    245c:	d008      	beq.n	2470 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
    245e:	687b      	ldr	r3, [r7, #4]
    2460:	8a9b      	ldrh	r3, [r3, #20]
    2462:	b29a      	uxth	r2, r3
    2464:	887b      	ldrh	r3, [r7, #2]
    2466:	4313      	orrs	r3, r2
    2468:	b29a      	uxth	r2, r3
    246a:	687b      	ldr	r3, [r7, #4]
    246c:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
    246e:	e009      	b.n	2484 <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
    2470:	687b      	ldr	r3, [r7, #4]
    2472:	8a9b      	ldrh	r3, [r3, #20]
    2474:	b29a      	uxth	r2, r3
    2476:	887b      	ldrh	r3, [r7, #2]
    2478:	43db      	mvns	r3, r3
    247a:	b29b      	uxth	r3, r3
    247c:	4013      	ands	r3, r2
    247e:	b29a      	uxth	r2, r3
    2480:	687b      	ldr	r3, [r7, #4]
    2482:	829a      	strh	r2, [r3, #20]
}
    2484:	bf00      	nop
    2486:	370c      	adds	r7, #12
    2488:	46bd      	mov	sp, r7
    248a:	bc80      	pop	{r7}
    248c:	4770      	bx	lr

0000248e <USART_SetAddress>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
    248e:	b480      	push	{r7}
    2490:	b083      	sub	sp, #12
    2492:	af00      	add	r7, sp, #0
    2494:	6078      	str	r0, [r7, #4]
    2496:	460b      	mov	r3, r1
    2498:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
    249a:	687b      	ldr	r3, [r7, #4]
    249c:	8a1b      	ldrh	r3, [r3, #16]
    249e:	b29b      	uxth	r3, r3
    24a0:	f023 030f 	bic.w	r3, r3, #15
    24a4:	b29a      	uxth	r2, r3
    24a6:	687b      	ldr	r3, [r7, #4]
    24a8:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
    24aa:	687b      	ldr	r3, [r7, #4]
    24ac:	8a1b      	ldrh	r3, [r3, #16]
    24ae:	b29a      	uxth	r2, r3
    24b0:	78fb      	ldrb	r3, [r7, #3]
    24b2:	b29b      	uxth	r3, r3
    24b4:	4313      	orrs	r3, r2
    24b6:	b29a      	uxth	r2, r3
    24b8:	687b      	ldr	r3, [r7, #4]
    24ba:	821a      	strh	r2, [r3, #16]
}
    24bc:	bf00      	nop
    24be:	370c      	adds	r7, #12
    24c0:	46bd      	mov	sp, r7
    24c2:	bc80      	pop	{r7}
    24c4:	4770      	bx	lr

000024c6 <USART_WakeUpConfig>:
  *     @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *     @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
    24c6:	b480      	push	{r7}
    24c8:	b083      	sub	sp, #12
    24ca:	af00      	add	r7, sp, #0
    24cc:	6078      	str	r0, [r7, #4]
    24ce:	460b      	mov	r3, r1
    24d0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
    24d2:	687b      	ldr	r3, [r7, #4]
    24d4:	899b      	ldrh	r3, [r3, #12]
    24d6:	b29b      	uxth	r3, r3
    24d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    24dc:	b29a      	uxth	r2, r3
    24de:	687b      	ldr	r3, [r7, #4]
    24e0:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
    24e2:	687b      	ldr	r3, [r7, #4]
    24e4:	899b      	ldrh	r3, [r3, #12]
    24e6:	b29a      	uxth	r2, r3
    24e8:	887b      	ldrh	r3, [r7, #2]
    24ea:	4313      	orrs	r3, r2
    24ec:	b29a      	uxth	r2, r3
    24ee:	687b      	ldr	r3, [r7, #4]
    24f0:	819a      	strh	r2, [r3, #12]
}
    24f2:	bf00      	nop
    24f4:	370c      	adds	r7, #12
    24f6:	46bd      	mov	sp, r7
    24f8:	bc80      	pop	{r7}
    24fa:	4770      	bx	lr

000024fc <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    24fc:	b480      	push	{r7}
    24fe:	b083      	sub	sp, #12
    2500:	af00      	add	r7, sp, #0
    2502:	6078      	str	r0, [r7, #4]
    2504:	460b      	mov	r3, r1
    2506:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
    2508:	78fb      	ldrb	r3, [r7, #3]
    250a:	2b00      	cmp	r3, #0
    250c:	d008      	beq.n	2520 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
    250e:	687b      	ldr	r3, [r7, #4]
    2510:	899b      	ldrh	r3, [r3, #12]
    2512:	b29b      	uxth	r3, r3
    2514:	f043 0302 	orr.w	r3, r3, #2
    2518:	b29a      	uxth	r2, r3
    251a:	687b      	ldr	r3, [r7, #4]
    251c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
  }
}
    251e:	e007      	b.n	2530 <USART_ReceiverWakeUpCmd+0x34>
    USARTx->CR1 &= CR1_RWU_Reset;
    2520:	687b      	ldr	r3, [r7, #4]
    2522:	899b      	ldrh	r3, [r3, #12]
    2524:	b29b      	uxth	r3, r3
    2526:	f023 0302 	bic.w	r3, r3, #2
    252a:	b29a      	uxth	r2, r3
    252c:	687b      	ldr	r3, [r7, #4]
    252e:	819a      	strh	r2, [r3, #12]
}
    2530:	bf00      	nop
    2532:	370c      	adds	r7, #12
    2534:	46bd      	mov	sp, r7
    2536:	bc80      	pop	{r7}
    2538:	4770      	bx	lr

0000253a <USART_LINBreakDetectLengthConfig>:
  *     @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *     @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
    253a:	b480      	push	{r7}
    253c:	b083      	sub	sp, #12
    253e:	af00      	add	r7, sp, #0
    2540:	6078      	str	r0, [r7, #4]
    2542:	460b      	mov	r3, r1
    2544:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
    2546:	687b      	ldr	r3, [r7, #4]
    2548:	8a1b      	ldrh	r3, [r3, #16]
    254a:	b29b      	uxth	r3, r3
    254c:	f023 0320 	bic.w	r3, r3, #32
    2550:	b29a      	uxth	r2, r3
    2552:	687b      	ldr	r3, [r7, #4]
    2554:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
    2556:	687b      	ldr	r3, [r7, #4]
    2558:	8a1b      	ldrh	r3, [r3, #16]
    255a:	b29a      	uxth	r2, r3
    255c:	887b      	ldrh	r3, [r7, #2]
    255e:	4313      	orrs	r3, r2
    2560:	b29a      	uxth	r2, r3
    2562:	687b      	ldr	r3, [r7, #4]
    2564:	821a      	strh	r2, [r3, #16]
}
    2566:	bf00      	nop
    2568:	370c      	adds	r7, #12
    256a:	46bd      	mov	sp, r7
    256c:	bc80      	pop	{r7}
    256e:	4770      	bx	lr

00002570 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2570:	b480      	push	{r7}
    2572:	b083      	sub	sp, #12
    2574:	af00      	add	r7, sp, #0
    2576:	6078      	str	r0, [r7, #4]
    2578:	460b      	mov	r3, r1
    257a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    257c:	78fb      	ldrb	r3, [r7, #3]
    257e:	2b00      	cmp	r3, #0
    2580:	d008      	beq.n	2594 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
    2582:	687b      	ldr	r3, [r7, #4]
    2584:	8a1b      	ldrh	r3, [r3, #16]
    2586:	b29b      	uxth	r3, r3
    2588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    258c:	b29a      	uxth	r2, r3
    258e:	687b      	ldr	r3, [r7, #4]
    2590:	821a      	strh	r2, [r3, #16]
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
  }
}
    2592:	e007      	b.n	25a4 <USART_LINCmd+0x34>
    USARTx->CR2 &= CR2_LINEN_Reset;
    2594:	687b      	ldr	r3, [r7, #4]
    2596:	8a1b      	ldrh	r3, [r3, #16]
    2598:	b29b      	uxth	r3, r3
    259a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    259e:	b29a      	uxth	r2, r3
    25a0:	687b      	ldr	r3, [r7, #4]
    25a2:	821a      	strh	r2, [r3, #16]
}
    25a4:	bf00      	nop
    25a6:	370c      	adds	r7, #12
    25a8:	46bd      	mov	sp, r7
    25aa:	bc80      	pop	{r7}
    25ac:	4770      	bx	lr

000025ae <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
    25ae:	b480      	push	{r7}
    25b0:	b083      	sub	sp, #12
    25b2:	af00      	add	r7, sp, #0
    25b4:	6078      	str	r0, [r7, #4]
    25b6:	460b      	mov	r3, r1
    25b8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
    25ba:	887b      	ldrh	r3, [r7, #2]
    25bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
    25c0:	b29a      	uxth	r2, r3
    25c2:	687b      	ldr	r3, [r7, #4]
    25c4:	809a      	strh	r2, [r3, #4]
}
    25c6:	bf00      	nop
    25c8:	370c      	adds	r7, #12
    25ca:	46bd      	mov	sp, r7
    25cc:	bc80      	pop	{r7}
    25ce:	4770      	bx	lr

000025d0 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
    25d0:	b480      	push	{r7}
    25d2:	b083      	sub	sp, #12
    25d4:	af00      	add	r7, sp, #0
    25d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
    25d8:	687b      	ldr	r3, [r7, #4]
    25da:	889b      	ldrh	r3, [r3, #4]
    25dc:	b29b      	uxth	r3, r3
    25de:	f3c3 0308 	ubfx	r3, r3, #0, #9
    25e2:	b29b      	uxth	r3, r3
}
    25e4:	4618      	mov	r0, r3
    25e6:	370c      	adds	r7, #12
    25e8:	46bd      	mov	sp, r7
    25ea:	bc80      	pop	{r7}
    25ec:	4770      	bx	lr

000025ee <USART_SendBreak>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
    25ee:	b480      	push	{r7}
    25f0:	b083      	sub	sp, #12
    25f2:	af00      	add	r7, sp, #0
    25f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
    25f6:	687b      	ldr	r3, [r7, #4]
    25f8:	899b      	ldrh	r3, [r3, #12]
    25fa:	b29b      	uxth	r3, r3
    25fc:	f043 0301 	orr.w	r3, r3, #1
    2600:	b29a      	uxth	r2, r3
    2602:	687b      	ldr	r3, [r7, #4]
    2604:	819a      	strh	r2, [r3, #12]
}
    2606:	bf00      	nop
    2608:	370c      	adds	r7, #12
    260a:	46bd      	mov	sp, r7
    260c:	bc80      	pop	{r7}
    260e:	4770      	bx	lr

00002610 <USART_SetGuardTime>:
  * @param  USART_GuardTime: specifies the guard time.
  * @note The guard time bits are not available for UART4 and UART5.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
    2610:	b480      	push	{r7}
    2612:	b083      	sub	sp, #12
    2614:	af00      	add	r7, sp, #0
    2616:	6078      	str	r0, [r7, #4]
    2618:	460b      	mov	r3, r1
    261a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
    261c:	687b      	ldr	r3, [r7, #4]
    261e:	8b1b      	ldrh	r3, [r3, #24]
    2620:	b29b      	uxth	r3, r3
    2622:	b2db      	uxtb	r3, r3
    2624:	b29a      	uxth	r2, r3
    2626:	687b      	ldr	r3, [r7, #4]
    2628:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
    262a:	687b      	ldr	r3, [r7, #4]
    262c:	8b1b      	ldrh	r3, [r3, #24]
    262e:	b29a      	uxth	r2, r3
    2630:	78fb      	ldrb	r3, [r7, #3]
    2632:	b29b      	uxth	r3, r3
    2634:	021b      	lsls	r3, r3, #8
    2636:	b29b      	uxth	r3, r3
    2638:	4313      	orrs	r3, r2
    263a:	b29a      	uxth	r2, r3
    263c:	687b      	ldr	r3, [r7, #4]
    263e:	831a      	strh	r2, [r3, #24]
}
    2640:	bf00      	nop
    2642:	370c      	adds	r7, #12
    2644:	46bd      	mov	sp, r7
    2646:	bc80      	pop	{r7}
    2648:	4770      	bx	lr

0000264a <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock.  
  * @note   The function is used for IrDA mode with UART4 and UART5.
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
    264a:	b480      	push	{r7}
    264c:	b083      	sub	sp, #12
    264e:	af00      	add	r7, sp, #0
    2650:	6078      	str	r0, [r7, #4]
    2652:	460b      	mov	r3, r1
    2654:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
    2656:	687b      	ldr	r3, [r7, #4]
    2658:	8b1b      	ldrh	r3, [r3, #24]
    265a:	b29b      	uxth	r3, r3
    265c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    2660:	b29a      	uxth	r2, r3
    2662:	687b      	ldr	r3, [r7, #4]
    2664:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
    2666:	687b      	ldr	r3, [r7, #4]
    2668:	8b1b      	ldrh	r3, [r3, #24]
    266a:	b29a      	uxth	r2, r3
    266c:	78fb      	ldrb	r3, [r7, #3]
    266e:	b29b      	uxth	r3, r3
    2670:	4313      	orrs	r3, r2
    2672:	b29a      	uxth	r2, r3
    2674:	687b      	ldr	r3, [r7, #4]
    2676:	831a      	strh	r2, [r3, #24]
}
    2678:	bf00      	nop
    267a:	370c      	adds	r7, #12
    267c:	46bd      	mov	sp, r7
    267e:	bc80      	pop	{r7}
    2680:	4770      	bx	lr

00002682 <USART_SmartCardCmd>:
  *   This parameter can be: ENABLE or DISABLE.     
  * @note The Smart Card mode is not available for UART4 and UART5. 
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2682:	b480      	push	{r7}
    2684:	b083      	sub	sp, #12
    2686:	af00      	add	r7, sp, #0
    2688:	6078      	str	r0, [r7, #4]
    268a:	460b      	mov	r3, r1
    268c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    268e:	78fb      	ldrb	r3, [r7, #3]
    2690:	2b00      	cmp	r3, #0
    2692:	d008      	beq.n	26a6 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
    2694:	687b      	ldr	r3, [r7, #4]
    2696:	8a9b      	ldrh	r3, [r3, #20]
    2698:	b29b      	uxth	r3, r3
    269a:	f043 0320 	orr.w	r3, r3, #32
    269e:	b29a      	uxth	r2, r3
    26a0:	687b      	ldr	r3, [r7, #4]
    26a2:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
  }
}
    26a4:	e007      	b.n	26b6 <USART_SmartCardCmd+0x34>
    USARTx->CR3 &= CR3_SCEN_Reset;
    26a6:	687b      	ldr	r3, [r7, #4]
    26a8:	8a9b      	ldrh	r3, [r3, #20]
    26aa:	b29b      	uxth	r3, r3
    26ac:	f023 0320 	bic.w	r3, r3, #32
    26b0:	b29a      	uxth	r2, r3
    26b2:	687b      	ldr	r3, [r7, #4]
    26b4:	829a      	strh	r2, [r3, #20]
}
    26b6:	bf00      	nop
    26b8:	370c      	adds	r7, #12
    26ba:	46bd      	mov	sp, r7
    26bc:	bc80      	pop	{r7}
    26be:	4770      	bx	lr

000026c0 <USART_SmartCardNACKCmd>:
  *   This parameter can be: ENABLE or DISABLE.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    26c0:	b480      	push	{r7}
    26c2:	b083      	sub	sp, #12
    26c4:	af00      	add	r7, sp, #0
    26c6:	6078      	str	r0, [r7, #4]
    26c8:	460b      	mov	r3, r1
    26ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    26cc:	78fb      	ldrb	r3, [r7, #3]
    26ce:	2b00      	cmp	r3, #0
    26d0:	d008      	beq.n	26e4 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
    26d2:	687b      	ldr	r3, [r7, #4]
    26d4:	8a9b      	ldrh	r3, [r3, #20]
    26d6:	b29b      	uxth	r3, r3
    26d8:	f043 0310 	orr.w	r3, r3, #16
    26dc:	b29a      	uxth	r2, r3
    26de:	687b      	ldr	r3, [r7, #4]
    26e0:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
  }
}
    26e2:	e007      	b.n	26f4 <USART_SmartCardNACKCmd+0x34>
    USARTx->CR3 &= CR3_NACK_Reset;
    26e4:	687b      	ldr	r3, [r7, #4]
    26e6:	8a9b      	ldrh	r3, [r3, #20]
    26e8:	b29b      	uxth	r3, r3
    26ea:	f023 0310 	bic.w	r3, r3, #16
    26ee:	b29a      	uxth	r2, r3
    26f0:	687b      	ldr	r3, [r7, #4]
    26f2:	829a      	strh	r2, [r3, #20]
}
    26f4:	bf00      	nop
    26f6:	370c      	adds	r7, #12
    26f8:	46bd      	mov	sp, r7
    26fa:	bc80      	pop	{r7}
    26fc:	4770      	bx	lr

000026fe <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    26fe:	b480      	push	{r7}
    2700:	b083      	sub	sp, #12
    2702:	af00      	add	r7, sp, #0
    2704:	6078      	str	r0, [r7, #4]
    2706:	460b      	mov	r3, r1
    2708:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    270a:	78fb      	ldrb	r3, [r7, #3]
    270c:	2b00      	cmp	r3, #0
    270e:	d008      	beq.n	2722 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
    2710:	687b      	ldr	r3, [r7, #4]
    2712:	8a9b      	ldrh	r3, [r3, #20]
    2714:	b29b      	uxth	r3, r3
    2716:	f043 0308 	orr.w	r3, r3, #8
    271a:	b29a      	uxth	r2, r3
    271c:	687b      	ldr	r3, [r7, #4]
    271e:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
  }
}
    2720:	e007      	b.n	2732 <USART_HalfDuplexCmd+0x34>
    USARTx->CR3 &= CR3_HDSEL_Reset;
    2722:	687b      	ldr	r3, [r7, #4]
    2724:	8a9b      	ldrh	r3, [r3, #20]
    2726:	b29b      	uxth	r3, r3
    2728:	f023 0308 	bic.w	r3, r3, #8
    272c:	b29a      	uxth	r2, r3
    272e:	687b      	ldr	r3, [r7, #4]
    2730:	829a      	strh	r2, [r3, #20]
}
    2732:	bf00      	nop
    2734:	370c      	adds	r7, #12
    2736:	46bd      	mov	sp, r7
    2738:	bc80      	pop	{r7}
    273a:	4770      	bx	lr

0000273c <USART_OverSampling8Cmd>:
  *     This function has to be called before calling USART_Init()
  *     function in order to have correct baudrate Divider value.   
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    273c:	b480      	push	{r7}
    273e:	b083      	sub	sp, #12
    2740:	af00      	add	r7, sp, #0
    2742:	6078      	str	r0, [r7, #4]
    2744:	460b      	mov	r3, r1
    2746:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2748:	78fb      	ldrb	r3, [r7, #3]
    274a:	2b00      	cmp	r3, #0
    274c:	d00a      	beq.n	2764 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
    274e:	687b      	ldr	r3, [r7, #4]
    2750:	899b      	ldrh	r3, [r3, #12]
    2752:	b29b      	uxth	r3, r3
    2754:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    2758:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    275c:	b29a      	uxth	r2, r3
    275e:	687b      	ldr	r3, [r7, #4]
    2760:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
  }
}
    2762:	e007      	b.n	2774 <USART_OverSampling8Cmd+0x38>
    USARTx->CR1 &= CR1_OVER8_Reset;
    2764:	687b      	ldr	r3, [r7, #4]
    2766:	899b      	ldrh	r3, [r3, #12]
    2768:	b29b      	uxth	r3, r3
    276a:	f3c3 030e 	ubfx	r3, r3, #0, #15
    276e:	b29a      	uxth	r2, r3
    2770:	687b      	ldr	r3, [r7, #4]
    2772:	819a      	strh	r2, [r3, #12]
}
    2774:	bf00      	nop
    2776:	370c      	adds	r7, #12
    2778:	46bd      	mov	sp, r7
    277a:	bc80      	pop	{r7}
    277c:	4770      	bx	lr

0000277e <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    277e:	b480      	push	{r7}
    2780:	b083      	sub	sp, #12
    2782:	af00      	add	r7, sp, #0
    2784:	6078      	str	r0, [r7, #4]
    2786:	460b      	mov	r3, r1
    2788:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    278a:	78fb      	ldrb	r3, [r7, #3]
    278c:	2b00      	cmp	r3, #0
    278e:	d008      	beq.n	27a2 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
    2790:	687b      	ldr	r3, [r7, #4]
    2792:	8a9b      	ldrh	r3, [r3, #20]
    2794:	b29b      	uxth	r3, r3
    2796:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    279a:	b29a      	uxth	r2, r3
    279c:	687b      	ldr	r3, [r7, #4]
    279e:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
  }
}
    27a0:	e007      	b.n	27b2 <USART_OneBitMethodCmd+0x34>
    USARTx->CR3 &= CR3_ONEBITE_Reset;
    27a2:	687b      	ldr	r3, [r7, #4]
    27a4:	8a9b      	ldrh	r3, [r3, #20]
    27a6:	b29b      	uxth	r3, r3
    27a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    27ac:	b29a      	uxth	r2, r3
    27ae:	687b      	ldr	r3, [r7, #4]
    27b0:	829a      	strh	r2, [r3, #20]
}
    27b2:	bf00      	nop
    27b4:	370c      	adds	r7, #12
    27b6:	46bd      	mov	sp, r7
    27b8:	bc80      	pop	{r7}
    27ba:	4770      	bx	lr

000027bc <USART_IrDAConfig>:
  *     @arg USART_IrDAMode_LowPower
  *     @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
    27bc:	b480      	push	{r7}
    27be:	b083      	sub	sp, #12
    27c0:	af00      	add	r7, sp, #0
    27c2:	6078      	str	r0, [r7, #4]
    27c4:	460b      	mov	r3, r1
    27c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
    27c8:	687b      	ldr	r3, [r7, #4]
    27ca:	8a9b      	ldrh	r3, [r3, #20]
    27cc:	b29b      	uxth	r3, r3
    27ce:	f023 0304 	bic.w	r3, r3, #4
    27d2:	b29a      	uxth	r2, r3
    27d4:	687b      	ldr	r3, [r7, #4]
    27d6:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
    27d8:	687b      	ldr	r3, [r7, #4]
    27da:	8a9b      	ldrh	r3, [r3, #20]
    27dc:	b29a      	uxth	r2, r3
    27de:	887b      	ldrh	r3, [r7, #2]
    27e0:	4313      	orrs	r3, r2
    27e2:	b29a      	uxth	r2, r3
    27e4:	687b      	ldr	r3, [r7, #4]
    27e6:	829a      	strh	r2, [r3, #20]
}
    27e8:	bf00      	nop
    27ea:	370c      	adds	r7, #12
    27ec:	46bd      	mov	sp, r7
    27ee:	bc80      	pop	{r7}
    27f0:	4770      	bx	lr

000027f2 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    27f2:	b480      	push	{r7}
    27f4:	b083      	sub	sp, #12
    27f6:	af00      	add	r7, sp, #0
    27f8:	6078      	str	r0, [r7, #4]
    27fa:	460b      	mov	r3, r1
    27fc:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
    27fe:	78fb      	ldrb	r3, [r7, #3]
    2800:	2b00      	cmp	r3, #0
    2802:	d008      	beq.n	2816 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
    2804:	687b      	ldr	r3, [r7, #4]
    2806:	8a9b      	ldrh	r3, [r3, #20]
    2808:	b29b      	uxth	r3, r3
    280a:	f043 0302 	orr.w	r3, r3, #2
    280e:	b29a      	uxth	r2, r3
    2810:	687b      	ldr	r3, [r7, #4]
    2812:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
  }
}
    2814:	e007      	b.n	2826 <USART_IrDACmd+0x34>
    USARTx->CR3 &= CR3_IREN_Reset;
    2816:	687b      	ldr	r3, [r7, #4]
    2818:	8a9b      	ldrh	r3, [r3, #20]
    281a:	b29b      	uxth	r3, r3
    281c:	f023 0302 	bic.w	r3, r3, #2
    2820:	b29a      	uxth	r2, r3
    2822:	687b      	ldr	r3, [r7, #4]
    2824:	829a      	strh	r2, [r3, #20]
}
    2826:	bf00      	nop
    2828:	370c      	adds	r7, #12
    282a:	46bd      	mov	sp, r7
    282c:	bc80      	pop	{r7}
    282e:	4770      	bx	lr

00002830 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    2830:	b480      	push	{r7}
    2832:	b085      	sub	sp, #20
    2834:	af00      	add	r7, sp, #0
    2836:	6078      	str	r0, [r7, #4]
    2838:	460b      	mov	r3, r1
    283a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
    283c:	2300      	movs	r3, #0
    283e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
    2840:	687b      	ldr	r3, [r7, #4]
    2842:	881b      	ldrh	r3, [r3, #0]
    2844:	b29a      	uxth	r2, r3
    2846:	887b      	ldrh	r3, [r7, #2]
    2848:	4013      	ands	r3, r2
    284a:	b29b      	uxth	r3, r3
    284c:	2b00      	cmp	r3, #0
    284e:	d002      	beq.n	2856 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
    2850:	2301      	movs	r3, #1
    2852:	73fb      	strb	r3, [r7, #15]
    2854:	e001      	b.n	285a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
    2856:	2300      	movs	r3, #0
    2858:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    285a:	7bfb      	ldrb	r3, [r7, #15]
}
    285c:	4618      	mov	r0, r3
    285e:	3714      	adds	r7, #20
    2860:	46bd      	mov	sp, r7
    2862:	bc80      	pop	{r7}
    2864:	4770      	bx	lr

00002866 <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    2866:	b480      	push	{r7}
    2868:	b083      	sub	sp, #12
    286a:	af00      	add	r7, sp, #0
    286c:	6078      	str	r0, [r7, #4]
    286e:	460b      	mov	r3, r1
    2870:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
    2872:	887b      	ldrh	r3, [r7, #2]
    2874:	43db      	mvns	r3, r3
    2876:	b29a      	uxth	r2, r3
    2878:	687b      	ldr	r3, [r7, #4]
    287a:	801a      	strh	r2, [r3, #0]
}
    287c:	bf00      	nop
    287e:	370c      	adds	r7, #12
    2880:	46bd      	mov	sp, r7
    2882:	bc80      	pop	{r7}
    2884:	4770      	bx	lr

00002886 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    2886:	b480      	push	{r7}
    2888:	b087      	sub	sp, #28
    288a:	af00      	add	r7, sp, #0
    288c:	6078      	str	r0, [r7, #4]
    288e:	460b      	mov	r3, r1
    2890:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
    2892:	2300      	movs	r3, #0
    2894:	60fb      	str	r3, [r7, #12]
    2896:	2300      	movs	r3, #0
    2898:	617b      	str	r3, [r7, #20]
    289a:	2300      	movs	r3, #0
    289c:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
    289e:	2300      	movs	r3, #0
    28a0:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    28a2:	887b      	ldrh	r3, [r7, #2]
    28a4:	b2db      	uxtb	r3, r3
    28a6:	095b      	lsrs	r3, r3, #5
    28a8:	b2db      	uxtb	r3, r3
    28aa:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
    28ac:	887b      	ldrh	r3, [r7, #2]
    28ae:	f003 031f 	and.w	r3, r3, #31
    28b2:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
    28b4:	2201      	movs	r2, #1
    28b6:	697b      	ldr	r3, [r7, #20]
    28b8:	fa02 f303 	lsl.w	r3, r2, r3
    28bc:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
    28be:	68bb      	ldr	r3, [r7, #8]
    28c0:	2b01      	cmp	r3, #1
    28c2:	d107      	bne.n	28d4 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
    28c4:	687b      	ldr	r3, [r7, #4]
    28c6:	899b      	ldrh	r3, [r3, #12]
    28c8:	b29b      	uxth	r3, r3
    28ca:	461a      	mov	r2, r3
    28cc:	697b      	ldr	r3, [r7, #20]
    28ce:	4013      	ands	r3, r2
    28d0:	617b      	str	r3, [r7, #20]
    28d2:	e011      	b.n	28f8 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
    28d4:	68bb      	ldr	r3, [r7, #8]
    28d6:	2b02      	cmp	r3, #2
    28d8:	d107      	bne.n	28ea <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
    28da:	687b      	ldr	r3, [r7, #4]
    28dc:	8a1b      	ldrh	r3, [r3, #16]
    28de:	b29b      	uxth	r3, r3
    28e0:	461a      	mov	r2, r3
    28e2:	697b      	ldr	r3, [r7, #20]
    28e4:	4013      	ands	r3, r2
    28e6:	617b      	str	r3, [r7, #20]
    28e8:	e006      	b.n	28f8 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
    28ea:	687b      	ldr	r3, [r7, #4]
    28ec:	8a9b      	ldrh	r3, [r3, #20]
    28ee:	b29b      	uxth	r3, r3
    28f0:	461a      	mov	r2, r3
    28f2:	697b      	ldr	r3, [r7, #20]
    28f4:	4013      	ands	r3, r2
    28f6:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
    28f8:	887b      	ldrh	r3, [r7, #2]
    28fa:	0a1b      	lsrs	r3, r3, #8
    28fc:	b29b      	uxth	r3, r3
    28fe:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
    2900:	2201      	movs	r2, #1
    2902:	68fb      	ldr	r3, [r7, #12]
    2904:	fa02 f303 	lsl.w	r3, r2, r3
    2908:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
    290a:	687b      	ldr	r3, [r7, #4]
    290c:	881b      	ldrh	r3, [r3, #0]
    290e:	b29b      	uxth	r3, r3
    2910:	461a      	mov	r2, r3
    2912:	68fb      	ldr	r3, [r7, #12]
    2914:	4013      	ands	r3, r2
    2916:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    2918:	697b      	ldr	r3, [r7, #20]
    291a:	2b00      	cmp	r3, #0
    291c:	d005      	beq.n	292a <USART_GetITStatus+0xa4>
    291e:	68fb      	ldr	r3, [r7, #12]
    2920:	2b00      	cmp	r3, #0
    2922:	d002      	beq.n	292a <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
    2924:	2301      	movs	r3, #1
    2926:	74fb      	strb	r3, [r7, #19]
    2928:	e001      	b.n	292e <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
    292a:	2300      	movs	r3, #0
    292c:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
    292e:	7cfb      	ldrb	r3, [r7, #19]
}
    2930:	4618      	mov	r0, r3
    2932:	371c      	adds	r7, #28
    2934:	46bd      	mov	sp, r7
    2936:	bc80      	pop	{r7}
    2938:	4770      	bx	lr

0000293a <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    293a:	b480      	push	{r7}
    293c:	b085      	sub	sp, #20
    293e:	af00      	add	r7, sp, #0
    2940:	6078      	str	r0, [r7, #4]
    2942:	460b      	mov	r3, r1
    2944:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
    2946:	2300      	movs	r3, #0
    2948:	81fb      	strh	r3, [r7, #14]
    294a:	2300      	movs	r3, #0
    294c:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
    294e:	887b      	ldrh	r3, [r7, #2]
    2950:	0a1b      	lsrs	r3, r3, #8
    2952:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
    2954:	89fb      	ldrh	r3, [r7, #14]
    2956:	2201      	movs	r2, #1
    2958:	fa02 f303 	lsl.w	r3, r2, r3
    295c:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
    295e:	89bb      	ldrh	r3, [r7, #12]
    2960:	43db      	mvns	r3, r3
    2962:	b29a      	uxth	r2, r3
    2964:	687b      	ldr	r3, [r7, #4]
    2966:	801a      	strh	r2, [r3, #0]
}
    2968:	bf00      	nop
    296a:	3714      	adds	r7, #20
    296c:	46bd      	mov	sp, r7
    296e:	bc80      	pop	{r7}
    2970:	4770      	bx	lr
    2972:	bf00      	nop

00002974 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
    2974:	b480      	push	{r7}
    2976:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
    2978:	4b09      	ldr	r3, [pc, #36]	; (29a0 <EXTI_DeInit+0x2c>)
    297a:	2200      	movs	r2, #0
    297c:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
    297e:	4b08      	ldr	r3, [pc, #32]	; (29a0 <EXTI_DeInit+0x2c>)
    2980:	2200      	movs	r2, #0
    2982:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
    2984:	4b06      	ldr	r3, [pc, #24]	; (29a0 <EXTI_DeInit+0x2c>)
    2986:	2200      	movs	r2, #0
    2988:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
    298a:	4b05      	ldr	r3, [pc, #20]	; (29a0 <EXTI_DeInit+0x2c>)
    298c:	2200      	movs	r2, #0
    298e:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
    2990:	4b03      	ldr	r3, [pc, #12]	; (29a0 <EXTI_DeInit+0x2c>)
    2992:	4a04      	ldr	r2, [pc, #16]	; (29a4 <EXTI_DeInit+0x30>)
    2994:	615a      	str	r2, [r3, #20]
}
    2996:	bf00      	nop
    2998:	46bd      	mov	sp, r7
    299a:	bc80      	pop	{r7}
    299c:	4770      	bx	lr
    299e:	bf00      	nop
    29a0:	40010400 	.word	0x40010400
    29a4:	000fffff 	.word	0x000fffff

000029a8 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
    29a8:	b480      	push	{r7}
    29aa:	b085      	sub	sp, #20
    29ac:	af00      	add	r7, sp, #0
    29ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
    29b0:	2300      	movs	r3, #0
    29b2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
    29b4:	4b34      	ldr	r3, [pc, #208]	; (2a88 <EXTI_Init+0xe0>)
    29b6:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
    29b8:	687b      	ldr	r3, [r7, #4]
    29ba:	799b      	ldrb	r3, [r3, #6]
    29bc:	2b00      	cmp	r3, #0
    29be:	d04f      	beq.n	2a60 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    29c0:	4b31      	ldr	r3, [pc, #196]	; (2a88 <EXTI_Init+0xe0>)
    29c2:	681a      	ldr	r2, [r3, #0]
    29c4:	687b      	ldr	r3, [r7, #4]
    29c6:	681b      	ldr	r3, [r3, #0]
    29c8:	43db      	mvns	r3, r3
    29ca:	492f      	ldr	r1, [pc, #188]	; (2a88 <EXTI_Init+0xe0>)
    29cc:	4013      	ands	r3, r2
    29ce:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    29d0:	4b2d      	ldr	r3, [pc, #180]	; (2a88 <EXTI_Init+0xe0>)
    29d2:	685a      	ldr	r2, [r3, #4]
    29d4:	687b      	ldr	r3, [r7, #4]
    29d6:	681b      	ldr	r3, [r3, #0]
    29d8:	43db      	mvns	r3, r3
    29da:	492b      	ldr	r1, [pc, #172]	; (2a88 <EXTI_Init+0xe0>)
    29dc:	4013      	ands	r3, r2
    29de:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
    29e0:	687b      	ldr	r3, [r7, #4]
    29e2:	791b      	ldrb	r3, [r3, #4]
    29e4:	461a      	mov	r2, r3
    29e6:	68fb      	ldr	r3, [r7, #12]
    29e8:	4413      	add	r3, r2
    29ea:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    29ec:	68fb      	ldr	r3, [r7, #12]
    29ee:	6819      	ldr	r1, [r3, #0]
    29f0:	687b      	ldr	r3, [r7, #4]
    29f2:	681a      	ldr	r2, [r3, #0]
    29f4:	68fb      	ldr	r3, [r7, #12]
    29f6:	430a      	orrs	r2, r1
    29f8:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    29fa:	4b23      	ldr	r3, [pc, #140]	; (2a88 <EXTI_Init+0xe0>)
    29fc:	689a      	ldr	r2, [r3, #8]
    29fe:	687b      	ldr	r3, [r7, #4]
    2a00:	681b      	ldr	r3, [r3, #0]
    2a02:	43db      	mvns	r3, r3
    2a04:	4920      	ldr	r1, [pc, #128]	; (2a88 <EXTI_Init+0xe0>)
    2a06:	4013      	ands	r3, r2
    2a08:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    2a0a:	4b1f      	ldr	r3, [pc, #124]	; (2a88 <EXTI_Init+0xe0>)
    2a0c:	68da      	ldr	r2, [r3, #12]
    2a0e:	687b      	ldr	r3, [r7, #4]
    2a10:	681b      	ldr	r3, [r3, #0]
    2a12:	43db      	mvns	r3, r3
    2a14:	491c      	ldr	r1, [pc, #112]	; (2a88 <EXTI_Init+0xe0>)
    2a16:	4013      	ands	r3, r2
    2a18:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    2a1a:	687b      	ldr	r3, [r7, #4]
    2a1c:	795b      	ldrb	r3, [r3, #5]
    2a1e:	2b10      	cmp	r3, #16
    2a20:	d10e      	bne.n	2a40 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
    2a22:	4b19      	ldr	r3, [pc, #100]	; (2a88 <EXTI_Init+0xe0>)
    2a24:	689a      	ldr	r2, [r3, #8]
    2a26:	687b      	ldr	r3, [r7, #4]
    2a28:	681b      	ldr	r3, [r3, #0]
    2a2a:	4917      	ldr	r1, [pc, #92]	; (2a88 <EXTI_Init+0xe0>)
    2a2c:	4313      	orrs	r3, r2
    2a2e:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    2a30:	4b15      	ldr	r3, [pc, #84]	; (2a88 <EXTI_Init+0xe0>)
    2a32:	68da      	ldr	r2, [r3, #12]
    2a34:	687b      	ldr	r3, [r7, #4]
    2a36:	681b      	ldr	r3, [r3, #0]
    2a38:	4913      	ldr	r1, [pc, #76]	; (2a88 <EXTI_Init+0xe0>)
    2a3a:	4313      	orrs	r3, r2
    2a3c:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
    2a3e:	e01d      	b.n	2a7c <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
    2a40:	4b11      	ldr	r3, [pc, #68]	; (2a88 <EXTI_Init+0xe0>)
    2a42:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
    2a44:	687b      	ldr	r3, [r7, #4]
    2a46:	795b      	ldrb	r3, [r3, #5]
    2a48:	461a      	mov	r2, r3
    2a4a:	68fb      	ldr	r3, [r7, #12]
    2a4c:	4413      	add	r3, r2
    2a4e:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    2a50:	68fb      	ldr	r3, [r7, #12]
    2a52:	6819      	ldr	r1, [r3, #0]
    2a54:	687b      	ldr	r3, [r7, #4]
    2a56:	681a      	ldr	r2, [r3, #0]
    2a58:	68fb      	ldr	r3, [r7, #12]
    2a5a:	430a      	orrs	r2, r1
    2a5c:	601a      	str	r2, [r3, #0]
}
    2a5e:	e00d      	b.n	2a7c <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
    2a60:	687b      	ldr	r3, [r7, #4]
    2a62:	791b      	ldrb	r3, [r3, #4]
    2a64:	461a      	mov	r2, r3
    2a66:	68fb      	ldr	r3, [r7, #12]
    2a68:	4413      	add	r3, r2
    2a6a:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
    2a6c:	68fb      	ldr	r3, [r7, #12]
    2a6e:	6819      	ldr	r1, [r3, #0]
    2a70:	687b      	ldr	r3, [r7, #4]
    2a72:	681b      	ldr	r3, [r3, #0]
    2a74:	43da      	mvns	r2, r3
    2a76:	68fb      	ldr	r3, [r7, #12]
    2a78:	400a      	ands	r2, r1
    2a7a:	601a      	str	r2, [r3, #0]
}
    2a7c:	bf00      	nop
    2a7e:	3714      	adds	r7, #20
    2a80:	46bd      	mov	sp, r7
    2a82:	bc80      	pop	{r7}
    2a84:	4770      	bx	lr
    2a86:	bf00      	nop
    2a88:	40010400 	.word	0x40010400

00002a8c <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
    2a8c:	b480      	push	{r7}
    2a8e:	b083      	sub	sp, #12
    2a90:	af00      	add	r7, sp, #0
    2a92:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
    2a94:	687b      	ldr	r3, [r7, #4]
    2a96:	2200      	movs	r2, #0
    2a98:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
    2a9a:	687b      	ldr	r3, [r7, #4]
    2a9c:	2200      	movs	r2, #0
    2a9e:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
    2aa0:	687b      	ldr	r3, [r7, #4]
    2aa2:	220c      	movs	r2, #12
    2aa4:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
    2aa6:	687b      	ldr	r3, [r7, #4]
    2aa8:	2200      	movs	r2, #0
    2aaa:	719a      	strb	r2, [r3, #6]
}
    2aac:	bf00      	nop
    2aae:	370c      	adds	r7, #12
    2ab0:	46bd      	mov	sp, r7
    2ab2:	bc80      	pop	{r7}
    2ab4:	4770      	bx	lr

00002ab6 <EXTI_GenerateSWInterrupt>:
  * @param  EXTI_Line: specifies the EXTI lines to be enabled or disabled.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
    2ab6:	b480      	push	{r7}
    2ab8:	b083      	sub	sp, #12
    2aba:	af00      	add	r7, sp, #0
    2abc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
    2abe:	4b05      	ldr	r3, [pc, #20]	; (2ad4 <EXTI_GenerateSWInterrupt+0x1e>)
    2ac0:	691a      	ldr	r2, [r3, #16]
    2ac2:	4904      	ldr	r1, [pc, #16]	; (2ad4 <EXTI_GenerateSWInterrupt+0x1e>)
    2ac4:	687b      	ldr	r3, [r7, #4]
    2ac6:	4313      	orrs	r3, r2
    2ac8:	610b      	str	r3, [r1, #16]
}
    2aca:	bf00      	nop
    2acc:	370c      	adds	r7, #12
    2ace:	46bd      	mov	sp, r7
    2ad0:	bc80      	pop	{r7}
    2ad2:	4770      	bx	lr
    2ad4:	40010400 	.word	0x40010400

00002ad8 <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
    2ad8:	b480      	push	{r7}
    2ada:	b085      	sub	sp, #20
    2adc:	af00      	add	r7, sp, #0
    2ade:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2ae0:	2300      	movs	r3, #0
    2ae2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
    2ae4:	4b08      	ldr	r3, [pc, #32]	; (2b08 <EXTI_GetFlagStatus+0x30>)
    2ae6:	695a      	ldr	r2, [r3, #20]
    2ae8:	687b      	ldr	r3, [r7, #4]
    2aea:	4013      	ands	r3, r2
    2aec:	2b00      	cmp	r3, #0
    2aee:	d002      	beq.n	2af6 <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
    2af0:	2301      	movs	r3, #1
    2af2:	73fb      	strb	r3, [r7, #15]
    2af4:	e001      	b.n	2afa <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
    2af6:	2300      	movs	r3, #0
    2af8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    2afa:	7bfb      	ldrb	r3, [r7, #15]
}
    2afc:	4618      	mov	r0, r3
    2afe:	3714      	adds	r7, #20
    2b00:	46bd      	mov	sp, r7
    2b02:	bc80      	pop	{r7}
    2b04:	4770      	bx	lr
    2b06:	bf00      	nop
    2b08:	40010400 	.word	0x40010400

00002b0c <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
    2b0c:	b480      	push	{r7}
    2b0e:	b083      	sub	sp, #12
    2b10:	af00      	add	r7, sp, #0
    2b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    2b14:	4a03      	ldr	r2, [pc, #12]	; (2b24 <EXTI_ClearFlag+0x18>)
    2b16:	687b      	ldr	r3, [r7, #4]
    2b18:	6153      	str	r3, [r2, #20]
}
    2b1a:	bf00      	nop
    2b1c:	370c      	adds	r7, #12
    2b1e:	46bd      	mov	sp, r7
    2b20:	bc80      	pop	{r7}
    2b22:	4770      	bx	lr
    2b24:	40010400 	.word	0x40010400

00002b28 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
    2b28:	b480      	push	{r7}
    2b2a:	b085      	sub	sp, #20
    2b2c:	af00      	add	r7, sp, #0
    2b2e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
    2b30:	2300      	movs	r3, #0
    2b32:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
    2b34:	2300      	movs	r3, #0
    2b36:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
    2b38:	4b0c      	ldr	r3, [pc, #48]	; (2b6c <EXTI_GetITStatus+0x44>)
    2b3a:	681b      	ldr	r3, [r3, #0]
    2b3c:	687a      	ldr	r2, [r7, #4]
    2b3e:	4013      	ands	r3, r2
    2b40:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
    2b42:	4b0a      	ldr	r3, [pc, #40]	; (2b6c <EXTI_GetITStatus+0x44>)
    2b44:	695a      	ldr	r2, [r3, #20]
    2b46:	687b      	ldr	r3, [r7, #4]
    2b48:	4013      	ands	r3, r2
    2b4a:	2b00      	cmp	r3, #0
    2b4c:	d005      	beq.n	2b5a <EXTI_GetITStatus+0x32>
    2b4e:	68bb      	ldr	r3, [r7, #8]
    2b50:	2b00      	cmp	r3, #0
    2b52:	d002      	beq.n	2b5a <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
    2b54:	2301      	movs	r3, #1
    2b56:	73fb      	strb	r3, [r7, #15]
    2b58:	e001      	b.n	2b5e <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
    2b5a:	2300      	movs	r3, #0
    2b5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    2b5e:	7bfb      	ldrb	r3, [r7, #15]
}
    2b60:	4618      	mov	r0, r3
    2b62:	3714      	adds	r7, #20
    2b64:	46bd      	mov	sp, r7
    2b66:	bc80      	pop	{r7}
    2b68:	4770      	bx	lr
    2b6a:	bf00      	nop
    2b6c:	40010400 	.word	0x40010400

00002b70 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
    2b70:	b480      	push	{r7}
    2b72:	b083      	sub	sp, #12
    2b74:	af00      	add	r7, sp, #0
    2b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    2b78:	4a03      	ldr	r2, [pc, #12]	; (2b88 <EXTI_ClearITPendingBit+0x18>)
    2b7a:	687b      	ldr	r3, [r7, #4]
    2b7c:	6153      	str	r3, [r2, #20]
}
    2b7e:	bf00      	nop
    2b80:	370c      	adds	r7, #12
    2b82:	46bd      	mov	sp, r7
    2b84:	bc80      	pop	{r7}
    2b86:	4770      	bx	lr
    2b88:	40010400 	.word	0x40010400

00002b8c <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
    2b8c:	b580      	push	{r7, lr}
    2b8e:	b082      	sub	sp, #8
    2b90:	af00      	add	r7, sp, #0
    2b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
    2b94:	687b      	ldr	r3, [r7, #4]
    2b96:	4a17      	ldr	r2, [pc, #92]	; (2bf4 <ADC_DeInit+0x68>)
    2b98:	4293      	cmp	r3, r2
    2b9a:	d10a      	bne.n	2bb2 <ADC_DeInit+0x26>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
    2b9c:	2101      	movs	r1, #1
    2b9e:	f44f 7000 	mov.w	r0, #512	; 0x200
    2ba2:	f7fe feaf 	bl	1904 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
    2ba6:	2100      	movs	r1, #0
    2ba8:	f44f 7000 	mov.w	r0, #512	; 0x200
    2bac:	f7fe feaa 	bl	1904 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    }
  }
}
    2bb0:	e01c      	b.n	2bec <ADC_DeInit+0x60>
  else if (ADCx == ADC2)
    2bb2:	687b      	ldr	r3, [r7, #4]
    2bb4:	4a10      	ldr	r2, [pc, #64]	; (2bf8 <ADC_DeInit+0x6c>)
    2bb6:	4293      	cmp	r3, r2
    2bb8:	d10a      	bne.n	2bd0 <ADC_DeInit+0x44>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
    2bba:	2101      	movs	r1, #1
    2bbc:	f44f 6080 	mov.w	r0, #1024	; 0x400
    2bc0:	f7fe fea0 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
    2bc4:	2100      	movs	r1, #0
    2bc6:	f44f 6080 	mov.w	r0, #1024	; 0x400
    2bca:	f7fe fe9b 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    2bce:	e00d      	b.n	2bec <ADC_DeInit+0x60>
    if (ADCx == ADC3)
    2bd0:	687b      	ldr	r3, [r7, #4]
    2bd2:	4a0a      	ldr	r2, [pc, #40]	; (2bfc <ADC_DeInit+0x70>)
    2bd4:	4293      	cmp	r3, r2
    2bd6:	d109      	bne.n	2bec <ADC_DeInit+0x60>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
    2bd8:	2101      	movs	r1, #1
    2bda:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2bde:	f7fe fe91 	bl	1904 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    2be2:	2100      	movs	r1, #0
    2be4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2be8:	f7fe fe8c 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    2bec:	bf00      	nop
    2bee:	3708      	adds	r7, #8
    2bf0:	46bd      	mov	sp, r7
    2bf2:	bd80      	pop	{r7, pc}
    2bf4:	40012400 	.word	0x40012400
    2bf8:	40012800 	.word	0x40012800
    2bfc:	40013c00 	.word	0x40013c00

00002c00 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
    2c00:	b480      	push	{r7}
    2c02:	b085      	sub	sp, #20
    2c04:	af00      	add	r7, sp, #0
    2c06:	6078      	str	r0, [r7, #4]
    2c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
    2c0a:	2300      	movs	r3, #0
    2c0c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
    2c0e:	2300      	movs	r3, #0
    2c10:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
    2c12:	687b      	ldr	r3, [r7, #4]
    2c14:	685b      	ldr	r3, [r3, #4]
    2c16:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
    2c18:	68fb      	ldr	r3, [r7, #12]
    2c1a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    2c1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2c22:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
    2c24:	683b      	ldr	r3, [r7, #0]
    2c26:	681a      	ldr	r2, [r3, #0]
    2c28:	683b      	ldr	r3, [r7, #0]
    2c2a:	791b      	ldrb	r3, [r3, #4]
    2c2c:	021b      	lsls	r3, r3, #8
    2c2e:	4313      	orrs	r3, r2
    2c30:	68fa      	ldr	r2, [r7, #12]
    2c32:	4313      	orrs	r3, r2
    2c34:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
    2c36:	687b      	ldr	r3, [r7, #4]
    2c38:	68fa      	ldr	r2, [r7, #12]
    2c3a:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
    2c3c:	687b      	ldr	r3, [r7, #4]
    2c3e:	689b      	ldr	r3, [r3, #8]
    2c40:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
    2c42:	68fa      	ldr	r2, [r7, #12]
    2c44:	4b16      	ldr	r3, [pc, #88]	; (2ca0 <ADC_Init+0xa0>)
    2c46:	4013      	ands	r3, r2
    2c48:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    2c4a:	683b      	ldr	r3, [r7, #0]
    2c4c:	68da      	ldr	r2, [r3, #12]
    2c4e:	683b      	ldr	r3, [r7, #0]
    2c50:	689b      	ldr	r3, [r3, #8]
    2c52:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
    2c54:	683b      	ldr	r3, [r7, #0]
    2c56:	795b      	ldrb	r3, [r3, #5]
    2c58:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    2c5a:	4313      	orrs	r3, r2
    2c5c:	68fa      	ldr	r2, [r7, #12]
    2c5e:	4313      	orrs	r3, r2
    2c60:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
    2c62:	687b      	ldr	r3, [r7, #4]
    2c64:	68fa      	ldr	r2, [r7, #12]
    2c66:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
    2c68:	687b      	ldr	r3, [r7, #4]
    2c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2c6c:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
    2c6e:	68fb      	ldr	r3, [r7, #12]
    2c70:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    2c74:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
    2c76:	683b      	ldr	r3, [r7, #0]
    2c78:	7c1b      	ldrb	r3, [r3, #16]
    2c7a:	3b01      	subs	r3, #1
    2c7c:	b2da      	uxtb	r2, r3
    2c7e:	7afb      	ldrb	r3, [r7, #11]
    2c80:	4313      	orrs	r3, r2
    2c82:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
    2c84:	7afb      	ldrb	r3, [r7, #11]
    2c86:	051b      	lsls	r3, r3, #20
    2c88:	68fa      	ldr	r2, [r7, #12]
    2c8a:	4313      	orrs	r3, r2
    2c8c:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
    2c8e:	687b      	ldr	r3, [r7, #4]
    2c90:	68fa      	ldr	r2, [r7, #12]
    2c92:	62da      	str	r2, [r3, #44]	; 0x2c
}
    2c94:	bf00      	nop
    2c96:	3714      	adds	r7, #20
    2c98:	46bd      	mov	sp, r7
    2c9a:	bc80      	pop	{r7}
    2c9c:	4770      	bx	lr
    2c9e:	bf00      	nop
    2ca0:	fff1f7fd 	.word	0xfff1f7fd

00002ca4 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
    2ca4:	b480      	push	{r7}
    2ca6:	b083      	sub	sp, #12
    2ca8:	af00      	add	r7, sp, #0
    2caa:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
    2cac:	687b      	ldr	r3, [r7, #4]
    2cae:	2200      	movs	r2, #0
    2cb0:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
    2cb2:	687b      	ldr	r3, [r7, #4]
    2cb4:	2200      	movs	r2, #0
    2cb6:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
    2cb8:	687b      	ldr	r3, [r7, #4]
    2cba:	2200      	movs	r2, #0
    2cbc:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
    2cbe:	687b      	ldr	r3, [r7, #4]
    2cc0:	2200      	movs	r2, #0
    2cc2:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
    2cc4:	687b      	ldr	r3, [r7, #4]
    2cc6:	2200      	movs	r2, #0
    2cc8:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
    2cca:	687b      	ldr	r3, [r7, #4]
    2ccc:	2201      	movs	r2, #1
    2cce:	741a      	strb	r2, [r3, #16]
}
    2cd0:	bf00      	nop
    2cd2:	370c      	adds	r7, #12
    2cd4:	46bd      	mov	sp, r7
    2cd6:	bc80      	pop	{r7}
    2cd8:	4770      	bx	lr

00002cda <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2cda:	b480      	push	{r7}
    2cdc:	b083      	sub	sp, #12
    2cde:	af00      	add	r7, sp, #0
    2ce0:	6078      	str	r0, [r7, #4]
    2ce2:	460b      	mov	r3, r1
    2ce4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2ce6:	78fb      	ldrb	r3, [r7, #3]
    2ce8:	2b00      	cmp	r3, #0
    2cea:	d006      	beq.n	2cfa <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
    2cec:	687b      	ldr	r3, [r7, #4]
    2cee:	689b      	ldr	r3, [r3, #8]
    2cf0:	f043 0201 	orr.w	r2, r3, #1
    2cf4:	687b      	ldr	r3, [r7, #4]
    2cf6:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
    2cf8:	e005      	b.n	2d06 <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
    2cfa:	687b      	ldr	r3, [r7, #4]
    2cfc:	689b      	ldr	r3, [r3, #8]
    2cfe:	f023 0201 	bic.w	r2, r3, #1
    2d02:	687b      	ldr	r3, [r7, #4]
    2d04:	609a      	str	r2, [r3, #8]
}
    2d06:	bf00      	nop
    2d08:	370c      	adds	r7, #12
    2d0a:	46bd      	mov	sp, r7
    2d0c:	bc80      	pop	{r7}
    2d0e:	4770      	bx	lr

00002d10 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2d10:	b480      	push	{r7}
    2d12:	b083      	sub	sp, #12
    2d14:	af00      	add	r7, sp, #0
    2d16:	6078      	str	r0, [r7, #4]
    2d18:	460b      	mov	r3, r1
    2d1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2d1c:	78fb      	ldrb	r3, [r7, #3]
    2d1e:	2b00      	cmp	r3, #0
    2d20:	d006      	beq.n	2d30 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
    2d22:	687b      	ldr	r3, [r7, #4]
    2d24:	689b      	ldr	r3, [r3, #8]
    2d26:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    2d2a:	687b      	ldr	r3, [r7, #4]
    2d2c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
  }
}
    2d2e:	e005      	b.n	2d3c <ADC_DMACmd+0x2c>
    ADCx->CR2 &= CR2_DMA_Reset;
    2d30:	687b      	ldr	r3, [r7, #4]
    2d32:	689b      	ldr	r3, [r3, #8]
    2d34:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    2d38:	687b      	ldr	r3, [r7, #4]
    2d3a:	609a      	str	r2, [r3, #8]
}
    2d3c:	bf00      	nop
    2d3e:	370c      	adds	r7, #12
    2d40:	46bd      	mov	sp, r7
    2d42:	bc80      	pop	{r7}
    2d44:	4770      	bx	lr

00002d46 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
{
    2d46:	b480      	push	{r7}
    2d48:	b085      	sub	sp, #20
    2d4a:	af00      	add	r7, sp, #0
    2d4c:	6078      	str	r0, [r7, #4]
    2d4e:	460b      	mov	r3, r1
    2d50:	807b      	strh	r3, [r7, #2]
    2d52:	4613      	mov	r3, r2
    2d54:	707b      	strb	r3, [r7, #1]
  uint8_t itmask = 0;
    2d56:	2300      	movs	r3, #0
    2d58:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
    2d5a:	887b      	ldrh	r3, [r7, #2]
    2d5c:	73fb      	strb	r3, [r7, #15]
  if (NewState != DISABLE)
    2d5e:	787b      	ldrb	r3, [r7, #1]
    2d60:	2b00      	cmp	r3, #0
    2d62:	d006      	beq.n	2d72 <ADC_ITConfig+0x2c>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
    2d64:	687b      	ldr	r3, [r7, #4]
    2d66:	685a      	ldr	r2, [r3, #4]
    2d68:	7bfb      	ldrb	r3, [r7, #15]
    2d6a:	431a      	orrs	r2, r3
    2d6c:	687b      	ldr	r3, [r7, #4]
    2d6e:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
    2d70:	e006      	b.n	2d80 <ADC_ITConfig+0x3a>
    ADCx->CR1 &= (~(uint32_t)itmask);
    2d72:	687b      	ldr	r3, [r7, #4]
    2d74:	685a      	ldr	r2, [r3, #4]
    2d76:	7bfb      	ldrb	r3, [r7, #15]
    2d78:	43db      	mvns	r3, r3
    2d7a:	401a      	ands	r2, r3
    2d7c:	687b      	ldr	r3, [r7, #4]
    2d7e:	605a      	str	r2, [r3, #4]
}
    2d80:	bf00      	nop
    2d82:	3714      	adds	r7, #20
    2d84:	46bd      	mov	sp, r7
    2d86:	bc80      	pop	{r7}
    2d88:	4770      	bx	lr

00002d8a <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
    2d8a:	b480      	push	{r7}
    2d8c:	b083      	sub	sp, #12
    2d8e:	af00      	add	r7, sp, #0
    2d90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
    2d92:	687b      	ldr	r3, [r7, #4]
    2d94:	689b      	ldr	r3, [r3, #8]
    2d96:	f043 0208 	orr.w	r2, r3, #8
    2d9a:	687b      	ldr	r3, [r7, #4]
    2d9c:	609a      	str	r2, [r3, #8]
}
    2d9e:	bf00      	nop
    2da0:	370c      	adds	r7, #12
    2da2:	46bd      	mov	sp, r7
    2da4:	bc80      	pop	{r7}
    2da6:	4770      	bx	lr

00002da8 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
    2da8:	b480      	push	{r7}
    2daa:	b085      	sub	sp, #20
    2dac:	af00      	add	r7, sp, #0
    2dae:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2db0:	2300      	movs	r3, #0
    2db2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
    2db4:	687b      	ldr	r3, [r7, #4]
    2db6:	689b      	ldr	r3, [r3, #8]
    2db8:	f003 0308 	and.w	r3, r3, #8
    2dbc:	2b00      	cmp	r3, #0
    2dbe:	d002      	beq.n	2dc6 <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
    2dc0:	2301      	movs	r3, #1
    2dc2:	73fb      	strb	r3, [r7, #15]
    2dc4:	e001      	b.n	2dca <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
    2dc6:	2300      	movs	r3, #0
    2dc8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
    2dca:	7bfb      	ldrb	r3, [r7, #15]
}
    2dcc:	4618      	mov	r0, r3
    2dce:	3714      	adds	r7, #20
    2dd0:	46bd      	mov	sp, r7
    2dd2:	bc80      	pop	{r7}
    2dd4:	4770      	bx	lr

00002dd6 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
    2dd6:	b480      	push	{r7}
    2dd8:	b083      	sub	sp, #12
    2dda:	af00      	add	r7, sp, #0
    2ddc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
    2dde:	687b      	ldr	r3, [r7, #4]
    2de0:	689b      	ldr	r3, [r3, #8]
    2de2:	f043 0204 	orr.w	r2, r3, #4
    2de6:	687b      	ldr	r3, [r7, #4]
    2de8:	609a      	str	r2, [r3, #8]
}
    2dea:	bf00      	nop
    2dec:	370c      	adds	r7, #12
    2dee:	46bd      	mov	sp, r7
    2df0:	bc80      	pop	{r7}
    2df2:	4770      	bx	lr

00002df4 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
    2df4:	b480      	push	{r7}
    2df6:	b085      	sub	sp, #20
    2df8:	af00      	add	r7, sp, #0
    2dfa:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2dfc:	2300      	movs	r3, #0
    2dfe:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
    2e00:	687b      	ldr	r3, [r7, #4]
    2e02:	689b      	ldr	r3, [r3, #8]
    2e04:	f003 0304 	and.w	r3, r3, #4
    2e08:	2b00      	cmp	r3, #0
    2e0a:	d002      	beq.n	2e12 <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
    2e0c:	2301      	movs	r3, #1
    2e0e:	73fb      	strb	r3, [r7, #15]
    2e10:	e001      	b.n	2e16 <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
    2e12:	2300      	movs	r3, #0
    2e14:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
    2e16:	7bfb      	ldrb	r3, [r7, #15]
}
    2e18:	4618      	mov	r0, r3
    2e1a:	3714      	adds	r7, #20
    2e1c:	46bd      	mov	sp, r7
    2e1e:	bc80      	pop	{r7}
    2e20:	4770      	bx	lr

00002e22 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2e22:	b480      	push	{r7}
    2e24:	b083      	sub	sp, #12
    2e26:	af00      	add	r7, sp, #0
    2e28:	6078      	str	r0, [r7, #4]
    2e2a:	460b      	mov	r3, r1
    2e2c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2e2e:	78fb      	ldrb	r3, [r7, #3]
    2e30:	2b00      	cmp	r3, #0
    2e32:	d006      	beq.n	2e42 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
    2e34:	687b      	ldr	r3, [r7, #4]
    2e36:	689b      	ldr	r3, [r3, #8]
    2e38:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
    2e3c:	687b      	ldr	r3, [r7, #4]
    2e3e:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
    2e40:	e005      	b.n	2e4e <ADC_SoftwareStartConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
    2e42:	687b      	ldr	r3, [r7, #4]
    2e44:	689b      	ldr	r3, [r3, #8]
    2e46:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
    2e4a:	687b      	ldr	r3, [r7, #4]
    2e4c:	609a      	str	r2, [r3, #8]
}
    2e4e:	bf00      	nop
    2e50:	370c      	adds	r7, #12
    2e52:	46bd      	mov	sp, r7
    2e54:	bc80      	pop	{r7}
    2e56:	4770      	bx	lr

00002e58 <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
    2e58:	b480      	push	{r7}
    2e5a:	b085      	sub	sp, #20
    2e5c:	af00      	add	r7, sp, #0
    2e5e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2e60:	2300      	movs	r3, #0
    2e62:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
    2e64:	687b      	ldr	r3, [r7, #4]
    2e66:	689b      	ldr	r3, [r3, #8]
    2e68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    2e6c:	2b00      	cmp	r3, #0
    2e6e:	d002      	beq.n	2e76 <ADC_GetSoftwareStartConvStatus+0x1e>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
    2e70:	2301      	movs	r3, #1
    2e72:	73fb      	strb	r3, [r7, #15]
    2e74:	e001      	b.n	2e7a <ADC_GetSoftwareStartConvStatus+0x22>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
    2e76:	2300      	movs	r3, #0
    2e78:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
    2e7a:	7bfb      	ldrb	r3, [r7, #15]
}
    2e7c:	4618      	mov	r0, r3
    2e7e:	3714      	adds	r7, #20
    2e80:	46bd      	mov	sp, r7
    2e82:	bc80      	pop	{r7}
    2e84:	4770      	bx	lr

00002e86 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel
  *         count value. This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
    2e86:	b480      	push	{r7}
    2e88:	b085      	sub	sp, #20
    2e8a:	af00      	add	r7, sp, #0
    2e8c:	6078      	str	r0, [r7, #4]
    2e8e:	460b      	mov	r3, r1
    2e90:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
    2e92:	2300      	movs	r3, #0
    2e94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
    2e96:	2300      	movs	r3, #0
    2e98:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
    2e9a:	687b      	ldr	r3, [r7, #4]
    2e9c:	685b      	ldr	r3, [r3, #4]
    2e9e:	60fb      	str	r3, [r7, #12]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
    2ea0:	68fb      	ldr	r3, [r7, #12]
    2ea2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    2ea6:	60fb      	str	r3, [r7, #12]
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
    2ea8:	78fb      	ldrb	r3, [r7, #3]
    2eaa:	3b01      	subs	r3, #1
    2eac:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
    2eae:	68bb      	ldr	r3, [r7, #8]
    2eb0:	035b      	lsls	r3, r3, #13
    2eb2:	68fa      	ldr	r2, [r7, #12]
    2eb4:	4313      	orrs	r3, r2
    2eb6:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
    2eb8:	687b      	ldr	r3, [r7, #4]
    2eba:	68fa      	ldr	r2, [r7, #12]
    2ebc:	605a      	str	r2, [r3, #4]
}
    2ebe:	bf00      	nop
    2ec0:	3714      	adds	r7, #20
    2ec2:	46bd      	mov	sp, r7
    2ec4:	bc80      	pop	{r7}
    2ec6:	4770      	bx	lr

00002ec8 <ADC_DiscModeCmd>:
  *         on regular group channel.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2ec8:	b480      	push	{r7}
    2eca:	b083      	sub	sp, #12
    2ecc:	af00      	add	r7, sp, #0
    2ece:	6078      	str	r0, [r7, #4]
    2ed0:	460b      	mov	r3, r1
    2ed2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2ed4:	78fb      	ldrb	r3, [r7, #3]
    2ed6:	2b00      	cmp	r3, #0
    2ed8:	d006      	beq.n	2ee8 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
    2eda:	687b      	ldr	r3, [r7, #4]
    2edc:	685b      	ldr	r3, [r3, #4]
    2ede:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
    2ee2:	687b      	ldr	r3, [r7, #4]
    2ee4:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
  }
}
    2ee6:	e005      	b.n	2ef4 <ADC_DiscModeCmd+0x2c>
    ADCx->CR1 &= CR1_DISCEN_Reset;
    2ee8:	687b      	ldr	r3, [r7, #4]
    2eea:	685b      	ldr	r3, [r3, #4]
    2eec:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
    2ef0:	687b      	ldr	r3, [r7, #4]
    2ef2:	605a      	str	r2, [r3, #4]
}
    2ef4:	bf00      	nop
    2ef6:	370c      	adds	r7, #12
    2ef8:	46bd      	mov	sp, r7
    2efa:	bc80      	pop	{r7}
    2efc:	4770      	bx	lr

00002efe <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    2efe:	b480      	push	{r7}
    2f00:	b085      	sub	sp, #20
    2f02:	af00      	add	r7, sp, #0
    2f04:	6078      	str	r0, [r7, #4]
    2f06:	4608      	mov	r0, r1
    2f08:	4611      	mov	r1, r2
    2f0a:	461a      	mov	r2, r3
    2f0c:	4603      	mov	r3, r0
    2f0e:	70fb      	strb	r3, [r7, #3]
    2f10:	460b      	mov	r3, r1
    2f12:	70bb      	strb	r3, [r7, #2]
    2f14:	4613      	mov	r3, r2
    2f16:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    2f18:	2300      	movs	r3, #0
    2f1a:	60fb      	str	r3, [r7, #12]
    2f1c:	2300      	movs	r3, #0
    2f1e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    2f20:	78fb      	ldrb	r3, [r7, #3]
    2f22:	2b09      	cmp	r3, #9
    2f24:	d923      	bls.n	2f6e <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    2f26:	687b      	ldr	r3, [r7, #4]
    2f28:	68db      	ldr	r3, [r3, #12]
    2f2a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    2f2c:	78fb      	ldrb	r3, [r7, #3]
    2f2e:	f1a3 020a 	sub.w	r2, r3, #10
    2f32:	4613      	mov	r3, r2
    2f34:	005b      	lsls	r3, r3, #1
    2f36:	4413      	add	r3, r2
    2f38:	2207      	movs	r2, #7
    2f3a:	fa02 f303 	lsl.w	r3, r2, r3
    2f3e:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    2f40:	68bb      	ldr	r3, [r7, #8]
    2f42:	43db      	mvns	r3, r3
    2f44:	68fa      	ldr	r2, [r7, #12]
    2f46:	4013      	ands	r3, r2
    2f48:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    2f4a:	7879      	ldrb	r1, [r7, #1]
    2f4c:	78fb      	ldrb	r3, [r7, #3]
    2f4e:	f1a3 020a 	sub.w	r2, r3, #10
    2f52:	4613      	mov	r3, r2
    2f54:	005b      	lsls	r3, r3, #1
    2f56:	4413      	add	r3, r2
    2f58:	fa01 f303 	lsl.w	r3, r1, r3
    2f5c:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    2f5e:	68fa      	ldr	r2, [r7, #12]
    2f60:	68bb      	ldr	r3, [r7, #8]
    2f62:	4313      	orrs	r3, r2
    2f64:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    2f66:	687b      	ldr	r3, [r7, #4]
    2f68:	68fa      	ldr	r2, [r7, #12]
    2f6a:	60da      	str	r2, [r3, #12]
    2f6c:	e01e      	b.n	2fac <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    2f6e:	687b      	ldr	r3, [r7, #4]
    2f70:	691b      	ldr	r3, [r3, #16]
    2f72:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    2f74:	78fa      	ldrb	r2, [r7, #3]
    2f76:	4613      	mov	r3, r2
    2f78:	005b      	lsls	r3, r3, #1
    2f7a:	4413      	add	r3, r2
    2f7c:	2207      	movs	r2, #7
    2f7e:	fa02 f303 	lsl.w	r3, r2, r3
    2f82:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    2f84:	68bb      	ldr	r3, [r7, #8]
    2f86:	43db      	mvns	r3, r3
    2f88:	68fa      	ldr	r2, [r7, #12]
    2f8a:	4013      	ands	r3, r2
    2f8c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    2f8e:	7879      	ldrb	r1, [r7, #1]
    2f90:	78fa      	ldrb	r2, [r7, #3]
    2f92:	4613      	mov	r3, r2
    2f94:	005b      	lsls	r3, r3, #1
    2f96:	4413      	add	r3, r2
    2f98:	fa01 f303 	lsl.w	r3, r1, r3
    2f9c:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    2f9e:	68fa      	ldr	r2, [r7, #12]
    2fa0:	68bb      	ldr	r3, [r7, #8]
    2fa2:	4313      	orrs	r3, r2
    2fa4:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    2fa6:	687b      	ldr	r3, [r7, #4]
    2fa8:	68fa      	ldr	r2, [r7, #12]
    2faa:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
    2fac:	78bb      	ldrb	r3, [r7, #2]
    2fae:	2b06      	cmp	r3, #6
    2fb0:	d821      	bhi.n	2ff6 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    2fb2:	687b      	ldr	r3, [r7, #4]
    2fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2fb6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    2fb8:	78bb      	ldrb	r3, [r7, #2]
    2fba:	1e5a      	subs	r2, r3, #1
    2fbc:	4613      	mov	r3, r2
    2fbe:	009b      	lsls	r3, r3, #2
    2fc0:	4413      	add	r3, r2
    2fc2:	221f      	movs	r2, #31
    2fc4:	fa02 f303 	lsl.w	r3, r2, r3
    2fc8:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    2fca:	68bb      	ldr	r3, [r7, #8]
    2fcc:	43db      	mvns	r3, r3
    2fce:	68fa      	ldr	r2, [r7, #12]
    2fd0:	4013      	ands	r3, r2
    2fd2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    2fd4:	78f9      	ldrb	r1, [r7, #3]
    2fd6:	78bb      	ldrb	r3, [r7, #2]
    2fd8:	1e5a      	subs	r2, r3, #1
    2fda:	4613      	mov	r3, r2
    2fdc:	009b      	lsls	r3, r3, #2
    2fde:	4413      	add	r3, r2
    2fe0:	fa01 f303 	lsl.w	r3, r1, r3
    2fe4:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    2fe6:	68fa      	ldr	r2, [r7, #12]
    2fe8:	68bb      	ldr	r3, [r7, #8]
    2fea:	4313      	orrs	r3, r2
    2fec:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
    2fee:	687b      	ldr	r3, [r7, #4]
    2ff0:	68fa      	ldr	r2, [r7, #12]
    2ff2:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
    2ff4:	e047      	b.n	3086 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
    2ff6:	78bb      	ldrb	r3, [r7, #2]
    2ff8:	2b0c      	cmp	r3, #12
    2ffa:	d821      	bhi.n	3040 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
    2ffc:	687b      	ldr	r3, [r7, #4]
    2ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3000:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    3002:	78bb      	ldrb	r3, [r7, #2]
    3004:	1fda      	subs	r2, r3, #7
    3006:	4613      	mov	r3, r2
    3008:	009b      	lsls	r3, r3, #2
    300a:	4413      	add	r3, r2
    300c:	221f      	movs	r2, #31
    300e:	fa02 f303 	lsl.w	r3, r2, r3
    3012:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
    3014:	68bb      	ldr	r3, [r7, #8]
    3016:	43db      	mvns	r3, r3
    3018:	68fa      	ldr	r2, [r7, #12]
    301a:	4013      	ands	r3, r2
    301c:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    301e:	78f9      	ldrb	r1, [r7, #3]
    3020:	78bb      	ldrb	r3, [r7, #2]
    3022:	1fda      	subs	r2, r3, #7
    3024:	4613      	mov	r3, r2
    3026:	009b      	lsls	r3, r3, #2
    3028:	4413      	add	r3, r2
    302a:	fa01 f303 	lsl.w	r3, r1, r3
    302e:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
    3030:	68fa      	ldr	r2, [r7, #12]
    3032:	68bb      	ldr	r3, [r7, #8]
    3034:	4313      	orrs	r3, r2
    3036:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
    3038:	687b      	ldr	r3, [r7, #4]
    303a:	68fa      	ldr	r2, [r7, #12]
    303c:	631a      	str	r2, [r3, #48]	; 0x30
}
    303e:	e022      	b.n	3086 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
    3040:	687b      	ldr	r3, [r7, #4]
    3042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3044:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    3046:	78bb      	ldrb	r3, [r7, #2]
    3048:	f1a3 020d 	sub.w	r2, r3, #13
    304c:	4613      	mov	r3, r2
    304e:	009b      	lsls	r3, r3, #2
    3050:	4413      	add	r3, r2
    3052:	221f      	movs	r2, #31
    3054:	fa02 f303 	lsl.w	r3, r2, r3
    3058:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
    305a:	68bb      	ldr	r3, [r7, #8]
    305c:	43db      	mvns	r3, r3
    305e:	68fa      	ldr	r2, [r7, #12]
    3060:	4013      	ands	r3, r2
    3062:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    3064:	78f9      	ldrb	r1, [r7, #3]
    3066:	78bb      	ldrb	r3, [r7, #2]
    3068:	f1a3 020d 	sub.w	r2, r3, #13
    306c:	4613      	mov	r3, r2
    306e:	009b      	lsls	r3, r3, #2
    3070:	4413      	add	r3, r2
    3072:	fa01 f303 	lsl.w	r3, r1, r3
    3076:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
    3078:	68fa      	ldr	r2, [r7, #12]
    307a:	68bb      	ldr	r3, [r7, #8]
    307c:	4313      	orrs	r3, r2
    307e:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
    3080:	687b      	ldr	r3, [r7, #4]
    3082:	68fa      	ldr	r2, [r7, #12]
    3084:	62da      	str	r2, [r3, #44]	; 0x2c
}
    3086:	bf00      	nop
    3088:	3714      	adds	r7, #20
    308a:	46bd      	mov	sp, r7
    308c:	bc80      	pop	{r7}
    308e:	4770      	bx	lr

00003090 <ADC_ExternalTrigConvCmd>:
  * @param  NewState: new state of the selected ADC external trigger start of conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3090:	b480      	push	{r7}
    3092:	b083      	sub	sp, #12
    3094:	af00      	add	r7, sp, #0
    3096:	6078      	str	r0, [r7, #4]
    3098:	460b      	mov	r3, r1
    309a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    309c:	78fb      	ldrb	r3, [r7, #3]
    309e:	2b00      	cmp	r3, #0
    30a0:	d006      	beq.n	30b0 <ADC_ExternalTrigConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
    30a2:	687b      	ldr	r3, [r7, #4]
    30a4:	689b      	ldr	r3, [r3, #8]
    30a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
    30aa:	687b      	ldr	r3, [r7, #4]
    30ac:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
  }
}
    30ae:	e005      	b.n	30bc <ADC_ExternalTrigConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
    30b0:	687b      	ldr	r3, [r7, #4]
    30b2:	689b      	ldr	r3, [r3, #8]
    30b4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
    30b8:	687b      	ldr	r3, [r7, #4]
    30ba:	609a      	str	r2, [r3, #8]
}
    30bc:	bf00      	nop
    30be:	370c      	adds	r7, #12
    30c0:	46bd      	mov	sp, r7
    30c2:	bc80      	pop	{r7}
    30c4:	4770      	bx	lr

000030c6 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
    30c6:	b480      	push	{r7}
    30c8:	b083      	sub	sp, #12
    30ca:	af00      	add	r7, sp, #0
    30cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
    30ce:	687b      	ldr	r3, [r7, #4]
    30d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    30d2:	b29b      	uxth	r3, r3
}
    30d4:	4618      	mov	r0, r3
    30d6:	370c      	adds	r7, #12
    30d8:	46bd      	mov	sp, r7
    30da:	bc80      	pop	{r7}
    30dc:	4770      	bx	lr

000030de <ADC_GetDualModeConversionValue>:
/**
  * @brief  Returns the last ADC1 and ADC2 conversion result data in dual mode.
  * @retval The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
    30de:	b480      	push	{r7}
    30e0:	af00      	add	r7, sp, #0
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
    30e2:	4b03      	ldr	r3, [pc, #12]	; (30f0 <ADC_GetDualModeConversionValue+0x12>)
    30e4:	681b      	ldr	r3, [r3, #0]
}
    30e6:	4618      	mov	r0, r3
    30e8:	46bd      	mov	sp, r7
    30ea:	bc80      	pop	{r7}
    30ec:	4770      	bx	lr
    30ee:	bf00      	nop
    30f0:	4001244c 	.word	0x4001244c

000030f4 <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    30f4:	b480      	push	{r7}
    30f6:	b083      	sub	sp, #12
    30f8:	af00      	add	r7, sp, #0
    30fa:	6078      	str	r0, [r7, #4]
    30fc:	460b      	mov	r3, r1
    30fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3100:	78fb      	ldrb	r3, [r7, #3]
    3102:	2b00      	cmp	r3, #0
    3104:	d006      	beq.n	3114 <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
    3106:	687b      	ldr	r3, [r7, #4]
    3108:	685b      	ldr	r3, [r3, #4]
    310a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
    310e:	687b      	ldr	r3, [r7, #4]
    3110:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
  }
}
    3112:	e005      	b.n	3120 <ADC_AutoInjectedConvCmd+0x2c>
    ADCx->CR1 &= CR1_JAUTO_Reset;
    3114:	687b      	ldr	r3, [r7, #4]
    3116:	685b      	ldr	r3, [r3, #4]
    3118:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
    311c:	687b      	ldr	r3, [r7, #4]
    311e:	605a      	str	r2, [r3, #4]
}
    3120:	bf00      	nop
    3122:	370c      	adds	r7, #12
    3124:	46bd      	mov	sp, r7
    3126:	bc80      	pop	{r7}
    3128:	4770      	bx	lr

0000312a <ADC_InjectedDiscModeCmd>:
  *         on injected group channel.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    312a:	b480      	push	{r7}
    312c:	b083      	sub	sp, #12
    312e:	af00      	add	r7, sp, #0
    3130:	6078      	str	r0, [r7, #4]
    3132:	460b      	mov	r3, r1
    3134:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3136:	78fb      	ldrb	r3, [r7, #3]
    3138:	2b00      	cmp	r3, #0
    313a:	d006      	beq.n	314a <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
    313c:	687b      	ldr	r3, [r7, #4]
    313e:	685b      	ldr	r3, [r3, #4]
    3140:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
    3144:	687b      	ldr	r3, [r7, #4]
    3146:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
  }
}
    3148:	e005      	b.n	3156 <ADC_InjectedDiscModeCmd+0x2c>
    ADCx->CR1 &= CR1_JDISCEN_Reset;
    314a:	687b      	ldr	r3, [r7, #4]
    314c:	685b      	ldr	r3, [r3, #4]
    314e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    3152:	687b      	ldr	r3, [r7, #4]
    3154:	605a      	str	r2, [r3, #4]
}
    3156:	bf00      	nop
    3158:	370c      	adds	r7, #12
    315a:	46bd      	mov	sp, r7
    315c:	bc80      	pop	{r7}
    315e:	4770      	bx	lr

00003160 <ADC_ExternalTrigInjectedConvConfig>:
  *     @arg ADC_ExternalTrigInjecConv_None: Injected conversion started by software and not
  *                                          by external trigger (for ADC1, ADC2 and ADC3)
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
    3160:	b480      	push	{r7}
    3162:	b085      	sub	sp, #20
    3164:	af00      	add	r7, sp, #0
    3166:	6078      	str	r0, [r7, #4]
    3168:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    316a:	2300      	movs	r3, #0
    316c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
    316e:	687b      	ldr	r3, [r7, #4]
    3170:	689b      	ldr	r3, [r3, #8]
    3172:	60fb      	str	r3, [r7, #12]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
    3174:	68fb      	ldr	r3, [r7, #12]
    3176:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    317a:	60fb      	str	r3, [r7, #12]
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
    317c:	68fa      	ldr	r2, [r7, #12]
    317e:	683b      	ldr	r3, [r7, #0]
    3180:	4313      	orrs	r3, r2
    3182:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
    3184:	687b      	ldr	r3, [r7, #4]
    3186:	68fa      	ldr	r2, [r7, #12]
    3188:	609a      	str	r2, [r3, #8]
}
    318a:	bf00      	nop
    318c:	3714      	adds	r7, #20
    318e:	46bd      	mov	sp, r7
    3190:	bc80      	pop	{r7}
    3192:	4770      	bx	lr

00003194 <ADC_ExternalTrigInjectedConvCmd>:
  *         injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3194:	b480      	push	{r7}
    3196:	b083      	sub	sp, #12
    3198:	af00      	add	r7, sp, #0
    319a:	6078      	str	r0, [r7, #4]
    319c:	460b      	mov	r3, r1
    319e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    31a0:	78fb      	ldrb	r3, [r7, #3]
    31a2:	2b00      	cmp	r3, #0
    31a4:	d006      	beq.n	31b4 <ADC_ExternalTrigInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
    31a6:	687b      	ldr	r3, [r7, #4]
    31a8:	689b      	ldr	r3, [r3, #8]
    31aa:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
    31ae:	687b      	ldr	r3, [r7, #4]
    31b0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
  }
}
    31b2:	e005      	b.n	31c0 <ADC_ExternalTrigInjectedConvCmd+0x2c>
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
    31b4:	687b      	ldr	r3, [r7, #4]
    31b6:	689b      	ldr	r3, [r3, #8]
    31b8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
    31bc:	687b      	ldr	r3, [r7, #4]
    31be:	609a      	str	r2, [r3, #8]
}
    31c0:	bf00      	nop
    31c2:	370c      	adds	r7, #12
    31c4:	46bd      	mov	sp, r7
    31c6:	bc80      	pop	{r7}
    31c8:	4770      	bx	lr

000031ca <ADC_SoftwareStartInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC software start injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    31ca:	b480      	push	{r7}
    31cc:	b083      	sub	sp, #12
    31ce:	af00      	add	r7, sp, #0
    31d0:	6078      	str	r0, [r7, #4]
    31d2:	460b      	mov	r3, r1
    31d4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    31d6:	78fb      	ldrb	r3, [r7, #3]
    31d8:	2b00      	cmp	r3, #0
    31da:	d006      	beq.n	31ea <ADC_SoftwareStartInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
    31dc:	687b      	ldr	r3, [r7, #4]
    31de:	689b      	ldr	r3, [r3, #8]
    31e0:	f443 1202 	orr.w	r2, r3, #2129920	; 0x208000
    31e4:	687b      	ldr	r3, [r7, #4]
    31e6:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
  }
}
    31e8:	e005      	b.n	31f6 <ADC_SoftwareStartInjectedConvCmd+0x2c>
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
    31ea:	687b      	ldr	r3, [r7, #4]
    31ec:	689b      	ldr	r3, [r3, #8]
    31ee:	f423 1202 	bic.w	r2, r3, #2129920	; 0x208000
    31f2:	687b      	ldr	r3, [r7, #4]
    31f4:	609a      	str	r2, [r3, #8]
}
    31f6:	bf00      	nop
    31f8:	370c      	adds	r7, #12
    31fa:	46bd      	mov	sp, r7
    31fc:	bc80      	pop	{r7}
    31fe:	4770      	bx	lr

00003200 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
    3200:	b480      	push	{r7}
    3202:	b085      	sub	sp, #20
    3204:	af00      	add	r7, sp, #0
    3206:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    3208:	2300      	movs	r3, #0
    320a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
    320c:	687b      	ldr	r3, [r7, #4]
    320e:	689b      	ldr	r3, [r3, #8]
    3210:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    3214:	2b00      	cmp	r3, #0
    3216:	d002      	beq.n	321e <ADC_GetSoftwareStartInjectedConvCmdStatus+0x1e>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
    3218:	2301      	movs	r3, #1
    321a:	73fb      	strb	r3, [r7, #15]
    321c:	e001      	b.n	3222 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
    321e:	2300      	movs	r3, #0
    3220:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
    3222:	7bfb      	ldrb	r3, [r7, #15]
}
    3224:	4618      	mov	r0, r3
    3226:	3714      	adds	r7, #20
    3228:	46bd      	mov	sp, r7
    322a:	bc80      	pop	{r7}
    322c:	4770      	bx	lr

0000322e <ADC_InjectedChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    322e:	b480      	push	{r7}
    3230:	b087      	sub	sp, #28
    3232:	af00      	add	r7, sp, #0
    3234:	6078      	str	r0, [r7, #4]
    3236:	4608      	mov	r0, r1
    3238:	4611      	mov	r1, r2
    323a:	461a      	mov	r2, r3
    323c:	4603      	mov	r3, r0
    323e:	70fb      	strb	r3, [r7, #3]
    3240:	460b      	mov	r3, r1
    3242:	70bb      	strb	r3, [r7, #2]
    3244:	4613      	mov	r3, r2
    3246:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
    3248:	2300      	movs	r3, #0
    324a:	617b      	str	r3, [r7, #20]
    324c:	2300      	movs	r3, #0
    324e:	613b      	str	r3, [r7, #16]
    3250:	2300      	movs	r3, #0
    3252:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    3254:	78fb      	ldrb	r3, [r7, #3]
    3256:	2b09      	cmp	r3, #9
    3258:	d923      	bls.n	32a2 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    325a:	687b      	ldr	r3, [r7, #4]
    325c:	68db      	ldr	r3, [r3, #12]
    325e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    3260:	78fb      	ldrb	r3, [r7, #3]
    3262:	f1a3 020a 	sub.w	r2, r3, #10
    3266:	4613      	mov	r3, r2
    3268:	005b      	lsls	r3, r3, #1
    326a:	4413      	add	r3, r2
    326c:	2207      	movs	r2, #7
    326e:	fa02 f303 	lsl.w	r3, r2, r3
    3272:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    3274:	693b      	ldr	r3, [r7, #16]
    3276:	43db      	mvns	r3, r3
    3278:	697a      	ldr	r2, [r7, #20]
    327a:	4013      	ands	r3, r2
    327c:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    327e:	7879      	ldrb	r1, [r7, #1]
    3280:	78fb      	ldrb	r3, [r7, #3]
    3282:	f1a3 020a 	sub.w	r2, r3, #10
    3286:	4613      	mov	r3, r2
    3288:	005b      	lsls	r3, r3, #1
    328a:	4413      	add	r3, r2
    328c:	fa01 f303 	lsl.w	r3, r1, r3
    3290:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    3292:	697a      	ldr	r2, [r7, #20]
    3294:	693b      	ldr	r3, [r7, #16]
    3296:	4313      	orrs	r3, r2
    3298:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    329a:	687b      	ldr	r3, [r7, #4]
    329c:	697a      	ldr	r2, [r7, #20]
    329e:	60da      	str	r2, [r3, #12]
    32a0:	e01e      	b.n	32e0 <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    32a2:	687b      	ldr	r3, [r7, #4]
    32a4:	691b      	ldr	r3, [r3, #16]
    32a6:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    32a8:	78fa      	ldrb	r2, [r7, #3]
    32aa:	4613      	mov	r3, r2
    32ac:	005b      	lsls	r3, r3, #1
    32ae:	4413      	add	r3, r2
    32b0:	2207      	movs	r2, #7
    32b2:	fa02 f303 	lsl.w	r3, r2, r3
    32b6:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    32b8:	693b      	ldr	r3, [r7, #16]
    32ba:	43db      	mvns	r3, r3
    32bc:	697a      	ldr	r2, [r7, #20]
    32be:	4013      	ands	r3, r2
    32c0:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    32c2:	7879      	ldrb	r1, [r7, #1]
    32c4:	78fa      	ldrb	r2, [r7, #3]
    32c6:	4613      	mov	r3, r2
    32c8:	005b      	lsls	r3, r3, #1
    32ca:	4413      	add	r3, r2
    32cc:	fa01 f303 	lsl.w	r3, r1, r3
    32d0:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    32d2:	697a      	ldr	r2, [r7, #20]
    32d4:	693b      	ldr	r3, [r7, #16]
    32d6:	4313      	orrs	r3, r2
    32d8:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    32da:	687b      	ldr	r3, [r7, #4]
    32dc:	697a      	ldr	r2, [r7, #20]
    32de:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    32e0:	687b      	ldr	r3, [r7, #4]
    32e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    32e4:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
    32e6:	697b      	ldr	r3, [r7, #20]
    32e8:	0d1b      	lsrs	r3, r3, #20
    32ea:	f003 0303 	and.w	r3, r3, #3
    32ee:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    32f0:	68fb      	ldr	r3, [r7, #12]
    32f2:	b2db      	uxtb	r3, r3
    32f4:	78ba      	ldrb	r2, [r7, #2]
    32f6:	1ad3      	subs	r3, r2, r3
    32f8:	b2db      	uxtb	r3, r3
    32fa:	3302      	adds	r3, #2
    32fc:	b2db      	uxtb	r3, r3
    32fe:	461a      	mov	r2, r3
    3300:	4613      	mov	r3, r2
    3302:	009b      	lsls	r3, r3, #2
    3304:	4413      	add	r3, r2
    3306:	221f      	movs	r2, #31
    3308:	fa02 f303 	lsl.w	r3, r2, r3
    330c:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
    330e:	693b      	ldr	r3, [r7, #16]
    3310:	43db      	mvns	r3, r3
    3312:	697a      	ldr	r2, [r7, #20]
    3314:	4013      	ands	r3, r2
    3316:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    3318:	78fa      	ldrb	r2, [r7, #3]
    331a:	68fb      	ldr	r3, [r7, #12]
    331c:	b2db      	uxtb	r3, r3
    331e:	78b9      	ldrb	r1, [r7, #2]
    3320:	1acb      	subs	r3, r1, r3
    3322:	b2db      	uxtb	r3, r3
    3324:	3302      	adds	r3, #2
    3326:	b2db      	uxtb	r3, r3
    3328:	4619      	mov	r1, r3
    332a:	460b      	mov	r3, r1
    332c:	009b      	lsls	r3, r3, #2
    332e:	440b      	add	r3, r1
    3330:	fa02 f303 	lsl.w	r3, r2, r3
    3334:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
    3336:	697a      	ldr	r2, [r7, #20]
    3338:	693b      	ldr	r3, [r7, #16]
    333a:	4313      	orrs	r3, r2
    333c:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    333e:	687b      	ldr	r3, [r7, #4]
    3340:	697a      	ldr	r2, [r7, #20]
    3342:	639a      	str	r2, [r3, #56]	; 0x38
}
    3344:	bf00      	nop
    3346:	371c      	adds	r7, #28
    3348:	46bd      	mov	sp, r7
    334a:	bc80      	pop	{r7}
    334c:	4770      	bx	lr

0000334e <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *   This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
    334e:	b480      	push	{r7}
    3350:	b085      	sub	sp, #20
    3352:	af00      	add	r7, sp, #0
    3354:	6078      	str	r0, [r7, #4]
    3356:	460b      	mov	r3, r1
    3358:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
    335a:	2300      	movs	r3, #0
    335c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
    335e:	2300      	movs	r3, #0
    3360:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    3362:	687b      	ldr	r3, [r7, #4]
    3364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3366:	60fb      	str	r3, [r7, #12]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
    3368:	68fb      	ldr	r3, [r7, #12]
    336a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    336e:	60fb      	str	r3, [r7, #12]
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
    3370:	78fb      	ldrb	r3, [r7, #3]
    3372:	3b01      	subs	r3, #1
    3374:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
    3376:	68bb      	ldr	r3, [r7, #8]
    3378:	051b      	lsls	r3, r3, #20
    337a:	68fa      	ldr	r2, [r7, #12]
    337c:	4313      	orrs	r3, r2
    337e:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    3380:	687b      	ldr	r3, [r7, #4]
    3382:	68fa      	ldr	r2, [r7, #12]
    3384:	639a      	str	r2, [r3, #56]	; 0x38
}
    3386:	bf00      	nop
    3388:	3714      	adds	r7, #20
    338a:	46bd      	mov	sp, r7
    338c:	bc80      	pop	{r7}
    338e:	4770      	bx	lr

00003390 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
    3390:	b480      	push	{r7}
    3392:	b085      	sub	sp, #20
    3394:	af00      	add	r7, sp, #0
    3396:	6078      	str	r0, [r7, #4]
    3398:	460b      	mov	r3, r1
    339a:	70fb      	strb	r3, [r7, #3]
    339c:	4613      	mov	r3, r2
    339e:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    33a0:	2300      	movs	r3, #0
    33a2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  
  tmp = (uint32_t)ADCx;
    33a4:	687b      	ldr	r3, [r7, #4]
    33a6:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
    33a8:	78fa      	ldrb	r2, [r7, #3]
    33aa:	68fb      	ldr	r3, [r7, #12]
    33ac:	4413      	add	r3, r2
    33ae:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
  *(__IO uint32_t *) tmp = (uint32_t)Offset;
    33b0:	68fb      	ldr	r3, [r7, #12]
    33b2:	461a      	mov	r2, r3
    33b4:	883b      	ldrh	r3, [r7, #0]
    33b6:	6013      	str	r3, [r2, #0]
}
    33b8:	bf00      	nop
    33ba:	3714      	adds	r7, #20
    33bc:	46bd      	mov	sp, r7
    33be:	bc80      	pop	{r7}
    33c0:	4770      	bx	lr

000033c2 <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
    33c2:	b480      	push	{r7}
    33c4:	b085      	sub	sp, #20
    33c6:	af00      	add	r7, sp, #0
    33c8:	6078      	str	r0, [r7, #4]
    33ca:	460b      	mov	r3, r1
    33cc:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
    33ce:	2300      	movs	r3, #0
    33d0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
    33d2:	687b      	ldr	r3, [r7, #4]
    33d4:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_Offset;
    33d6:	78fa      	ldrb	r2, [r7, #3]
    33d8:	68fb      	ldr	r3, [r7, #12]
    33da:	4413      	add	r3, r2
    33dc:	3328      	adds	r3, #40	; 0x28
    33de:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
    33e0:	68fb      	ldr	r3, [r7, #12]
    33e2:	681b      	ldr	r3, [r3, #0]
    33e4:	b29b      	uxth	r3, r3
}
    33e6:	4618      	mov	r0, r3
    33e8:	3714      	adds	r7, #20
    33ea:	46bd      	mov	sp, r7
    33ec:	bc80      	pop	{r7}
    33ee:	4770      	bx	lr

000033f0 <ADC_AnalogWatchdogCmd>:
  *     @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *     @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
    33f0:	b480      	push	{r7}
    33f2:	b085      	sub	sp, #20
    33f4:	af00      	add	r7, sp, #0
    33f6:	6078      	str	r0, [r7, #4]
    33f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    33fa:	2300      	movs	r3, #0
    33fc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    33fe:	687b      	ldr	r3, [r7, #4]
    3400:	685b      	ldr	r3, [r3, #4]
    3402:	60fb      	str	r3, [r7, #12]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
    3404:	68fb      	ldr	r3, [r7, #12]
    3406:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
    340a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    340e:	60fb      	str	r3, [r7, #12]
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
    3410:	68fa      	ldr	r2, [r7, #12]
    3412:	683b      	ldr	r3, [r7, #0]
    3414:	4313      	orrs	r3, r2
    3416:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    3418:	687b      	ldr	r3, [r7, #4]
    341a:	68fa      	ldr	r2, [r7, #12]
    341c:	605a      	str	r2, [r3, #4]
}
    341e:	bf00      	nop
    3420:	3714      	adds	r7, #20
    3422:	46bd      	mov	sp, r7
    3424:	bc80      	pop	{r7}
    3426:	4770      	bx	lr

00003428 <ADC_AnalogWatchdogThresholdsConfig>:
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
    3428:	b480      	push	{r7}
    342a:	b083      	sub	sp, #12
    342c:	af00      	add	r7, sp, #0
    342e:	6078      	str	r0, [r7, #4]
    3430:	460b      	mov	r3, r1
    3432:	807b      	strh	r3, [r7, #2]
    3434:	4613      	mov	r3, r2
    3436:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
    3438:	887a      	ldrh	r2, [r7, #2]
    343a:	687b      	ldr	r3, [r7, #4]
    343c:	625a      	str	r2, [r3, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
    343e:	883a      	ldrh	r2, [r7, #0]
    3440:	687b      	ldr	r3, [r7, #4]
    3442:	629a      	str	r2, [r3, #40]	; 0x28
}
    3444:	bf00      	nop
    3446:	370c      	adds	r7, #12
    3448:	46bd      	mov	sp, r7
    344a:	bc80      	pop	{r7}
    344c:	4770      	bx	lr

0000344e <ADC_AnalogWatchdogSingleChannelConfig>:
  *     @arg ADC_Channel_16: ADC Channel16 selected
  *     @arg ADC_Channel_17: ADC Channel17 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
    344e:	b480      	push	{r7}
    3450:	b085      	sub	sp, #20
    3452:	af00      	add	r7, sp, #0
    3454:	6078      	str	r0, [r7, #4]
    3456:	460b      	mov	r3, r1
    3458:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
    345a:	2300      	movs	r3, #0
    345c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    345e:	687b      	ldr	r3, [r7, #4]
    3460:	685b      	ldr	r3, [r3, #4]
    3462:	60fb      	str	r3, [r7, #12]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
    3464:	68fb      	ldr	r3, [r7, #12]
    3466:	f023 031f 	bic.w	r3, r3, #31
    346a:	60fb      	str	r3, [r7, #12]
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
    346c:	78fb      	ldrb	r3, [r7, #3]
    346e:	68fa      	ldr	r2, [r7, #12]
    3470:	4313      	orrs	r3, r2
    3472:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    3474:	687b      	ldr	r3, [r7, #4]
    3476:	68fa      	ldr	r2, [r7, #12]
    3478:	605a      	str	r2, [r3, #4]
}
    347a:	bf00      	nop
    347c:	3714      	adds	r7, #20
    347e:	46bd      	mov	sp, r7
    3480:	bc80      	pop	{r7}
    3482:	4770      	bx	lr

00003484 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
    3484:	b480      	push	{r7}
    3486:	b083      	sub	sp, #12
    3488:	af00      	add	r7, sp, #0
    348a:	4603      	mov	r3, r0
    348c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    348e:	79fb      	ldrb	r3, [r7, #7]
    3490:	2b00      	cmp	r3, #0
    3492:	d006      	beq.n	34a2 <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
    3494:	4b08      	ldr	r3, [pc, #32]	; (34b8 <ADC_TempSensorVrefintCmd+0x34>)
    3496:	689b      	ldr	r3, [r3, #8]
    3498:	4a07      	ldr	r2, [pc, #28]	; (34b8 <ADC_TempSensorVrefintCmd+0x34>)
    349a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    349e:	6093      	str	r3, [r2, #8]
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
  }
}
    34a0:	e005      	b.n	34ae <ADC_TempSensorVrefintCmd+0x2a>
    ADC1->CR2 &= CR2_TSVREFE_Reset;
    34a2:	4b05      	ldr	r3, [pc, #20]	; (34b8 <ADC_TempSensorVrefintCmd+0x34>)
    34a4:	689b      	ldr	r3, [r3, #8]
    34a6:	4a04      	ldr	r2, [pc, #16]	; (34b8 <ADC_TempSensorVrefintCmd+0x34>)
    34a8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    34ac:	6093      	str	r3, [r2, #8]
}
    34ae:	bf00      	nop
    34b0:	370c      	adds	r7, #12
    34b2:	46bd      	mov	sp, r7
    34b4:	bc80      	pop	{r7}
    34b6:	4770      	bx	lr
    34b8:	40012400 	.word	0x40012400

000034bc <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    34bc:	b480      	push	{r7}
    34be:	b085      	sub	sp, #20
    34c0:	af00      	add	r7, sp, #0
    34c2:	6078      	str	r0, [r7, #4]
    34c4:	460b      	mov	r3, r1
    34c6:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
    34c8:	2300      	movs	r3, #0
    34ca:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
    34cc:	687b      	ldr	r3, [r7, #4]
    34ce:	681a      	ldr	r2, [r3, #0]
    34d0:	78fb      	ldrb	r3, [r7, #3]
    34d2:	4013      	ands	r3, r2
    34d4:	2b00      	cmp	r3, #0
    34d6:	d002      	beq.n	34de <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
    34d8:	2301      	movs	r3, #1
    34da:	73fb      	strb	r3, [r7, #15]
    34dc:	e001      	b.n	34e2 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
    34de:	2300      	movs	r3, #0
    34e0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
    34e2:	7bfb      	ldrb	r3, [r7, #15]
}
    34e4:	4618      	mov	r0, r3
    34e6:	3714      	adds	r7, #20
    34e8:	46bd      	mov	sp, r7
    34ea:	bc80      	pop	{r7}
    34ec:	4770      	bx	lr

000034ee <ADC_ClearFlag>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    34ee:	b480      	push	{r7}
    34f0:	b083      	sub	sp, #12
    34f2:	af00      	add	r7, sp, #0
    34f4:	6078      	str	r0, [r7, #4]
    34f6:	460b      	mov	r3, r1
    34f8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
    34fa:	78fb      	ldrb	r3, [r7, #3]
    34fc:	43da      	mvns	r2, r3
    34fe:	687b      	ldr	r3, [r7, #4]
    3500:	601a      	str	r2, [r3, #0]
}
    3502:	bf00      	nop
    3504:	370c      	adds	r7, #12
    3506:	46bd      	mov	sp, r7
    3508:	bc80      	pop	{r7}
    350a:	4770      	bx	lr

0000350c <ADC_GetITStatus>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    350c:	b480      	push	{r7}
    350e:	b087      	sub	sp, #28
    3510:	af00      	add	r7, sp, #0
    3512:	6078      	str	r0, [r7, #4]
    3514:	460b      	mov	r3, r1
    3516:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
    3518:	2300      	movs	r3, #0
    351a:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
    351c:	2300      	movs	r3, #0
    351e:	613b      	str	r3, [r7, #16]
    3520:	2300      	movs	r3, #0
    3522:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
    3524:	887b      	ldrh	r3, [r7, #2]
    3526:	0a1b      	lsrs	r3, r3, #8
    3528:	b29b      	uxth	r3, r3
    352a:	613b      	str	r3, [r7, #16]
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
    352c:	687b      	ldr	r3, [r7, #4]
    352e:	685b      	ldr	r3, [r3, #4]
    3530:	887a      	ldrh	r2, [r7, #2]
    3532:	b2d2      	uxtb	r2, r2
    3534:	4013      	ands	r3, r2
    3536:	60fb      	str	r3, [r7, #12]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
    3538:	687b      	ldr	r3, [r7, #4]
    353a:	681a      	ldr	r2, [r3, #0]
    353c:	693b      	ldr	r3, [r7, #16]
    353e:	4013      	ands	r3, r2
    3540:	2b00      	cmp	r3, #0
    3542:	d005      	beq.n	3550 <ADC_GetITStatus+0x44>
    3544:	68fb      	ldr	r3, [r7, #12]
    3546:	2b00      	cmp	r3, #0
    3548:	d002      	beq.n	3550 <ADC_GetITStatus+0x44>
  {
    /* ADC_IT is set */
    bitstatus = SET;
    354a:	2301      	movs	r3, #1
    354c:	75fb      	strb	r3, [r7, #23]
    354e:	e001      	b.n	3554 <ADC_GetITStatus+0x48>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
    3550:	2300      	movs	r3, #0
    3552:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
    3554:	7dfb      	ldrb	r3, [r7, #23]
}
    3556:	4618      	mov	r0, r3
    3558:	371c      	adds	r7, #28
    355a:	46bd      	mov	sp, r7
    355c:	bc80      	pop	{r7}
    355e:	4770      	bx	lr

00003560 <ADC_ClearITPendingBit>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    3560:	b480      	push	{r7}
    3562:	b085      	sub	sp, #20
    3564:	af00      	add	r7, sp, #0
    3566:	6078      	str	r0, [r7, #4]
    3568:	460b      	mov	r3, r1
    356a:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
    356c:	2300      	movs	r3, #0
    356e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
    3570:	887b      	ldrh	r3, [r7, #2]
    3572:	0a1b      	lsrs	r3, r3, #8
    3574:	b29b      	uxth	r3, r3
    3576:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
    3578:	7bfb      	ldrb	r3, [r7, #15]
    357a:	43da      	mvns	r2, r3
    357c:	687b      	ldr	r3, [r7, #4]
    357e:	601a      	str	r2, [r3, #0]
}
    3580:	bf00      	nop
    3582:	3714      	adds	r7, #20
    3584:	46bd      	mov	sp, r7
    3586:	bc80      	pop	{r7}
    3588:	4770      	bx	lr
    358a:	bf00      	nop

0000358c <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
    358c:	b580      	push	{r7, lr}
    358e:	b082      	sub	sp, #8
    3590:	af00      	add	r7, sp, #0
    3592:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
    3594:	687b      	ldr	r3, [r7, #4]
    3596:	4a78      	ldr	r2, [pc, #480]	; (3778 <TIM_DeInit+0x1ec>)
    3598:	4293      	cmp	r3, r2
    359a:	d10a      	bne.n	35b2 <TIM_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    359c:	2101      	movs	r1, #1
    359e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    35a2:	f7fe f9af 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
    35a6:	2100      	movs	r1, #0
    35a8:	f44f 6000 	mov.w	r0, #2048	; 0x800
    35ac:	f7fe f9aa 	bl	1904 <RCC_APB2PeriphResetCmd>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    }  
  }
}
    35b0:	e0de      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM2)
    35b2:	687b      	ldr	r3, [r7, #4]
    35b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    35b8:	d108      	bne.n	35cc <TIM_DeInit+0x40>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    35ba:	2101      	movs	r1, #1
    35bc:	2001      	movs	r0, #1
    35be:	f7fe f9bf 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
    35c2:	2100      	movs	r1, #0
    35c4:	2001      	movs	r0, #1
    35c6:	f7fe f9bb 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    35ca:	e0d1      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM3)
    35cc:	687b      	ldr	r3, [r7, #4]
    35ce:	4a6b      	ldr	r2, [pc, #428]	; (377c <TIM_DeInit+0x1f0>)
    35d0:	4293      	cmp	r3, r2
    35d2:	d108      	bne.n	35e6 <TIM_DeInit+0x5a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    35d4:	2101      	movs	r1, #1
    35d6:	2002      	movs	r0, #2
    35d8:	f7fe f9b2 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
    35dc:	2100      	movs	r1, #0
    35de:	2002      	movs	r0, #2
    35e0:	f7fe f9ae 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    35e4:	e0c4      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM4)
    35e6:	687b      	ldr	r3, [r7, #4]
    35e8:	4a65      	ldr	r2, [pc, #404]	; (3780 <TIM_DeInit+0x1f4>)
    35ea:	4293      	cmp	r3, r2
    35ec:	d108      	bne.n	3600 <TIM_DeInit+0x74>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    35ee:	2101      	movs	r1, #1
    35f0:	2004      	movs	r0, #4
    35f2:	f7fe f9a5 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
    35f6:	2100      	movs	r1, #0
    35f8:	2004      	movs	r0, #4
    35fa:	f7fe f9a1 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    35fe:	e0b7      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM5)
    3600:	687b      	ldr	r3, [r7, #4]
    3602:	4a60      	ldr	r2, [pc, #384]	; (3784 <TIM_DeInit+0x1f8>)
    3604:	4293      	cmp	r3, r2
    3606:	d108      	bne.n	361a <TIM_DeInit+0x8e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    3608:	2101      	movs	r1, #1
    360a:	2008      	movs	r0, #8
    360c:	f7fe f998 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
    3610:	2100      	movs	r1, #0
    3612:	2008      	movs	r0, #8
    3614:	f7fe f994 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    3618:	e0aa      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM6)
    361a:	687b      	ldr	r3, [r7, #4]
    361c:	4a5a      	ldr	r2, [pc, #360]	; (3788 <TIM_DeInit+0x1fc>)
    361e:	4293      	cmp	r3, r2
    3620:	d108      	bne.n	3634 <TIM_DeInit+0xa8>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    3622:	2101      	movs	r1, #1
    3624:	2010      	movs	r0, #16
    3626:	f7fe f98b 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
    362a:	2100      	movs	r1, #0
    362c:	2010      	movs	r0, #16
    362e:	f7fe f987 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    3632:	e09d      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM7)
    3634:	687b      	ldr	r3, [r7, #4]
    3636:	4a55      	ldr	r2, [pc, #340]	; (378c <TIM_DeInit+0x200>)
    3638:	4293      	cmp	r3, r2
    363a:	d108      	bne.n	364e <TIM_DeInit+0xc2>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    363c:	2101      	movs	r1, #1
    363e:	2020      	movs	r0, #32
    3640:	f7fe f97e 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
    3644:	2100      	movs	r1, #0
    3646:	2020      	movs	r0, #32
    3648:	f7fe f97a 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    364c:	e090      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM8)
    364e:	687b      	ldr	r3, [r7, #4]
    3650:	4a4f      	ldr	r2, [pc, #316]	; (3790 <TIM_DeInit+0x204>)
    3652:	4293      	cmp	r3, r2
    3654:	d10a      	bne.n	366c <TIM_DeInit+0xe0>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    3656:	2101      	movs	r1, #1
    3658:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    365c:	f7fe f952 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
    3660:	2100      	movs	r1, #0
    3662:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    3666:	f7fe f94d 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    366a:	e081      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM9)
    366c:	687b      	ldr	r3, [r7, #4]
    366e:	4a49      	ldr	r2, [pc, #292]	; (3794 <TIM_DeInit+0x208>)
    3670:	4293      	cmp	r3, r2
    3672:	d10a      	bne.n	368a <TIM_DeInit+0xfe>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    3674:	2101      	movs	r1, #1
    3676:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    367a:	f7fe f943 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
    367e:	2100      	movs	r1, #0
    3680:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    3684:	f7fe f93e 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    3688:	e072      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM10)
    368a:	687b      	ldr	r3, [r7, #4]
    368c:	4a42      	ldr	r2, [pc, #264]	; (3798 <TIM_DeInit+0x20c>)
    368e:	4293      	cmp	r3, r2
    3690:	d10a      	bne.n	36a8 <TIM_DeInit+0x11c>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    3692:	2101      	movs	r1, #1
    3694:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3698:	f7fe f934 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
    369c:	2100      	movs	r1, #0
    369e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    36a2:	f7fe f92f 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    36a6:	e063      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM11) 
    36a8:	687b      	ldr	r3, [r7, #4]
    36aa:	4a3c      	ldr	r2, [pc, #240]	; (379c <TIM_DeInit+0x210>)
    36ac:	4293      	cmp	r3, r2
    36ae:	d10a      	bne.n	36c6 <TIM_DeInit+0x13a>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    36b0:	2101      	movs	r1, #1
    36b2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    36b6:	f7fe f925 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
    36ba:	2100      	movs	r1, #0
    36bc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    36c0:	f7fe f920 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    36c4:	e054      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM12)
    36c6:	687b      	ldr	r3, [r7, #4]
    36c8:	4a35      	ldr	r2, [pc, #212]	; (37a0 <TIM_DeInit+0x214>)
    36ca:	4293      	cmp	r3, r2
    36cc:	d108      	bne.n	36e0 <TIM_DeInit+0x154>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    36ce:	2101      	movs	r1, #1
    36d0:	2040      	movs	r0, #64	; 0x40
    36d2:	f7fe f935 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
    36d6:	2100      	movs	r1, #0
    36d8:	2040      	movs	r0, #64	; 0x40
    36da:	f7fe f931 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    36de:	e047      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM13) 
    36e0:	687b      	ldr	r3, [r7, #4]
    36e2:	4a30      	ldr	r2, [pc, #192]	; (37a4 <TIM_DeInit+0x218>)
    36e4:	4293      	cmp	r3, r2
    36e6:	d108      	bne.n	36fa <TIM_DeInit+0x16e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    36e8:	2101      	movs	r1, #1
    36ea:	2080      	movs	r0, #128	; 0x80
    36ec:	f7fe f928 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
    36f0:	2100      	movs	r1, #0
    36f2:	2080      	movs	r0, #128	; 0x80
    36f4:	f7fe f924 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    36f8:	e03a      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM14) 
    36fa:	687b      	ldr	r3, [r7, #4]
    36fc:	4a2a      	ldr	r2, [pc, #168]	; (37a8 <TIM_DeInit+0x21c>)
    36fe:	4293      	cmp	r3, r2
    3700:	d10a      	bne.n	3718 <TIM_DeInit+0x18c>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
    3702:	2101      	movs	r1, #1
    3704:	f44f 7080 	mov.w	r0, #256	; 0x100
    3708:	f7fe f91a 	bl	1940 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
    370c:	2100      	movs	r1, #0
    370e:	f44f 7080 	mov.w	r0, #256	; 0x100
    3712:	f7fe f915 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    3716:	e02b      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM15)
    3718:	687b      	ldr	r3, [r7, #4]
    371a:	4a24      	ldr	r2, [pc, #144]	; (37ac <TIM_DeInit+0x220>)
    371c:	4293      	cmp	r3, r2
    371e:	d10a      	bne.n	3736 <TIM_DeInit+0x1aa>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
    3720:	2101      	movs	r1, #1
    3722:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    3726:	f7fe f8ed 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
    372a:	2100      	movs	r1, #0
    372c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    3730:	f7fe f8e8 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    3734:	e01c      	b.n	3770 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM16)
    3736:	687b      	ldr	r3, [r7, #4]
    3738:	4a1d      	ldr	r2, [pc, #116]	; (37b0 <TIM_DeInit+0x224>)
    373a:	4293      	cmp	r3, r2
    373c:	d10a      	bne.n	3754 <TIM_DeInit+0x1c8>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
    373e:	2101      	movs	r1, #1
    3740:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    3744:	f7fe f8de 	bl	1904 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
    3748:	2100      	movs	r1, #0
    374a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    374e:	f7fe f8d9 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    3752:	e00d      	b.n	3770 <TIM_DeInit+0x1e4>
    if (TIMx == TIM17)
    3754:	687b      	ldr	r3, [r7, #4]
    3756:	4a17      	ldr	r2, [pc, #92]	; (37b4 <TIM_DeInit+0x228>)
    3758:	4293      	cmp	r3, r2
    375a:	d109      	bne.n	3770 <TIM_DeInit+0x1e4>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
    375c:	2101      	movs	r1, #1
    375e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    3762:	f7fe f8cf 	bl	1904 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    3766:	2100      	movs	r1, #0
    3768:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    376c:	f7fe f8ca 	bl	1904 <RCC_APB2PeriphResetCmd>
}
    3770:	bf00      	nop
    3772:	3708      	adds	r7, #8
    3774:	46bd      	mov	sp, r7
    3776:	bd80      	pop	{r7, pc}
    3778:	40012c00 	.word	0x40012c00
    377c:	40000400 	.word	0x40000400
    3780:	40000800 	.word	0x40000800
    3784:	40000c00 	.word	0x40000c00
    3788:	40001000 	.word	0x40001000
    378c:	40001400 	.word	0x40001400
    3790:	40013400 	.word	0x40013400
    3794:	40014c00 	.word	0x40014c00
    3798:	40015000 	.word	0x40015000
    379c:	40015400 	.word	0x40015400
    37a0:	40001800 	.word	0x40001800
    37a4:	40001c00 	.word	0x40001c00
    37a8:	40002000 	.word	0x40002000
    37ac:	40014000 	.word	0x40014000
    37b0:	40014400 	.word	0x40014400
    37b4:	40014800 	.word	0x40014800

000037b8 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    37b8:	b480      	push	{r7}
    37ba:	b085      	sub	sp, #20
    37bc:	af00      	add	r7, sp, #0
    37be:	6078      	str	r0, [r7, #4]
    37c0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
    37c2:	2300      	movs	r3, #0
    37c4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
    37c6:	687b      	ldr	r3, [r7, #4]
    37c8:	881b      	ldrh	r3, [r3, #0]
    37ca:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
    37cc:	687b      	ldr	r3, [r7, #4]
    37ce:	4a2e      	ldr	r2, [pc, #184]	; (3888 <TIM_TimeBaseInit+0xd0>)
    37d0:	4293      	cmp	r3, r2
    37d2:	d013      	beq.n	37fc <TIM_TimeBaseInit+0x44>
    37d4:	687b      	ldr	r3, [r7, #4]
    37d6:	4a2d      	ldr	r2, [pc, #180]	; (388c <TIM_TimeBaseInit+0xd4>)
    37d8:	4293      	cmp	r3, r2
    37da:	d00f      	beq.n	37fc <TIM_TimeBaseInit+0x44>
    37dc:	687b      	ldr	r3, [r7, #4]
    37de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    37e2:	d00b      	beq.n	37fc <TIM_TimeBaseInit+0x44>
    37e4:	687b      	ldr	r3, [r7, #4]
    37e6:	4a2a      	ldr	r2, [pc, #168]	; (3890 <TIM_TimeBaseInit+0xd8>)
    37e8:	4293      	cmp	r3, r2
    37ea:	d007      	beq.n	37fc <TIM_TimeBaseInit+0x44>
    37ec:	687b      	ldr	r3, [r7, #4]
    37ee:	4a29      	ldr	r2, [pc, #164]	; (3894 <TIM_TimeBaseInit+0xdc>)
    37f0:	4293      	cmp	r3, r2
    37f2:	d003      	beq.n	37fc <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
    37f4:	687b      	ldr	r3, [r7, #4]
    37f6:	4a28      	ldr	r2, [pc, #160]	; (3898 <TIM_TimeBaseInit+0xe0>)
    37f8:	4293      	cmp	r3, r2
    37fa:	d108      	bne.n	380e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    37fc:	89fb      	ldrh	r3, [r7, #14]
    37fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    3802:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
    3804:	683b      	ldr	r3, [r7, #0]
    3806:	885a      	ldrh	r2, [r3, #2]
    3808:	89fb      	ldrh	r3, [r7, #14]
    380a:	4313      	orrs	r3, r2
    380c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
    380e:	687b      	ldr	r3, [r7, #4]
    3810:	4a22      	ldr	r2, [pc, #136]	; (389c <TIM_TimeBaseInit+0xe4>)
    3812:	4293      	cmp	r3, r2
    3814:	d00c      	beq.n	3830 <TIM_TimeBaseInit+0x78>
    3816:	687b      	ldr	r3, [r7, #4]
    3818:	4a21      	ldr	r2, [pc, #132]	; (38a0 <TIM_TimeBaseInit+0xe8>)
    381a:	4293      	cmp	r3, r2
    381c:	d008      	beq.n	3830 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
    381e:	89fb      	ldrh	r3, [r7, #14]
    3820:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    3824:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
    3826:	683b      	ldr	r3, [r7, #0]
    3828:	88da      	ldrh	r2, [r3, #6]
    382a:	89fb      	ldrh	r3, [r7, #14]
    382c:	4313      	orrs	r3, r2
    382e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
    3830:	687b      	ldr	r3, [r7, #4]
    3832:	89fa      	ldrh	r2, [r7, #14]
    3834:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
    3836:	683b      	ldr	r3, [r7, #0]
    3838:	889a      	ldrh	r2, [r3, #4]
    383a:	687b      	ldr	r3, [r7, #4]
    383c:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    383e:	683b      	ldr	r3, [r7, #0]
    3840:	881a      	ldrh	r2, [r3, #0]
    3842:	687b      	ldr	r3, [r7, #4]
    3844:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
    3846:	687b      	ldr	r3, [r7, #4]
    3848:	4a0f      	ldr	r2, [pc, #60]	; (3888 <TIM_TimeBaseInit+0xd0>)
    384a:	4293      	cmp	r3, r2
    384c:	d00f      	beq.n	386e <TIM_TimeBaseInit+0xb6>
    384e:	687b      	ldr	r3, [r7, #4]
    3850:	4a0e      	ldr	r2, [pc, #56]	; (388c <TIM_TimeBaseInit+0xd4>)
    3852:	4293      	cmp	r3, r2
    3854:	d00b      	beq.n	386e <TIM_TimeBaseInit+0xb6>
    3856:	687b      	ldr	r3, [r7, #4]
    3858:	4a12      	ldr	r2, [pc, #72]	; (38a4 <TIM_TimeBaseInit+0xec>)
    385a:	4293      	cmp	r3, r2
    385c:	d007      	beq.n	386e <TIM_TimeBaseInit+0xb6>
    385e:	687b      	ldr	r3, [r7, #4]
    3860:	4a11      	ldr	r2, [pc, #68]	; (38a8 <TIM_TimeBaseInit+0xf0>)
    3862:	4293      	cmp	r3, r2
    3864:	d003      	beq.n	386e <TIM_TimeBaseInit+0xb6>
    3866:	687b      	ldr	r3, [r7, #4]
    3868:	4a10      	ldr	r2, [pc, #64]	; (38ac <TIM_TimeBaseInit+0xf4>)
    386a:	4293      	cmp	r3, r2
    386c:	d104      	bne.n	3878 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
    386e:	683b      	ldr	r3, [r7, #0]
    3870:	7a1b      	ldrb	r3, [r3, #8]
    3872:	b29a      	uxth	r2, r3
    3874:	687b      	ldr	r3, [r7, #4]
    3876:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
    3878:	687b      	ldr	r3, [r7, #4]
    387a:	2201      	movs	r2, #1
    387c:	829a      	strh	r2, [r3, #20]
}
    387e:	bf00      	nop
    3880:	3714      	adds	r7, #20
    3882:	46bd      	mov	sp, r7
    3884:	bc80      	pop	{r7}
    3886:	4770      	bx	lr
    3888:	40012c00 	.word	0x40012c00
    388c:	40013400 	.word	0x40013400
    3890:	40000400 	.word	0x40000400
    3894:	40000800 	.word	0x40000800
    3898:	40000c00 	.word	0x40000c00
    389c:	40001000 	.word	0x40001000
    38a0:	40001400 	.word	0x40001400
    38a4:	40014000 	.word	0x40014000
    38a8:	40014400 	.word	0x40014400
    38ac:	40014800 	.word	0x40014800

000038b0 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    38b0:	b480      	push	{r7}
    38b2:	b085      	sub	sp, #20
    38b4:	af00      	add	r7, sp, #0
    38b6:	6078      	str	r0, [r7, #4]
    38b8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    38ba:	2300      	movs	r3, #0
    38bc:	817b      	strh	r3, [r7, #10]
    38be:	2300      	movs	r3, #0
    38c0:	81fb      	strh	r3, [r7, #14]
    38c2:	2300      	movs	r3, #0
    38c4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
    38c6:	687b      	ldr	r3, [r7, #4]
    38c8:	8c1b      	ldrh	r3, [r3, #32]
    38ca:	b29b      	uxth	r3, r3
    38cc:	f023 0301 	bic.w	r3, r3, #1
    38d0:	b29a      	uxth	r2, r3
    38d2:	687b      	ldr	r3, [r7, #4]
    38d4:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    38d6:	687b      	ldr	r3, [r7, #4]
    38d8:	8c1b      	ldrh	r3, [r3, #32]
    38da:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    38dc:	687b      	ldr	r3, [r7, #4]
    38de:	889b      	ldrh	r3, [r3, #4]
    38e0:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    38e2:	687b      	ldr	r3, [r7, #4]
    38e4:	8b1b      	ldrh	r3, [r3, #24]
    38e6:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
    38e8:	897b      	ldrh	r3, [r7, #10]
    38ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    38ee:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
    38f0:	897b      	ldrh	r3, [r7, #10]
    38f2:	f023 0303 	bic.w	r3, r3, #3
    38f6:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    38f8:	683b      	ldr	r3, [r7, #0]
    38fa:	881a      	ldrh	r2, [r3, #0]
    38fc:	897b      	ldrh	r3, [r7, #10]
    38fe:	4313      	orrs	r3, r2
    3900:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
    3902:	89fb      	ldrh	r3, [r7, #14]
    3904:	f023 0302 	bic.w	r3, r3, #2
    3908:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
    390a:	683b      	ldr	r3, [r7, #0]
    390c:	891a      	ldrh	r2, [r3, #8]
    390e:	89fb      	ldrh	r3, [r7, #14]
    3910:	4313      	orrs	r3, r2
    3912:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    3914:	683b      	ldr	r3, [r7, #0]
    3916:	885a      	ldrh	r2, [r3, #2]
    3918:	89fb      	ldrh	r3, [r7, #14]
    391a:	4313      	orrs	r3, r2
    391c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
    391e:	687b      	ldr	r3, [r7, #4]
    3920:	4a24      	ldr	r2, [pc, #144]	; (39b4 <TIM_OC1Init+0x104>)
    3922:	4293      	cmp	r3, r2
    3924:	d00f      	beq.n	3946 <TIM_OC1Init+0x96>
    3926:	687b      	ldr	r3, [r7, #4]
    3928:	4a23      	ldr	r2, [pc, #140]	; (39b8 <TIM_OC1Init+0x108>)
    392a:	4293      	cmp	r3, r2
    392c:	d00b      	beq.n	3946 <TIM_OC1Init+0x96>
    392e:	687b      	ldr	r3, [r7, #4]
    3930:	4a22      	ldr	r2, [pc, #136]	; (39bc <TIM_OC1Init+0x10c>)
    3932:	4293      	cmp	r3, r2
    3934:	d007      	beq.n	3946 <TIM_OC1Init+0x96>
    3936:	687b      	ldr	r3, [r7, #4]
    3938:	4a21      	ldr	r2, [pc, #132]	; (39c0 <TIM_OC1Init+0x110>)
    393a:	4293      	cmp	r3, r2
    393c:	d003      	beq.n	3946 <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
    393e:	687b      	ldr	r3, [r7, #4]
    3940:	4a20      	ldr	r2, [pc, #128]	; (39c4 <TIM_OC1Init+0x114>)
    3942:	4293      	cmp	r3, r2
    3944:	d123      	bne.n	398e <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    3946:	89fb      	ldrh	r3, [r7, #14]
    3948:	f023 0308 	bic.w	r3, r3, #8
    394c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    394e:	683b      	ldr	r3, [r7, #0]
    3950:	895a      	ldrh	r2, [r3, #10]
    3952:	89fb      	ldrh	r3, [r7, #14]
    3954:	4313      	orrs	r3, r2
    3956:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
    3958:	89fb      	ldrh	r3, [r7, #14]
    395a:	f023 0304 	bic.w	r3, r3, #4
    395e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    3960:	683b      	ldr	r3, [r7, #0]
    3962:	889a      	ldrh	r2, [r3, #4]
    3964:	89fb      	ldrh	r3, [r7, #14]
    3966:	4313      	orrs	r3, r2
    3968:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
    396a:	89bb      	ldrh	r3, [r7, #12]
    396c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3970:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
    3972:	89bb      	ldrh	r3, [r7, #12]
    3974:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3978:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    397a:	683b      	ldr	r3, [r7, #0]
    397c:	899a      	ldrh	r2, [r3, #12]
    397e:	89bb      	ldrh	r3, [r7, #12]
    3980:	4313      	orrs	r3, r2
    3982:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
    3984:	683b      	ldr	r3, [r7, #0]
    3986:	89da      	ldrh	r2, [r3, #14]
    3988:	89bb      	ldrh	r3, [r7, #12]
    398a:	4313      	orrs	r3, r2
    398c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    398e:	687b      	ldr	r3, [r7, #4]
    3990:	89ba      	ldrh	r2, [r7, #12]
    3992:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    3994:	687b      	ldr	r3, [r7, #4]
    3996:	897a      	ldrh	r2, [r7, #10]
    3998:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
    399a:	683b      	ldr	r3, [r7, #0]
    399c:	88da      	ldrh	r2, [r3, #6]
    399e:	687b      	ldr	r3, [r7, #4]
    39a0:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    39a2:	687b      	ldr	r3, [r7, #4]
    39a4:	89fa      	ldrh	r2, [r7, #14]
    39a6:	841a      	strh	r2, [r3, #32]
}
    39a8:	bf00      	nop
    39aa:	3714      	adds	r7, #20
    39ac:	46bd      	mov	sp, r7
    39ae:	bc80      	pop	{r7}
    39b0:	4770      	bx	lr
    39b2:	bf00      	nop
    39b4:	40012c00 	.word	0x40012c00
    39b8:	40013400 	.word	0x40013400
    39bc:	40014000 	.word	0x40014000
    39c0:	40014400 	.word	0x40014400
    39c4:	40014800 	.word	0x40014800

000039c8 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    39c8:	b480      	push	{r7}
    39ca:	b085      	sub	sp, #20
    39cc:	af00      	add	r7, sp, #0
    39ce:	6078      	str	r0, [r7, #4]
    39d0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    39d2:	2300      	movs	r3, #0
    39d4:	817b      	strh	r3, [r7, #10]
    39d6:	2300      	movs	r3, #0
    39d8:	81fb      	strh	r3, [r7, #14]
    39da:	2300      	movs	r3, #0
    39dc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
    39de:	687b      	ldr	r3, [r7, #4]
    39e0:	8c1b      	ldrh	r3, [r3, #32]
    39e2:	b29b      	uxth	r3, r3
    39e4:	f023 0310 	bic.w	r3, r3, #16
    39e8:	b29a      	uxth	r2, r3
    39ea:	687b      	ldr	r3, [r7, #4]
    39ec:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
    39ee:	687b      	ldr	r3, [r7, #4]
    39f0:	8c1b      	ldrh	r3, [r3, #32]
    39f2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    39f4:	687b      	ldr	r3, [r7, #4]
    39f6:	889b      	ldrh	r3, [r3, #4]
    39f8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    39fa:	687b      	ldr	r3, [r7, #4]
    39fc:	8b1b      	ldrh	r3, [r3, #24]
    39fe:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
    3a00:	897b      	ldrh	r3, [r7, #10]
    3a02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    3a06:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
    3a08:	897b      	ldrh	r3, [r7, #10]
    3a0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    3a0e:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    3a10:	683b      	ldr	r3, [r7, #0]
    3a12:	881b      	ldrh	r3, [r3, #0]
    3a14:	021b      	lsls	r3, r3, #8
    3a16:	b29a      	uxth	r2, r3
    3a18:	897b      	ldrh	r3, [r7, #10]
    3a1a:	4313      	orrs	r3, r2
    3a1c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
    3a1e:	89fb      	ldrh	r3, [r7, #14]
    3a20:	f023 0320 	bic.w	r3, r3, #32
    3a24:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
    3a26:	683b      	ldr	r3, [r7, #0]
    3a28:	891b      	ldrh	r3, [r3, #8]
    3a2a:	011b      	lsls	r3, r3, #4
    3a2c:	b29a      	uxth	r2, r3
    3a2e:	89fb      	ldrh	r3, [r7, #14]
    3a30:	4313      	orrs	r3, r2
    3a32:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    3a34:	683b      	ldr	r3, [r7, #0]
    3a36:	885b      	ldrh	r3, [r3, #2]
    3a38:	011b      	lsls	r3, r3, #4
    3a3a:	b29a      	uxth	r2, r3
    3a3c:	89fb      	ldrh	r3, [r7, #14]
    3a3e:	4313      	orrs	r3, r2
    3a40:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3a42:	687b      	ldr	r3, [r7, #4]
    3a44:	4a22      	ldr	r2, [pc, #136]	; (3ad0 <TIM_OC2Init+0x108>)
    3a46:	4293      	cmp	r3, r2
    3a48:	d003      	beq.n	3a52 <TIM_OC2Init+0x8a>
    3a4a:	687b      	ldr	r3, [r7, #4]
    3a4c:	4a21      	ldr	r2, [pc, #132]	; (3ad4 <TIM_OC2Init+0x10c>)
    3a4e:	4293      	cmp	r3, r2
    3a50:	d12b      	bne.n	3aaa <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
    3a52:	89fb      	ldrh	r3, [r7, #14]
    3a54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    3a58:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    3a5a:	683b      	ldr	r3, [r7, #0]
    3a5c:	895b      	ldrh	r3, [r3, #10]
    3a5e:	011b      	lsls	r3, r3, #4
    3a60:	b29a      	uxth	r2, r3
    3a62:	89fb      	ldrh	r3, [r7, #14]
    3a64:	4313      	orrs	r3, r2
    3a66:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    3a68:	89fb      	ldrh	r3, [r7, #14]
    3a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    3a6e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    3a70:	683b      	ldr	r3, [r7, #0]
    3a72:	889b      	ldrh	r3, [r3, #4]
    3a74:	011b      	lsls	r3, r3, #4
    3a76:	b29a      	uxth	r2, r3
    3a78:	89fb      	ldrh	r3, [r7, #14]
    3a7a:	4313      	orrs	r3, r2
    3a7c:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    3a7e:	89bb      	ldrh	r3, [r7, #12]
    3a80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3a84:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    3a86:	89bb      	ldrh	r3, [r7, #12]
    3a88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    3a8c:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    3a8e:	683b      	ldr	r3, [r7, #0]
    3a90:	899b      	ldrh	r3, [r3, #12]
    3a92:	009b      	lsls	r3, r3, #2
    3a94:	b29a      	uxth	r2, r3
    3a96:	89bb      	ldrh	r3, [r7, #12]
    3a98:	4313      	orrs	r3, r2
    3a9a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
    3a9c:	683b      	ldr	r3, [r7, #0]
    3a9e:	89db      	ldrh	r3, [r3, #14]
    3aa0:	009b      	lsls	r3, r3, #2
    3aa2:	b29a      	uxth	r2, r3
    3aa4:	89bb      	ldrh	r3, [r7, #12]
    3aa6:	4313      	orrs	r3, r2
    3aa8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3aaa:	687b      	ldr	r3, [r7, #4]
    3aac:	89ba      	ldrh	r2, [r7, #12]
    3aae:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    3ab0:	687b      	ldr	r3, [r7, #4]
    3ab2:	897a      	ldrh	r2, [r7, #10]
    3ab4:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
    3ab6:	683b      	ldr	r3, [r7, #0]
    3ab8:	88da      	ldrh	r2, [r3, #6]
    3aba:	687b      	ldr	r3, [r7, #4]
    3abc:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3abe:	687b      	ldr	r3, [r7, #4]
    3ac0:	89fa      	ldrh	r2, [r7, #14]
    3ac2:	841a      	strh	r2, [r3, #32]
}
    3ac4:	bf00      	nop
    3ac6:	3714      	adds	r7, #20
    3ac8:	46bd      	mov	sp, r7
    3aca:	bc80      	pop	{r7}
    3acc:	4770      	bx	lr
    3ace:	bf00      	nop
    3ad0:	40012c00 	.word	0x40012c00
    3ad4:	40013400 	.word	0x40013400

00003ad8 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3ad8:	b480      	push	{r7}
    3ada:	b085      	sub	sp, #20
    3adc:	af00      	add	r7, sp, #0
    3ade:	6078      	str	r0, [r7, #4]
    3ae0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3ae2:	2300      	movs	r3, #0
    3ae4:	817b      	strh	r3, [r7, #10]
    3ae6:	2300      	movs	r3, #0
    3ae8:	81fb      	strh	r3, [r7, #14]
    3aea:	2300      	movs	r3, #0
    3aec:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
    3aee:	687b      	ldr	r3, [r7, #4]
    3af0:	8c1b      	ldrh	r3, [r3, #32]
    3af2:	b29b      	uxth	r3, r3
    3af4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3af8:	b29a      	uxth	r2, r3
    3afa:	687b      	ldr	r3, [r7, #4]
    3afc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    3afe:	687b      	ldr	r3, [r7, #4]
    3b00:	8c1b      	ldrh	r3, [r3, #32]
    3b02:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3b04:	687b      	ldr	r3, [r7, #4]
    3b06:	889b      	ldrh	r3, [r3, #4]
    3b08:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    3b0a:	687b      	ldr	r3, [r7, #4]
    3b0c:	8b9b      	ldrh	r3, [r3, #28]
    3b0e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
    3b10:	897b      	ldrh	r3, [r7, #10]
    3b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    3b16:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
    3b18:	897b      	ldrh	r3, [r7, #10]
    3b1a:	f023 0303 	bic.w	r3, r3, #3
    3b1e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    3b20:	683b      	ldr	r3, [r7, #0]
    3b22:	881a      	ldrh	r2, [r3, #0]
    3b24:	897b      	ldrh	r3, [r7, #10]
    3b26:	4313      	orrs	r3, r2
    3b28:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
    3b2a:	89fb      	ldrh	r3, [r7, #14]
    3b2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3b30:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
    3b32:	683b      	ldr	r3, [r7, #0]
    3b34:	891b      	ldrh	r3, [r3, #8]
    3b36:	021b      	lsls	r3, r3, #8
    3b38:	b29a      	uxth	r2, r3
    3b3a:	89fb      	ldrh	r3, [r7, #14]
    3b3c:	4313      	orrs	r3, r2
    3b3e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    3b40:	683b      	ldr	r3, [r7, #0]
    3b42:	885b      	ldrh	r3, [r3, #2]
    3b44:	021b      	lsls	r3, r3, #8
    3b46:	b29a      	uxth	r2, r3
    3b48:	89fb      	ldrh	r3, [r7, #14]
    3b4a:	4313      	orrs	r3, r2
    3b4c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3b4e:	687b      	ldr	r3, [r7, #4]
    3b50:	4a22      	ldr	r2, [pc, #136]	; (3bdc <TIM_OC3Init+0x104>)
    3b52:	4293      	cmp	r3, r2
    3b54:	d003      	beq.n	3b5e <TIM_OC3Init+0x86>
    3b56:	687b      	ldr	r3, [r7, #4]
    3b58:	4a21      	ldr	r2, [pc, #132]	; (3be0 <TIM_OC3Init+0x108>)
    3b5a:	4293      	cmp	r3, r2
    3b5c:	d12b      	bne.n	3bb6 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
    3b5e:	89fb      	ldrh	r3, [r7, #14]
    3b60:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    3b64:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    3b66:	683b      	ldr	r3, [r7, #0]
    3b68:	895b      	ldrh	r3, [r3, #10]
    3b6a:	021b      	lsls	r3, r3, #8
    3b6c:	b29a      	uxth	r2, r3
    3b6e:	89fb      	ldrh	r3, [r7, #14]
    3b70:	4313      	orrs	r3, r2
    3b72:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    3b74:	89fb      	ldrh	r3, [r7, #14]
    3b76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3b7a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    3b7c:	683b      	ldr	r3, [r7, #0]
    3b7e:	889b      	ldrh	r3, [r3, #4]
    3b80:	021b      	lsls	r3, r3, #8
    3b82:	b29a      	uxth	r2, r3
    3b84:	89fb      	ldrh	r3, [r7, #14]
    3b86:	4313      	orrs	r3, r2
    3b88:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    3b8a:	89bb      	ldrh	r3, [r7, #12]
    3b8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3b90:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    3b92:	89bb      	ldrh	r3, [r7, #12]
    3b94:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3b98:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    3b9a:	683b      	ldr	r3, [r7, #0]
    3b9c:	899b      	ldrh	r3, [r3, #12]
    3b9e:	011b      	lsls	r3, r3, #4
    3ba0:	b29a      	uxth	r2, r3
    3ba2:	89bb      	ldrh	r3, [r7, #12]
    3ba4:	4313      	orrs	r3, r2
    3ba6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
    3ba8:	683b      	ldr	r3, [r7, #0]
    3baa:	89db      	ldrh	r3, [r3, #14]
    3bac:	011b      	lsls	r3, r3, #4
    3bae:	b29a      	uxth	r2, r3
    3bb0:	89bb      	ldrh	r3, [r7, #12]
    3bb2:	4313      	orrs	r3, r2
    3bb4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3bb6:	687b      	ldr	r3, [r7, #4]
    3bb8:	89ba      	ldrh	r2, [r7, #12]
    3bba:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
    3bbc:	687b      	ldr	r3, [r7, #4]
    3bbe:	897a      	ldrh	r2, [r7, #10]
    3bc0:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
    3bc2:	683b      	ldr	r3, [r7, #0]
    3bc4:	88da      	ldrh	r2, [r3, #6]
    3bc6:	687b      	ldr	r3, [r7, #4]
    3bc8:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3bca:	687b      	ldr	r3, [r7, #4]
    3bcc:	89fa      	ldrh	r2, [r7, #14]
    3bce:	841a      	strh	r2, [r3, #32]
}
    3bd0:	bf00      	nop
    3bd2:	3714      	adds	r7, #20
    3bd4:	46bd      	mov	sp, r7
    3bd6:	bc80      	pop	{r7}
    3bd8:	4770      	bx	lr
    3bda:	bf00      	nop
    3bdc:	40012c00 	.word	0x40012c00
    3be0:	40013400 	.word	0x40013400

00003be4 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3be4:	b480      	push	{r7}
    3be6:	b085      	sub	sp, #20
    3be8:	af00      	add	r7, sp, #0
    3bea:	6078      	str	r0, [r7, #4]
    3bec:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3bee:	2300      	movs	r3, #0
    3bf0:	81bb      	strh	r3, [r7, #12]
    3bf2:	2300      	movs	r3, #0
    3bf4:	817b      	strh	r3, [r7, #10]
    3bf6:	2300      	movs	r3, #0
    3bf8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
    3bfa:	687b      	ldr	r3, [r7, #4]
    3bfc:	8c1b      	ldrh	r3, [r3, #32]
    3bfe:	b29b      	uxth	r3, r3
    3c00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3c04:	b29a      	uxth	r2, r3
    3c06:	687b      	ldr	r3, [r7, #4]
    3c08:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    3c0a:	687b      	ldr	r3, [r7, #4]
    3c0c:	8c1b      	ldrh	r3, [r3, #32]
    3c0e:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3c10:	687b      	ldr	r3, [r7, #4]
    3c12:	889b      	ldrh	r3, [r3, #4]
    3c14:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    3c16:	687b      	ldr	r3, [r7, #4]
    3c18:	8b9b      	ldrh	r3, [r3, #28]
    3c1a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
    3c1c:	89bb      	ldrh	r3, [r7, #12]
    3c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    3c22:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
    3c24:	89bb      	ldrh	r3, [r7, #12]
    3c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    3c2a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    3c2c:	683b      	ldr	r3, [r7, #0]
    3c2e:	881b      	ldrh	r3, [r3, #0]
    3c30:	021b      	lsls	r3, r3, #8
    3c32:	b29a      	uxth	r2, r3
    3c34:	89bb      	ldrh	r3, [r7, #12]
    3c36:	4313      	orrs	r3, r2
    3c38:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
    3c3a:	897b      	ldrh	r3, [r7, #10]
    3c3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3c40:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
    3c42:	683b      	ldr	r3, [r7, #0]
    3c44:	891b      	ldrh	r3, [r3, #8]
    3c46:	031b      	lsls	r3, r3, #12
    3c48:	b29a      	uxth	r2, r3
    3c4a:	897b      	ldrh	r3, [r7, #10]
    3c4c:	4313      	orrs	r3, r2
    3c4e:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    3c50:	683b      	ldr	r3, [r7, #0]
    3c52:	885b      	ldrh	r3, [r3, #2]
    3c54:	031b      	lsls	r3, r3, #12
    3c56:	b29a      	uxth	r2, r3
    3c58:	897b      	ldrh	r3, [r7, #10]
    3c5a:	4313      	orrs	r3, r2
    3c5c:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3c5e:	687b      	ldr	r3, [r7, #4]
    3c60:	4a12      	ldr	r2, [pc, #72]	; (3cac <TIM_OC4Init+0xc8>)
    3c62:	4293      	cmp	r3, r2
    3c64:	d003      	beq.n	3c6e <TIM_OC4Init+0x8a>
    3c66:	687b      	ldr	r3, [r7, #4]
    3c68:	4a11      	ldr	r2, [pc, #68]	; (3cb0 <TIM_OC4Init+0xcc>)
    3c6a:	4293      	cmp	r3, r2
    3c6c:	d10a      	bne.n	3c84 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
    3c6e:	89fb      	ldrh	r3, [r7, #14]
    3c70:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    3c74:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
    3c76:	683b      	ldr	r3, [r7, #0]
    3c78:	899b      	ldrh	r3, [r3, #12]
    3c7a:	019b      	lsls	r3, r3, #6
    3c7c:	b29a      	uxth	r2, r3
    3c7e:	89fb      	ldrh	r3, [r7, #14]
    3c80:	4313      	orrs	r3, r2
    3c82:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3c84:	687b      	ldr	r3, [r7, #4]
    3c86:	89fa      	ldrh	r2, [r7, #14]
    3c88:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    3c8a:	687b      	ldr	r3, [r7, #4]
    3c8c:	89ba      	ldrh	r2, [r7, #12]
    3c8e:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
    3c90:	683b      	ldr	r3, [r7, #0]
    3c92:	88da      	ldrh	r2, [r3, #6]
    3c94:	687b      	ldr	r3, [r7, #4]
    3c96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3c9a:	687b      	ldr	r3, [r7, #4]
    3c9c:	897a      	ldrh	r2, [r7, #10]
    3c9e:	841a      	strh	r2, [r3, #32]
}
    3ca0:	bf00      	nop
    3ca2:	3714      	adds	r7, #20
    3ca4:	46bd      	mov	sp, r7
    3ca6:	bc80      	pop	{r7}
    3ca8:	4770      	bx	lr
    3caa:	bf00      	nop
    3cac:	40012c00 	.word	0x40012c00
    3cb0:	40013400 	.word	0x40013400

00003cb4 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3cb4:	b580      	push	{r7, lr}
    3cb6:	b082      	sub	sp, #8
    3cb8:	af00      	add	r7, sp, #0
    3cba:	6078      	str	r0, [r7, #4]
    3cbc:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    3cbe:	683b      	ldr	r3, [r7, #0]
    3cc0:	881b      	ldrh	r3, [r3, #0]
    3cc2:	2b00      	cmp	r3, #0
    3cc4:	d10f      	bne.n	3ce6 <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3cc6:	683b      	ldr	r3, [r7, #0]
    3cc8:	8859      	ldrh	r1, [r3, #2]
    3cca:	683b      	ldr	r3, [r7, #0]
    3ccc:	889a      	ldrh	r2, [r3, #4]
    3cce:	683b      	ldr	r3, [r7, #0]
    3cd0:	891b      	ldrh	r3, [r3, #8]
    3cd2:	6878      	ldr	r0, [r7, #4]
    3cd4:	f001 f946 	bl	4f64 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3cd8:	683b      	ldr	r3, [r7, #0]
    3cda:	88db      	ldrh	r3, [r3, #6]
    3cdc:	4619      	mov	r1, r3
    3cde:	6878      	ldr	r0, [r7, #4]
    3ce0:	f001 f808 	bl	4cf4 <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
    3ce4:	e036      	b.n	3d54 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
    3ce6:	683b      	ldr	r3, [r7, #0]
    3ce8:	881b      	ldrh	r3, [r3, #0]
    3cea:	2b04      	cmp	r3, #4
    3cec:	d10f      	bne.n	3d0e <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3cee:	683b      	ldr	r3, [r7, #0]
    3cf0:	8859      	ldrh	r1, [r3, #2]
    3cf2:	683b      	ldr	r3, [r7, #0]
    3cf4:	889a      	ldrh	r2, [r3, #4]
    3cf6:	683b      	ldr	r3, [r7, #0]
    3cf8:	891b      	ldrh	r3, [r3, #8]
    3cfa:	6878      	ldr	r0, [r7, #4]
    3cfc:	f001 f9a2 	bl	5044 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d00:	683b      	ldr	r3, [r7, #0]
    3d02:	88db      	ldrh	r3, [r3, #6]
    3d04:	4619      	mov	r1, r3
    3d06:	6878      	ldr	r0, [r7, #4]
    3d08:	f001 f80f 	bl	4d2a <TIM_SetIC2Prescaler>
}
    3d0c:	e022      	b.n	3d54 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
    3d0e:	683b      	ldr	r3, [r7, #0]
    3d10:	881b      	ldrh	r3, [r3, #0]
    3d12:	2b08      	cmp	r3, #8
    3d14:	d10f      	bne.n	3d36 <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    3d16:	683b      	ldr	r3, [r7, #0]
    3d18:	8859      	ldrh	r1, [r3, #2]
    3d1a:	683b      	ldr	r3, [r7, #0]
    3d1c:	889a      	ldrh	r2, [r3, #4]
    3d1e:	683b      	ldr	r3, [r7, #0]
    3d20:	891b      	ldrh	r3, [r3, #8]
    3d22:	6878      	ldr	r0, [r7, #4]
    3d24:	f001 fa08 	bl	5138 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d28:	683b      	ldr	r3, [r7, #0]
    3d2a:	88db      	ldrh	r3, [r3, #6]
    3d2c:	4619      	mov	r1, r3
    3d2e:	6878      	ldr	r0, [r7, #4]
    3d30:	f001 f818 	bl	4d64 <TIM_SetIC3Prescaler>
}
    3d34:	e00e      	b.n	3d54 <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3d36:	683b      	ldr	r3, [r7, #0]
    3d38:	8859      	ldrh	r1, [r3, #2]
    3d3a:	683b      	ldr	r3, [r7, #0]
    3d3c:	889a      	ldrh	r2, [r3, #4]
    3d3e:	683b      	ldr	r3, [r7, #0]
    3d40:	891b      	ldrh	r3, [r3, #8]
    3d42:	6878      	ldr	r0, [r7, #4]
    3d44:	f001 fa6e 	bl	5224 <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d48:	683b      	ldr	r3, [r7, #0]
    3d4a:	88db      	ldrh	r3, [r3, #6]
    3d4c:	4619      	mov	r1, r3
    3d4e:	6878      	ldr	r0, [r7, #4]
    3d50:	f001 f823 	bl	4d9a <TIM_SetIC4Prescaler>
}
    3d54:	bf00      	nop
    3d56:	3708      	adds	r7, #8
    3d58:	46bd      	mov	sp, r7
    3d5a:	bd80      	pop	{r7, pc}

00003d5c <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3d5c:	b580      	push	{r7, lr}
    3d5e:	b084      	sub	sp, #16
    3d60:	af00      	add	r7, sp, #0
    3d62:	6078      	str	r0, [r7, #4]
    3d64:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
    3d66:	2300      	movs	r3, #0
    3d68:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
    3d6a:	2301      	movs	r3, #1
    3d6c:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
    3d6e:	683b      	ldr	r3, [r7, #0]
    3d70:	885b      	ldrh	r3, [r3, #2]
    3d72:	2b00      	cmp	r3, #0
    3d74:	d102      	bne.n	3d7c <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
    3d76:	2302      	movs	r3, #2
    3d78:	81fb      	strh	r3, [r7, #14]
    3d7a:	e001      	b.n	3d80 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
    3d7c:	2300      	movs	r3, #0
    3d7e:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
    3d80:	683b      	ldr	r3, [r7, #0]
    3d82:	889b      	ldrh	r3, [r3, #4]
    3d84:	2b01      	cmp	r3, #1
    3d86:	d102      	bne.n	3d8e <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
    3d88:	2302      	movs	r3, #2
    3d8a:	81bb      	strh	r3, [r7, #12]
    3d8c:	e001      	b.n	3d92 <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
    3d8e:	2301      	movs	r3, #1
    3d90:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    3d92:	683b      	ldr	r3, [r7, #0]
    3d94:	881b      	ldrh	r3, [r3, #0]
    3d96:	2b00      	cmp	r3, #0
    3d98:	d11c      	bne.n	3dd4 <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3d9a:	683b      	ldr	r3, [r7, #0]
    3d9c:	8859      	ldrh	r1, [r3, #2]
    3d9e:	683b      	ldr	r3, [r7, #0]
    3da0:	889a      	ldrh	r2, [r3, #4]
    3da2:	683b      	ldr	r3, [r7, #0]
    3da4:	891b      	ldrh	r3, [r3, #8]
    3da6:	6878      	ldr	r0, [r7, #4]
    3da8:	f001 f8dc 	bl	4f64 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3dac:	683b      	ldr	r3, [r7, #0]
    3dae:	88db      	ldrh	r3, [r3, #6]
    3db0:	4619      	mov	r1, r3
    3db2:	6878      	ldr	r0, [r7, #4]
    3db4:	f000 ff9e 	bl	4cf4 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    3db8:	683b      	ldr	r3, [r7, #0]
    3dba:	891b      	ldrh	r3, [r3, #8]
    3dbc:	89ba      	ldrh	r2, [r7, #12]
    3dbe:	89f9      	ldrh	r1, [r7, #14]
    3dc0:	6878      	ldr	r0, [r7, #4]
    3dc2:	f001 f93f 	bl	5044 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3dc6:	683b      	ldr	r3, [r7, #0]
    3dc8:	88db      	ldrh	r3, [r3, #6]
    3dca:	4619      	mov	r1, r3
    3dcc:	6878      	ldr	r0, [r7, #4]
    3dce:	f000 ffac 	bl	4d2a <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
    3dd2:	e01b      	b.n	3e0c <TIM_PWMIConfig+0xb0>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3dd4:	683b      	ldr	r3, [r7, #0]
    3dd6:	8859      	ldrh	r1, [r3, #2]
    3dd8:	683b      	ldr	r3, [r7, #0]
    3dda:	889a      	ldrh	r2, [r3, #4]
    3ddc:	683b      	ldr	r3, [r7, #0]
    3dde:	891b      	ldrh	r3, [r3, #8]
    3de0:	6878      	ldr	r0, [r7, #4]
    3de2:	f001 f92f 	bl	5044 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3de6:	683b      	ldr	r3, [r7, #0]
    3de8:	88db      	ldrh	r3, [r3, #6]
    3dea:	4619      	mov	r1, r3
    3dec:	6878      	ldr	r0, [r7, #4]
    3dee:	f000 ff9c 	bl	4d2a <TIM_SetIC2Prescaler>
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    3df2:	683b      	ldr	r3, [r7, #0]
    3df4:	891b      	ldrh	r3, [r3, #8]
    3df6:	89ba      	ldrh	r2, [r7, #12]
    3df8:	89f9      	ldrh	r1, [r7, #14]
    3dfa:	6878      	ldr	r0, [r7, #4]
    3dfc:	f001 f8b2 	bl	4f64 <TI1_Config>
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3e00:	683b      	ldr	r3, [r7, #0]
    3e02:	88db      	ldrh	r3, [r3, #6]
    3e04:	4619      	mov	r1, r3
    3e06:	6878      	ldr	r0, [r7, #4]
    3e08:	f000 ff74 	bl	4cf4 <TIM_SetIC1Prescaler>
}
    3e0c:	bf00      	nop
    3e0e:	3710      	adds	r7, #16
    3e10:	46bd      	mov	sp, r7
    3e12:	bd80      	pop	{r7, pc}

00003e14 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
    3e14:	b480      	push	{r7}
    3e16:	b083      	sub	sp, #12
    3e18:	af00      	add	r7, sp, #0
    3e1a:	6078      	str	r0, [r7, #4]
    3e1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e1e:	683b      	ldr	r3, [r7, #0]
    3e20:	881a      	ldrh	r2, [r3, #0]
    3e22:	683b      	ldr	r3, [r7, #0]
    3e24:	885b      	ldrh	r3, [r3, #2]
    3e26:	4313      	orrs	r3, r2
    3e28:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
    3e2a:	683b      	ldr	r3, [r7, #0]
    3e2c:	889b      	ldrh	r3, [r3, #4]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e2e:	4313      	orrs	r3, r2
    3e30:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
    3e32:	683b      	ldr	r3, [r7, #0]
    3e34:	88db      	ldrh	r3, [r3, #6]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e36:	4313      	orrs	r3, r2
    3e38:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
    3e3a:	683b      	ldr	r3, [r7, #0]
    3e3c:	891b      	ldrh	r3, [r3, #8]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e3e:	4313      	orrs	r3, r2
    3e40:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
    3e42:	683b      	ldr	r3, [r7, #0]
    3e44:	895b      	ldrh	r3, [r3, #10]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e46:	4313      	orrs	r3, r2
    3e48:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
    3e4a:	683b      	ldr	r3, [r7, #0]
    3e4c:	899b      	ldrh	r3, [r3, #12]
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e4e:	4313      	orrs	r3, r2
    3e50:	b29a      	uxth	r2, r3
    3e52:	687b      	ldr	r3, [r7, #4]
    3e54:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
    3e58:	bf00      	nop
    3e5a:	370c      	adds	r7, #12
    3e5c:	46bd      	mov	sp, r7
    3e5e:	bc80      	pop	{r7}
    3e60:	4770      	bx	lr

00003e62 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    3e62:	b480      	push	{r7}
    3e64:	b083      	sub	sp, #12
    3e66:	af00      	add	r7, sp, #0
    3e68:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
    3e6a:	687b      	ldr	r3, [r7, #4]
    3e6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
    3e70:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
    3e72:	687b      	ldr	r3, [r7, #4]
    3e74:	2200      	movs	r2, #0
    3e76:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
    3e78:	687b      	ldr	r3, [r7, #4]
    3e7a:	2200      	movs	r2, #0
    3e7c:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
    3e7e:	687b      	ldr	r3, [r7, #4]
    3e80:	2200      	movs	r2, #0
    3e82:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
    3e84:	687b      	ldr	r3, [r7, #4]
    3e86:	2200      	movs	r2, #0
    3e88:	721a      	strb	r2, [r3, #8]
}
    3e8a:	bf00      	nop
    3e8c:	370c      	adds	r7, #12
    3e8e:	46bd      	mov	sp, r7
    3e90:	bc80      	pop	{r7}
    3e92:	4770      	bx	lr

00003e94 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3e94:	b480      	push	{r7}
    3e96:	b083      	sub	sp, #12
    3e98:	af00      	add	r7, sp, #0
    3e9a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
    3e9c:	687b      	ldr	r3, [r7, #4]
    3e9e:	2200      	movs	r2, #0
    3ea0:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
    3ea2:	687b      	ldr	r3, [r7, #4]
    3ea4:	2200      	movs	r2, #0
    3ea6:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
    3ea8:	687b      	ldr	r3, [r7, #4]
    3eaa:	2200      	movs	r2, #0
    3eac:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
    3eae:	687b      	ldr	r3, [r7, #4]
    3eb0:	2200      	movs	r2, #0
    3eb2:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
    3eb4:	687b      	ldr	r3, [r7, #4]
    3eb6:	2200      	movs	r2, #0
    3eb8:	811a      	strh	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
    3eba:	687b      	ldr	r3, [r7, #4]
    3ebc:	2200      	movs	r2, #0
    3ebe:	815a      	strh	r2, [r3, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
    3ec0:	687b      	ldr	r3, [r7, #4]
    3ec2:	2200      	movs	r2, #0
    3ec4:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
    3ec6:	687b      	ldr	r3, [r7, #4]
    3ec8:	2200      	movs	r2, #0
    3eca:	81da      	strh	r2, [r3, #14]
}
    3ecc:	bf00      	nop
    3ece:	370c      	adds	r7, #12
    3ed0:	46bd      	mov	sp, r7
    3ed2:	bc80      	pop	{r7}
    3ed4:	4770      	bx	lr

00003ed6 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3ed6:	b480      	push	{r7}
    3ed8:	b083      	sub	sp, #12
    3eda:	af00      	add	r7, sp, #0
    3edc:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
    3ede:	687b      	ldr	r3, [r7, #4]
    3ee0:	2200      	movs	r2, #0
    3ee2:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
    3ee4:	687b      	ldr	r3, [r7, #4]
    3ee6:	2200      	movs	r2, #0
    3ee8:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
    3eea:	687b      	ldr	r3, [r7, #4]
    3eec:	2201      	movs	r2, #1
    3eee:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
    3ef0:	687b      	ldr	r3, [r7, #4]
    3ef2:	2200      	movs	r2, #0
    3ef4:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
    3ef6:	687b      	ldr	r3, [r7, #4]
    3ef8:	2200      	movs	r2, #0
    3efa:	811a      	strh	r2, [r3, #8]
}
    3efc:	bf00      	nop
    3efe:	370c      	adds	r7, #12
    3f00:	46bd      	mov	sp, r7
    3f02:	bc80      	pop	{r7}
    3f04:	4770      	bx	lr

00003f06 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
    3f06:	b480      	push	{r7}
    3f08:	b083      	sub	sp, #12
    3f0a:	af00      	add	r7, sp, #0
    3f0c:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
    3f0e:	687b      	ldr	r3, [r7, #4]
    3f10:	2200      	movs	r2, #0
    3f12:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
    3f14:	687b      	ldr	r3, [r7, #4]
    3f16:	2200      	movs	r2, #0
    3f18:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
    3f1a:	687b      	ldr	r3, [r7, #4]
    3f1c:	2200      	movs	r2, #0
    3f1e:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
    3f20:	687b      	ldr	r3, [r7, #4]
    3f22:	2200      	movs	r2, #0
    3f24:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
    3f26:	687b      	ldr	r3, [r7, #4]
    3f28:	2200      	movs	r2, #0
    3f2a:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
    3f2c:	687b      	ldr	r3, [r7, #4]
    3f2e:	2200      	movs	r2, #0
    3f30:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
    3f32:	687b      	ldr	r3, [r7, #4]
    3f34:	2200      	movs	r2, #0
    3f36:	819a      	strh	r2, [r3, #12]
}
    3f38:	bf00      	nop
    3f3a:	370c      	adds	r7, #12
    3f3c:	46bd      	mov	sp, r7
    3f3e:	bc80      	pop	{r7}
    3f40:	4770      	bx	lr

00003f42 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    3f42:	b480      	push	{r7}
    3f44:	b083      	sub	sp, #12
    3f46:	af00      	add	r7, sp, #0
    3f48:	6078      	str	r0, [r7, #4]
    3f4a:	460b      	mov	r3, r1
    3f4c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    3f4e:	78fb      	ldrb	r3, [r7, #3]
    3f50:	2b00      	cmp	r3, #0
    3f52:	d008      	beq.n	3f66 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
    3f54:	687b      	ldr	r3, [r7, #4]
    3f56:	881b      	ldrh	r3, [r3, #0]
    3f58:	b29b      	uxth	r3, r3
    3f5a:	f043 0301 	orr.w	r3, r3, #1
    3f5e:	b29a      	uxth	r2, r3
    3f60:	687b      	ldr	r3, [r7, #4]
    3f62:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
    3f64:	e007      	b.n	3f76 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
    3f66:	687b      	ldr	r3, [r7, #4]
    3f68:	881b      	ldrh	r3, [r3, #0]
    3f6a:	b29b      	uxth	r3, r3
    3f6c:	f023 0301 	bic.w	r3, r3, #1
    3f70:	b29a      	uxth	r2, r3
    3f72:	687b      	ldr	r3, [r7, #4]
    3f74:	801a      	strh	r2, [r3, #0]
}
    3f76:	bf00      	nop
    3f78:	370c      	adds	r7, #12
    3f7a:	46bd      	mov	sp, r7
    3f7c:	bc80      	pop	{r7}
    3f7e:	4770      	bx	lr

00003f80 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    3f80:	b480      	push	{r7}
    3f82:	b083      	sub	sp, #12
    3f84:	af00      	add	r7, sp, #0
    3f86:	6078      	str	r0, [r7, #4]
    3f88:	460b      	mov	r3, r1
    3f8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3f8c:	78fb      	ldrb	r3, [r7, #3]
    3f8e:	2b00      	cmp	r3, #0
    3f90:	d00c      	beq.n	3fac <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
    3f92:	687b      	ldr	r3, [r7, #4]
    3f94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    3f98:	b29b      	uxth	r3, r3
    3f9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    3f9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    3fa2:	b29a      	uxth	r2, r3
    3fa4:	687b      	ldr	r3, [r7, #4]
    3fa6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
    3faa:	e009      	b.n	3fc0 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
    3fac:	687b      	ldr	r3, [r7, #4]
    3fae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    3fb2:	b29b      	uxth	r3, r3
    3fb4:	f3c3 030e 	ubfx	r3, r3, #0, #15
    3fb8:	b29a      	uxth	r2, r3
    3fba:	687b      	ldr	r3, [r7, #4]
    3fbc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
    3fc0:	bf00      	nop
    3fc2:	370c      	adds	r7, #12
    3fc4:	46bd      	mov	sp, r7
    3fc6:	bc80      	pop	{r7}
    3fc8:	4770      	bx	lr

00003fca <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
    3fca:	b480      	push	{r7}
    3fcc:	b083      	sub	sp, #12
    3fce:	af00      	add	r7, sp, #0
    3fd0:	6078      	str	r0, [r7, #4]
    3fd2:	460b      	mov	r3, r1
    3fd4:	807b      	strh	r3, [r7, #2]
    3fd6:	4613      	mov	r3, r2
    3fd8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    3fda:	787b      	ldrb	r3, [r7, #1]
    3fdc:	2b00      	cmp	r3, #0
    3fde:	d008      	beq.n	3ff2 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
    3fe0:	687b      	ldr	r3, [r7, #4]
    3fe2:	899b      	ldrh	r3, [r3, #12]
    3fe4:	b29a      	uxth	r2, r3
    3fe6:	887b      	ldrh	r3, [r7, #2]
    3fe8:	4313      	orrs	r3, r2
    3fea:	b29a      	uxth	r2, r3
    3fec:	687b      	ldr	r3, [r7, #4]
    3fee:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
    3ff0:	e009      	b.n	4006 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
    3ff2:	687b      	ldr	r3, [r7, #4]
    3ff4:	899b      	ldrh	r3, [r3, #12]
    3ff6:	b29a      	uxth	r2, r3
    3ff8:	887b      	ldrh	r3, [r7, #2]
    3ffa:	43db      	mvns	r3, r3
    3ffc:	b29b      	uxth	r3, r3
    3ffe:	4013      	ands	r3, r2
    4000:	b29a      	uxth	r2, r3
    4002:	687b      	ldr	r3, [r7, #4]
    4004:	819a      	strh	r2, [r3, #12]
}
    4006:	bf00      	nop
    4008:	370c      	adds	r7, #12
    400a:	46bd      	mov	sp, r7
    400c:	bc80      	pop	{r7}
    400e:	4770      	bx	lr

00004010 <TIM_GenerateEvent>:
  *   - TIM6 and TIM7 can only generate an update event. 
  *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
    4010:	b480      	push	{r7}
    4012:	b083      	sub	sp, #12
    4014:	af00      	add	r7, sp, #0
    4016:	6078      	str	r0, [r7, #4]
    4018:	460b      	mov	r3, r1
    401a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
    401c:	687b      	ldr	r3, [r7, #4]
    401e:	887a      	ldrh	r2, [r7, #2]
    4020:	829a      	strh	r2, [r3, #20]
}
    4022:	bf00      	nop
    4024:	370c      	adds	r7, #12
    4026:	46bd      	mov	sp, r7
    4028:	bc80      	pop	{r7}
    402a:	4770      	bx	lr

0000402c <TIM_DMAConfig>:
  *   This parameter can be one value between:
  *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
    402c:	b480      	push	{r7}
    402e:	b083      	sub	sp, #12
    4030:	af00      	add	r7, sp, #0
    4032:	6078      	str	r0, [r7, #4]
    4034:	460b      	mov	r3, r1
    4036:	807b      	strh	r3, [r7, #2]
    4038:	4613      	mov	r3, r2
    403a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
    403c:	887a      	ldrh	r2, [r7, #2]
    403e:	883b      	ldrh	r3, [r7, #0]
    4040:	4313      	orrs	r3, r2
    4042:	b29a      	uxth	r2, r3
    4044:	687b      	ldr	r3, [r7, #4]
    4046:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
    404a:	bf00      	nop
    404c:	370c      	adds	r7, #12
    404e:	46bd      	mov	sp, r7
    4050:	bc80      	pop	{r7}
    4052:	4770      	bx	lr

00004054 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
    4054:	b480      	push	{r7}
    4056:	b083      	sub	sp, #12
    4058:	af00      	add	r7, sp, #0
    405a:	6078      	str	r0, [r7, #4]
    405c:	460b      	mov	r3, r1
    405e:	807b      	strh	r3, [r7, #2]
    4060:	4613      	mov	r3, r2
    4062:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST9_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    4064:	787b      	ldrb	r3, [r7, #1]
    4066:	2b00      	cmp	r3, #0
    4068:	d008      	beq.n	407c <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
    406a:	687b      	ldr	r3, [r7, #4]
    406c:	899b      	ldrh	r3, [r3, #12]
    406e:	b29a      	uxth	r2, r3
    4070:	887b      	ldrh	r3, [r7, #2]
    4072:	4313      	orrs	r3, r2
    4074:	b29a      	uxth	r2, r3
    4076:	687b      	ldr	r3, [r7, #4]
    4078:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
    407a:	e009      	b.n	4090 <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
    407c:	687b      	ldr	r3, [r7, #4]
    407e:	899b      	ldrh	r3, [r3, #12]
    4080:	b29a      	uxth	r2, r3
    4082:	887b      	ldrh	r3, [r7, #2]
    4084:	43db      	mvns	r3, r3
    4086:	b29b      	uxth	r3, r3
    4088:	4013      	ands	r3, r2
    408a:	b29a      	uxth	r2, r3
    408c:	687b      	ldr	r3, [r7, #4]
    408e:	819a      	strh	r2, [r3, #12]
}
    4090:	bf00      	nop
    4092:	370c      	adds	r7, #12
    4094:	46bd      	mov	sp, r7
    4096:	bc80      	pop	{r7}
    4098:	4770      	bx	lr

0000409a <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
  *         to select the TIM peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
    409a:	b480      	push	{r7}
    409c:	b083      	sub	sp, #12
    409e:	af00      	add	r7, sp, #0
    40a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    40a2:	687b      	ldr	r3, [r7, #4]
    40a4:	891b      	ldrh	r3, [r3, #8]
    40a6:	b29b      	uxth	r3, r3
    40a8:	f023 0307 	bic.w	r3, r3, #7
    40ac:	b29a      	uxth	r2, r3
    40ae:	687b      	ldr	r3, [r7, #4]
    40b0:	811a      	strh	r2, [r3, #8]
}
    40b2:	bf00      	nop
    40b4:	370c      	adds	r7, #12
    40b6:	46bd      	mov	sp, r7
    40b8:	bc80      	pop	{r7}
    40ba:	4770      	bx	lr

000040bc <TIM_ITRxExternalClockConfig>:
  * @param  TIM_TS_ITR2: Internal Trigger 2
  * @param  TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    40bc:	b580      	push	{r7, lr}
    40be:	b082      	sub	sp, #8
    40c0:	af00      	add	r7, sp, #0
    40c2:	6078      	str	r0, [r7, #4]
    40c4:	460b      	mov	r3, r1
    40c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
    40c8:	887b      	ldrh	r3, [r7, #2]
    40ca:	4619      	mov	r1, r3
    40cc:	6878      	ldr	r0, [r7, #4]
    40ce:	f000 f8df 	bl	4290 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    40d2:	687b      	ldr	r3, [r7, #4]
    40d4:	891b      	ldrh	r3, [r3, #8]
    40d6:	b29b      	uxth	r3, r3
    40d8:	f043 0307 	orr.w	r3, r3, #7
    40dc:	b29a      	uxth	r2, r3
    40de:	687b      	ldr	r3, [r7, #4]
    40e0:	811a      	strh	r2, [r3, #8]
}
    40e2:	bf00      	nop
    40e4:	3708      	adds	r7, #8
    40e6:	46bd      	mov	sp, r7
    40e8:	bd80      	pop	{r7, pc}

000040ea <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
    40ea:	b580      	push	{r7, lr}
    40ec:	b084      	sub	sp, #16
    40ee:	af00      	add	r7, sp, #0
    40f0:	60f8      	str	r0, [r7, #12]
    40f2:	4608      	mov	r0, r1
    40f4:	4611      	mov	r1, r2
    40f6:	461a      	mov	r2, r3
    40f8:	4603      	mov	r3, r0
    40fa:	817b      	strh	r3, [r7, #10]
    40fc:	460b      	mov	r3, r1
    40fe:	813b      	strh	r3, [r7, #8]
    4100:	4613      	mov	r3, r2
    4102:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
    4104:	897b      	ldrh	r3, [r7, #10]
    4106:	2b60      	cmp	r3, #96	; 0x60
    4108:	d106      	bne.n	4118 <TIM_TIxExternalClockConfig+0x2e>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    410a:	88fb      	ldrh	r3, [r7, #6]
    410c:	8939      	ldrh	r1, [r7, #8]
    410e:	2201      	movs	r2, #1
    4110:	68f8      	ldr	r0, [r7, #12]
    4112:	f000 ff97 	bl	5044 <TI2_Config>
    4116:	e005      	b.n	4124 <TIM_TIxExternalClockConfig+0x3a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    4118:	88fb      	ldrh	r3, [r7, #6]
    411a:	8939      	ldrh	r1, [r7, #8]
    411c:	2201      	movs	r2, #1
    411e:	68f8      	ldr	r0, [r7, #12]
    4120:	f000 ff20 	bl	4f64 <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
    4124:	897b      	ldrh	r3, [r7, #10]
    4126:	4619      	mov	r1, r3
    4128:	68f8      	ldr	r0, [r7, #12]
    412a:	f000 f8b1 	bl	4290 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    412e:	68fb      	ldr	r3, [r7, #12]
    4130:	891b      	ldrh	r3, [r3, #8]
    4132:	b29b      	uxth	r3, r3
    4134:	f043 0307 	orr.w	r3, r3, #7
    4138:	b29a      	uxth	r2, r3
    413a:	68fb      	ldr	r3, [r7, #12]
    413c:	811a      	strh	r2, [r3, #8]
}
    413e:	bf00      	nop
    4140:	3710      	adds	r7, #16
    4142:	46bd      	mov	sp, r7
    4144:	bd80      	pop	{r7, pc}

00004146 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
    4146:	b580      	push	{r7, lr}
    4148:	b086      	sub	sp, #24
    414a:	af00      	add	r7, sp, #0
    414c:	60f8      	str	r0, [r7, #12]
    414e:	4608      	mov	r0, r1
    4150:	4611      	mov	r1, r2
    4152:	461a      	mov	r2, r3
    4154:	4603      	mov	r3, r0
    4156:	817b      	strh	r3, [r7, #10]
    4158:	460b      	mov	r3, r1
    415a:	813b      	strh	r3, [r7, #8]
    415c:	4613      	mov	r3, r2
    415e:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    4160:	2300      	movs	r3, #0
    4162:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    4164:	88fb      	ldrh	r3, [r7, #6]
    4166:	893a      	ldrh	r2, [r7, #8]
    4168:	8979      	ldrh	r1, [r7, #10]
    416a:	68f8      	ldr	r0, [r7, #12]
    416c:	f000 f839 	bl	41e2 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    4170:	68fb      	ldr	r3, [r7, #12]
    4172:	891b      	ldrh	r3, [r3, #8]
    4174:	82fb      	strh	r3, [r7, #22]
  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    4176:	8afb      	ldrh	r3, [r7, #22]
    4178:	f023 0307 	bic.w	r3, r3, #7
    417c:	82fb      	strh	r3, [r7, #22]
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
    417e:	8afb      	ldrh	r3, [r7, #22]
    4180:	f043 0307 	orr.w	r3, r3, #7
    4184:	82fb      	strh	r3, [r7, #22]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
    4186:	8afb      	ldrh	r3, [r7, #22]
    4188:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    418c:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
    418e:	8afb      	ldrh	r3, [r7, #22]
    4190:	f043 0370 	orr.w	r3, r3, #112	; 0x70
    4194:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    4196:	68fb      	ldr	r3, [r7, #12]
    4198:	8afa      	ldrh	r2, [r7, #22]
    419a:	811a      	strh	r2, [r3, #8]
}
    419c:	bf00      	nop
    419e:	3718      	adds	r7, #24
    41a0:	46bd      	mov	sp, r7
    41a2:	bd80      	pop	{r7, pc}

000041a4 <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
    41a4:	b580      	push	{r7, lr}
    41a6:	b084      	sub	sp, #16
    41a8:	af00      	add	r7, sp, #0
    41aa:	60f8      	str	r0, [r7, #12]
    41ac:	4608      	mov	r0, r1
    41ae:	4611      	mov	r1, r2
    41b0:	461a      	mov	r2, r3
    41b2:	4603      	mov	r3, r0
    41b4:	817b      	strh	r3, [r7, #10]
    41b6:	460b      	mov	r3, r1
    41b8:	813b      	strh	r3, [r7, #8]
    41ba:	4613      	mov	r3, r2
    41bc:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    41be:	88fb      	ldrh	r3, [r7, #6]
    41c0:	893a      	ldrh	r2, [r7, #8]
    41c2:	8979      	ldrh	r1, [r7, #10]
    41c4:	68f8      	ldr	r0, [r7, #12]
    41c6:	f000 f80c 	bl	41e2 <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
    41ca:	68fb      	ldr	r3, [r7, #12]
    41cc:	891b      	ldrh	r3, [r3, #8]
    41ce:	b29b      	uxth	r3, r3
    41d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    41d4:	b29a      	uxth	r2, r3
    41d6:	68fb      	ldr	r3, [r7, #12]
    41d8:	811a      	strh	r2, [r3, #8]
}
    41da:	bf00      	nop
    41dc:	3710      	adds	r7, #16
    41de:	46bd      	mov	sp, r7
    41e0:	bd80      	pop	{r7, pc}

000041e2 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
    41e2:	b480      	push	{r7}
    41e4:	b087      	sub	sp, #28
    41e6:	af00      	add	r7, sp, #0
    41e8:	60f8      	str	r0, [r7, #12]
    41ea:	4608      	mov	r0, r1
    41ec:	4611      	mov	r1, r2
    41ee:	461a      	mov	r2, r3
    41f0:	4603      	mov	r3, r0
    41f2:	817b      	strh	r3, [r7, #10]
    41f4:	460b      	mov	r3, r1
    41f6:	813b      	strh	r3, [r7, #8]
    41f8:	4613      	mov	r3, r2
    41fa:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    41fc:	2300      	movs	r3, #0
    41fe:	82fb      	strh	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
    4200:	68fb      	ldr	r3, [r7, #12]
    4202:	891b      	ldrh	r3, [r3, #8]
    4204:	82fb      	strh	r3, [r7, #22]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
    4206:	8afb      	ldrh	r3, [r7, #22]
    4208:	b2db      	uxtb	r3, r3
    420a:	82fb      	strh	r3, [r7, #22]
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
    420c:	88fb      	ldrh	r3, [r7, #6]
    420e:	021b      	lsls	r3, r3, #8
    4210:	b29a      	uxth	r2, r3
    4212:	893b      	ldrh	r3, [r7, #8]
    4214:	4313      	orrs	r3, r2
    4216:	b29a      	uxth	r2, r3
    4218:	897b      	ldrh	r3, [r7, #10]
    421a:	4313      	orrs	r3, r2
    421c:	b29a      	uxth	r2, r3
    421e:	8afb      	ldrh	r3, [r7, #22]
    4220:	4313      	orrs	r3, r2
    4222:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    4224:	68fb      	ldr	r3, [r7, #12]
    4226:	8afa      	ldrh	r2, [r7, #22]
    4228:	811a      	strh	r2, [r3, #8]
}
    422a:	bf00      	nop
    422c:	371c      	adds	r7, #28
    422e:	46bd      	mov	sp, r7
    4230:	bc80      	pop	{r7}
    4232:	4770      	bx	lr

00004234 <TIM_PrescalerConfig>:
  *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
    4234:	b480      	push	{r7}
    4236:	b083      	sub	sp, #12
    4238:	af00      	add	r7, sp, #0
    423a:	6078      	str	r0, [r7, #4]
    423c:	460b      	mov	r3, r1
    423e:	807b      	strh	r3, [r7, #2]
    4240:	4613      	mov	r3, r2
    4242:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
    4244:	687b      	ldr	r3, [r7, #4]
    4246:	887a      	ldrh	r2, [r7, #2]
    4248:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
    424a:	687b      	ldr	r3, [r7, #4]
    424c:	883a      	ldrh	r2, [r7, #0]
    424e:	829a      	strh	r2, [r3, #20]
}
    4250:	bf00      	nop
    4252:	370c      	adds	r7, #12
    4254:	46bd      	mov	sp, r7
    4256:	bc80      	pop	{r7}
    4258:	4770      	bx	lr

0000425a <TIM_CounterModeConfig>:
  *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
    425a:	b480      	push	{r7}
    425c:	b085      	sub	sp, #20
    425e:	af00      	add	r7, sp, #0
    4260:	6078      	str	r0, [r7, #4]
    4262:	460b      	mov	r3, r1
    4264:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
    4266:	2300      	movs	r3, #0
    4268:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
    426a:	687b      	ldr	r3, [r7, #4]
    426c:	881b      	ldrh	r3, [r3, #0]
    426e:	81fb      	strh	r3, [r7, #14]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    4270:	89fb      	ldrh	r3, [r7, #14]
    4272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4276:	81fb      	strh	r3, [r7, #14]
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
    4278:	89fa      	ldrh	r2, [r7, #14]
    427a:	887b      	ldrh	r3, [r7, #2]
    427c:	4313      	orrs	r3, r2
    427e:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
    4280:	687b      	ldr	r3, [r7, #4]
    4282:	89fa      	ldrh	r2, [r7, #14]
    4284:	801a      	strh	r2, [r3, #0]
}
    4286:	bf00      	nop
    4288:	3714      	adds	r7, #20
    428a:	46bd      	mov	sp, r7
    428c:	bc80      	pop	{r7}
    428e:	4770      	bx	lr

00004290 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *     @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    4290:	b480      	push	{r7}
    4292:	b085      	sub	sp, #20
    4294:	af00      	add	r7, sp, #0
    4296:	6078      	str	r0, [r7, #4]
    4298:	460b      	mov	r3, r1
    429a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
    429c:	2300      	movs	r3, #0
    429e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    42a0:	687b      	ldr	r3, [r7, #4]
    42a2:	891b      	ldrh	r3, [r3, #8]
    42a4:	81fb      	strh	r3, [r7, #14]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
    42a6:	89fb      	ldrh	r3, [r7, #14]
    42a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    42ac:	81fb      	strh	r3, [r7, #14]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
    42ae:	89fa      	ldrh	r2, [r7, #14]
    42b0:	887b      	ldrh	r3, [r7, #2]
    42b2:	4313      	orrs	r3, r2
    42b4:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    42b6:	687b      	ldr	r3, [r7, #4]
    42b8:	89fa      	ldrh	r2, [r7, #14]
    42ba:	811a      	strh	r2, [r3, #8]
}
    42bc:	bf00      	nop
    42be:	3714      	adds	r7, #20
    42c0:	46bd      	mov	sp, r7
    42c2:	bc80      	pop	{r7}
    42c4:	4770      	bx	lr

000042c6 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
    42c6:	b480      	push	{r7}
    42c8:	b087      	sub	sp, #28
    42ca:	af00      	add	r7, sp, #0
    42cc:	60f8      	str	r0, [r7, #12]
    42ce:	4608      	mov	r0, r1
    42d0:	4611      	mov	r1, r2
    42d2:	461a      	mov	r2, r3
    42d4:	4603      	mov	r3, r0
    42d6:	817b      	strh	r3, [r7, #10]
    42d8:	460b      	mov	r3, r1
    42da:	813b      	strh	r3, [r7, #8]
    42dc:	4613      	mov	r3, r2
    42de:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    42e0:	2300      	movs	r3, #0
    42e2:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
    42e4:	2300      	movs	r3, #0
    42e6:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
    42e8:	2300      	movs	r3, #0
    42ea:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    42ec:	68fb      	ldr	r3, [r7, #12]
    42ee:	891b      	ldrh	r3, [r3, #8]
    42f0:	82fb      	strh	r3, [r7, #22]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    42f2:	68fb      	ldr	r3, [r7, #12]
    42f4:	8b1b      	ldrh	r3, [r3, #24]
    42f6:	82bb      	strh	r3, [r7, #20]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    42f8:	68fb      	ldr	r3, [r7, #12]
    42fa:	8c1b      	ldrh	r3, [r3, #32]
    42fc:	827b      	strh	r3, [r7, #18]
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    42fe:	8afb      	ldrh	r3, [r7, #22]
    4300:	f023 0307 	bic.w	r3, r3, #7
    4304:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
    4306:	8afa      	ldrh	r2, [r7, #22]
    4308:	897b      	ldrh	r3, [r7, #10]
    430a:	4313      	orrs	r3, r2
    430c:	82fb      	strh	r3, [r7, #22]
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
    430e:	8abb      	ldrh	r3, [r7, #20]
    4310:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    4314:	f023 0303 	bic.w	r3, r3, #3
    4318:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
    431a:	8abb      	ldrh	r3, [r7, #20]
    431c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4320:	f043 0301 	orr.w	r3, r3, #1
    4324:	82bb      	strh	r3, [r7, #20]
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
    4326:	8a7b      	ldrh	r3, [r7, #18]
    4328:	f023 0322 	bic.w	r3, r3, #34	; 0x22
    432c:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
    432e:	88fb      	ldrh	r3, [r7, #6]
    4330:	011b      	lsls	r3, r3, #4
    4332:	b29a      	uxth	r2, r3
    4334:	893b      	ldrh	r3, [r7, #8]
    4336:	4313      	orrs	r3, r2
    4338:	b29a      	uxth	r2, r3
    433a:	8a7b      	ldrh	r3, [r7, #18]
    433c:	4313      	orrs	r3, r2
    433e:	827b      	strh	r3, [r7, #18]
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    4340:	68fb      	ldr	r3, [r7, #12]
    4342:	8afa      	ldrh	r2, [r7, #22]
    4344:	811a      	strh	r2, [r3, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    4346:	68fb      	ldr	r3, [r7, #12]
    4348:	8aba      	ldrh	r2, [r7, #20]
    434a:	831a      	strh	r2, [r3, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    434c:	68fb      	ldr	r3, [r7, #12]
    434e:	8a7a      	ldrh	r2, [r7, #18]
    4350:	841a      	strh	r2, [r3, #32]
}
    4352:	bf00      	nop
    4354:	371c      	adds	r7, #28
    4356:	46bd      	mov	sp, r7
    4358:	bc80      	pop	{r7}
    435a:	4770      	bx	lr

0000435c <TIM_ForcedOC1Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    435c:	b480      	push	{r7}
    435e:	b085      	sub	sp, #20
    4360:	af00      	add	r7, sp, #0
    4362:	6078      	str	r0, [r7, #4]
    4364:	460b      	mov	r3, r1
    4366:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4368:	2300      	movs	r3, #0
    436a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    436c:	687b      	ldr	r3, [r7, #4]
    436e:	8b1b      	ldrh	r3, [r3, #24]
    4370:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
    4372:	89fb      	ldrh	r3, [r7, #14]
    4374:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4378:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
    437a:	89fa      	ldrh	r2, [r7, #14]
    437c:	887b      	ldrh	r3, [r7, #2]
    437e:	4313      	orrs	r3, r2
    4380:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    4382:	687b      	ldr	r3, [r7, #4]
    4384:	89fa      	ldrh	r2, [r7, #14]
    4386:	831a      	strh	r2, [r3, #24]
}
    4388:	bf00      	nop
    438a:	3714      	adds	r7, #20
    438c:	46bd      	mov	sp, r7
    438e:	bc80      	pop	{r7}
    4390:	4770      	bx	lr

00004392 <TIM_ForcedOC2Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    4392:	b480      	push	{r7}
    4394:	b085      	sub	sp, #20
    4396:	af00      	add	r7, sp, #0
    4398:	6078      	str	r0, [r7, #4]
    439a:	460b      	mov	r3, r1
    439c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    439e:	2300      	movs	r3, #0
    43a0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    43a2:	687b      	ldr	r3, [r7, #4]
    43a4:	8b1b      	ldrh	r3, [r3, #24]
    43a6:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
    43a8:	89fb      	ldrh	r3, [r7, #14]
    43aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    43ae:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
    43b0:	887b      	ldrh	r3, [r7, #2]
    43b2:	021b      	lsls	r3, r3, #8
    43b4:	b29a      	uxth	r2, r3
    43b6:	89fb      	ldrh	r3, [r7, #14]
    43b8:	4313      	orrs	r3, r2
    43ba:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    43bc:	687b      	ldr	r3, [r7, #4]
    43be:	89fa      	ldrh	r2, [r7, #14]
    43c0:	831a      	strh	r2, [r3, #24]
}
    43c2:	bf00      	nop
    43c4:	3714      	adds	r7, #20
    43c6:	46bd      	mov	sp, r7
    43c8:	bc80      	pop	{r7}
    43ca:	4770      	bx	lr

000043cc <TIM_ForcedOC3Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    43cc:	b480      	push	{r7}
    43ce:	b085      	sub	sp, #20
    43d0:	af00      	add	r7, sp, #0
    43d2:	6078      	str	r0, [r7, #4]
    43d4:	460b      	mov	r3, r1
    43d6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    43d8:	2300      	movs	r3, #0
    43da:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    43dc:	687b      	ldr	r3, [r7, #4]
    43de:	8b9b      	ldrh	r3, [r3, #28]
    43e0:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
    43e2:	89fb      	ldrh	r3, [r7, #14]
    43e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    43e8:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
    43ea:	89fa      	ldrh	r2, [r7, #14]
    43ec:	887b      	ldrh	r3, [r7, #2]
    43ee:	4313      	orrs	r3, r2
    43f0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    43f2:	687b      	ldr	r3, [r7, #4]
    43f4:	89fa      	ldrh	r2, [r7, #14]
    43f6:	839a      	strh	r2, [r3, #28]
}
    43f8:	bf00      	nop
    43fa:	3714      	adds	r7, #20
    43fc:	46bd      	mov	sp, r7
    43fe:	bc80      	pop	{r7}
    4400:	4770      	bx	lr

00004402 <TIM_ForcedOC4Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    4402:	b480      	push	{r7}
    4404:	b085      	sub	sp, #20
    4406:	af00      	add	r7, sp, #0
    4408:	6078      	str	r0, [r7, #4]
    440a:	460b      	mov	r3, r1
    440c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    440e:	2300      	movs	r3, #0
    4410:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    4412:	687b      	ldr	r3, [r7, #4]
    4414:	8b9b      	ldrh	r3, [r3, #28]
    4416:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
    4418:	89fb      	ldrh	r3, [r7, #14]
    441a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    441e:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
    4420:	887b      	ldrh	r3, [r7, #2]
    4422:	021b      	lsls	r3, r3, #8
    4424:	b29a      	uxth	r2, r3
    4426:	89fb      	ldrh	r3, [r7, #14]
    4428:	4313      	orrs	r3, r2
    442a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    442c:	687b      	ldr	r3, [r7, #4]
    442e:	89fa      	ldrh	r2, [r7, #14]
    4430:	839a      	strh	r2, [r3, #28]
}
    4432:	bf00      	nop
    4434:	3714      	adds	r7, #20
    4436:	46bd      	mov	sp, r7
    4438:	bc80      	pop	{r7}
    443a:	4770      	bx	lr

0000443c <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    443c:	b480      	push	{r7}
    443e:	b083      	sub	sp, #12
    4440:	af00      	add	r7, sp, #0
    4442:	6078      	str	r0, [r7, #4]
    4444:	460b      	mov	r3, r1
    4446:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4448:	78fb      	ldrb	r3, [r7, #3]
    444a:	2b00      	cmp	r3, #0
    444c:	d008      	beq.n	4460 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
    444e:	687b      	ldr	r3, [r7, #4]
    4450:	881b      	ldrh	r3, [r3, #0]
    4452:	b29b      	uxth	r3, r3
    4454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4458:	b29a      	uxth	r2, r3
    445a:	687b      	ldr	r3, [r7, #4]
    445c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
    445e:	e007      	b.n	4470 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
    4460:	687b      	ldr	r3, [r7, #4]
    4462:	881b      	ldrh	r3, [r3, #0]
    4464:	b29b      	uxth	r3, r3
    4466:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    446a:	b29a      	uxth	r2, r3
    446c:	687b      	ldr	r3, [r7, #4]
    446e:	801a      	strh	r2, [r3, #0]
}
    4470:	bf00      	nop
    4472:	370c      	adds	r7, #12
    4474:	46bd      	mov	sp, r7
    4476:	bc80      	pop	{r7}
    4478:	4770      	bx	lr

0000447a <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    447a:	b480      	push	{r7}
    447c:	b083      	sub	sp, #12
    447e:	af00      	add	r7, sp, #0
    4480:	6078      	str	r0, [r7, #4]
    4482:	460b      	mov	r3, r1
    4484:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4486:	78fb      	ldrb	r3, [r7, #3]
    4488:	2b00      	cmp	r3, #0
    448a:	d008      	beq.n	449e <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
    448c:	687b      	ldr	r3, [r7, #4]
    448e:	889b      	ldrh	r3, [r3, #4]
    4490:	b29b      	uxth	r3, r3
    4492:	f043 0304 	orr.w	r3, r3, #4
    4496:	b29a      	uxth	r2, r3
    4498:	687b      	ldr	r3, [r7, #4]
    449a:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
  }
}
    449c:	e007      	b.n	44ae <TIM_SelectCOM+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
    449e:	687b      	ldr	r3, [r7, #4]
    44a0:	889b      	ldrh	r3, [r3, #4]
    44a2:	b29b      	uxth	r3, r3
    44a4:	f023 0304 	bic.w	r3, r3, #4
    44a8:	b29a      	uxth	r2, r3
    44aa:	687b      	ldr	r3, [r7, #4]
    44ac:	809a      	strh	r2, [r3, #4]
}
    44ae:	bf00      	nop
    44b0:	370c      	adds	r7, #12
    44b2:	46bd      	mov	sp, r7
    44b4:	bc80      	pop	{r7}
    44b6:	4770      	bx	lr

000044b8 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    44b8:	b480      	push	{r7}
    44ba:	b083      	sub	sp, #12
    44bc:	af00      	add	r7, sp, #0
    44be:	6078      	str	r0, [r7, #4]
    44c0:	460b      	mov	r3, r1
    44c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    44c4:	78fb      	ldrb	r3, [r7, #3]
    44c6:	2b00      	cmp	r3, #0
    44c8:	d008      	beq.n	44dc <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
    44ca:	687b      	ldr	r3, [r7, #4]
    44cc:	889b      	ldrh	r3, [r3, #4]
    44ce:	b29b      	uxth	r3, r3
    44d0:	f043 0308 	orr.w	r3, r3, #8
    44d4:	b29a      	uxth	r2, r3
    44d6:	687b      	ldr	r3, [r7, #4]
    44d8:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
  }
}
    44da:	e007      	b.n	44ec <TIM_SelectCCDMA+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
    44dc:	687b      	ldr	r3, [r7, #4]
    44de:	889b      	ldrh	r3, [r3, #4]
    44e0:	b29b      	uxth	r3, r3
    44e2:	f023 0308 	bic.w	r3, r3, #8
    44e6:	b29a      	uxth	r2, r3
    44e8:	687b      	ldr	r3, [r7, #4]
    44ea:	809a      	strh	r2, [r3, #4]
}
    44ec:	bf00      	nop
    44ee:	370c      	adds	r7, #12
    44f0:	46bd      	mov	sp, r7
    44f2:	bc80      	pop	{r7}
    44f4:	4770      	bx	lr

000044f6 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
    44f6:	b480      	push	{r7}
    44f8:	b083      	sub	sp, #12
    44fa:	af00      	add	r7, sp, #0
    44fc:	6078      	str	r0, [r7, #4]
    44fe:	460b      	mov	r3, r1
    4500:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4502:	78fb      	ldrb	r3, [r7, #3]
    4504:	2b00      	cmp	r3, #0
    4506:	d008      	beq.n	451a <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
    4508:	687b      	ldr	r3, [r7, #4]
    450a:	889b      	ldrh	r3, [r3, #4]
    450c:	b29b      	uxth	r3, r3
    450e:	f043 0301 	orr.w	r3, r3, #1
    4512:	b29a      	uxth	r2, r3
    4514:	687b      	ldr	r3, [r7, #4]
    4516:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
  }
}
    4518:	e007      	b.n	452a <TIM_CCPreloadControl+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
    451a:	687b      	ldr	r3, [r7, #4]
    451c:	889b      	ldrh	r3, [r3, #4]
    451e:	b29b      	uxth	r3, r3
    4520:	f023 0301 	bic.w	r3, r3, #1
    4524:	b29a      	uxth	r2, r3
    4526:	687b      	ldr	r3, [r7, #4]
    4528:	809a      	strh	r2, [r3, #4]
}
    452a:	bf00      	nop
    452c:	370c      	adds	r7, #12
    452e:	46bd      	mov	sp, r7
    4530:	bc80      	pop	{r7}
    4532:	4770      	bx	lr

00004534 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    4534:	b480      	push	{r7}
    4536:	b085      	sub	sp, #20
    4538:	af00      	add	r7, sp, #0
    453a:	6078      	str	r0, [r7, #4]
    453c:	460b      	mov	r3, r1
    453e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4540:	2300      	movs	r3, #0
    4542:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    4544:	687b      	ldr	r3, [r7, #4]
    4546:	8b1b      	ldrh	r3, [r3, #24]
    4548:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
    454a:	89fb      	ldrh	r3, [r7, #14]
    454c:	f023 0308 	bic.w	r3, r3, #8
    4550:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
    4552:	89fa      	ldrh	r2, [r7, #14]
    4554:	887b      	ldrh	r3, [r7, #2]
    4556:	4313      	orrs	r3, r2
    4558:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    455a:	687b      	ldr	r3, [r7, #4]
    455c:	89fa      	ldrh	r2, [r7, #14]
    455e:	831a      	strh	r2, [r3, #24]
}
    4560:	bf00      	nop
    4562:	3714      	adds	r7, #20
    4564:	46bd      	mov	sp, r7
    4566:	bc80      	pop	{r7}
    4568:	4770      	bx	lr

0000456a <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    456a:	b480      	push	{r7}
    456c:	b085      	sub	sp, #20
    456e:	af00      	add	r7, sp, #0
    4570:	6078      	str	r0, [r7, #4]
    4572:	460b      	mov	r3, r1
    4574:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4576:	2300      	movs	r3, #0
    4578:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    457a:	687b      	ldr	r3, [r7, #4]
    457c:	8b1b      	ldrh	r3, [r3, #24]
    457e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
    4580:	89fb      	ldrh	r3, [r7, #14]
    4582:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    4586:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
    4588:	887b      	ldrh	r3, [r7, #2]
    458a:	021b      	lsls	r3, r3, #8
    458c:	b29a      	uxth	r2, r3
    458e:	89fb      	ldrh	r3, [r7, #14]
    4590:	4313      	orrs	r3, r2
    4592:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    4594:	687b      	ldr	r3, [r7, #4]
    4596:	89fa      	ldrh	r2, [r7, #14]
    4598:	831a      	strh	r2, [r3, #24]
}
    459a:	bf00      	nop
    459c:	3714      	adds	r7, #20
    459e:	46bd      	mov	sp, r7
    45a0:	bc80      	pop	{r7}
    45a2:	4770      	bx	lr

000045a4 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    45a4:	b480      	push	{r7}
    45a6:	b085      	sub	sp, #20
    45a8:	af00      	add	r7, sp, #0
    45aa:	6078      	str	r0, [r7, #4]
    45ac:	460b      	mov	r3, r1
    45ae:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    45b0:	2300      	movs	r3, #0
    45b2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    45b4:	687b      	ldr	r3, [r7, #4]
    45b6:	8b9b      	ldrh	r3, [r3, #28]
    45b8:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
    45ba:	89fb      	ldrh	r3, [r7, #14]
    45bc:	f023 0308 	bic.w	r3, r3, #8
    45c0:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
    45c2:	89fa      	ldrh	r2, [r7, #14]
    45c4:	887b      	ldrh	r3, [r7, #2]
    45c6:	4313      	orrs	r3, r2
    45c8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    45ca:	687b      	ldr	r3, [r7, #4]
    45cc:	89fa      	ldrh	r2, [r7, #14]
    45ce:	839a      	strh	r2, [r3, #28]
}
    45d0:	bf00      	nop
    45d2:	3714      	adds	r7, #20
    45d4:	46bd      	mov	sp, r7
    45d6:	bc80      	pop	{r7}
    45d8:	4770      	bx	lr

000045da <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    45da:	b480      	push	{r7}
    45dc:	b085      	sub	sp, #20
    45de:	af00      	add	r7, sp, #0
    45e0:	6078      	str	r0, [r7, #4]
    45e2:	460b      	mov	r3, r1
    45e4:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    45e6:	2300      	movs	r3, #0
    45e8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    45ea:	687b      	ldr	r3, [r7, #4]
    45ec:	8b9b      	ldrh	r3, [r3, #28]
    45ee:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
    45f0:	89fb      	ldrh	r3, [r7, #14]
    45f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    45f6:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
    45f8:	887b      	ldrh	r3, [r7, #2]
    45fa:	021b      	lsls	r3, r3, #8
    45fc:	b29a      	uxth	r2, r3
    45fe:	89fb      	ldrh	r3, [r7, #14]
    4600:	4313      	orrs	r3, r2
    4602:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    4604:	687b      	ldr	r3, [r7, #4]
    4606:	89fa      	ldrh	r2, [r7, #14]
    4608:	839a      	strh	r2, [r3, #28]
}
    460a:	bf00      	nop
    460c:	3714      	adds	r7, #20
    460e:	46bd      	mov	sp, r7
    4610:	bc80      	pop	{r7}
    4612:	4770      	bx	lr

00004614 <TIM_OC1FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    4614:	b480      	push	{r7}
    4616:	b085      	sub	sp, #20
    4618:	af00      	add	r7, sp, #0
    461a:	6078      	str	r0, [r7, #4]
    461c:	460b      	mov	r3, r1
    461e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4620:	2300      	movs	r3, #0
    4622:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    4624:	687b      	ldr	r3, [r7, #4]
    4626:	8b1b      	ldrh	r3, [r3, #24]
    4628:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
    462a:	89fb      	ldrh	r3, [r7, #14]
    462c:	f023 0304 	bic.w	r3, r3, #4
    4630:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
    4632:	89fa      	ldrh	r2, [r7, #14]
    4634:	887b      	ldrh	r3, [r7, #2]
    4636:	4313      	orrs	r3, r2
    4638:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    463a:	687b      	ldr	r3, [r7, #4]
    463c:	89fa      	ldrh	r2, [r7, #14]
    463e:	831a      	strh	r2, [r3, #24]
}
    4640:	bf00      	nop
    4642:	3714      	adds	r7, #20
    4644:	46bd      	mov	sp, r7
    4646:	bc80      	pop	{r7}
    4648:	4770      	bx	lr

0000464a <TIM_OC2FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    464a:	b480      	push	{r7}
    464c:	b085      	sub	sp, #20
    464e:	af00      	add	r7, sp, #0
    4650:	6078      	str	r0, [r7, #4]
    4652:	460b      	mov	r3, r1
    4654:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4656:	2300      	movs	r3, #0
    4658:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    465a:	687b      	ldr	r3, [r7, #4]
    465c:	8b1b      	ldrh	r3, [r3, #24]
    465e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
    4660:	89fb      	ldrh	r3, [r7, #14]
    4662:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    4666:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
    4668:	887b      	ldrh	r3, [r7, #2]
    466a:	021b      	lsls	r3, r3, #8
    466c:	b29a      	uxth	r2, r3
    466e:	89fb      	ldrh	r3, [r7, #14]
    4670:	4313      	orrs	r3, r2
    4672:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    4674:	687b      	ldr	r3, [r7, #4]
    4676:	89fa      	ldrh	r2, [r7, #14]
    4678:	831a      	strh	r2, [r3, #24]
}
    467a:	bf00      	nop
    467c:	3714      	adds	r7, #20
    467e:	46bd      	mov	sp, r7
    4680:	bc80      	pop	{r7}
    4682:	4770      	bx	lr

00004684 <TIM_OC3FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    4684:	b480      	push	{r7}
    4686:	b085      	sub	sp, #20
    4688:	af00      	add	r7, sp, #0
    468a:	6078      	str	r0, [r7, #4]
    468c:	460b      	mov	r3, r1
    468e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4690:	2300      	movs	r3, #0
    4692:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    4694:	687b      	ldr	r3, [r7, #4]
    4696:	8b9b      	ldrh	r3, [r3, #28]
    4698:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
    469a:	89fb      	ldrh	r3, [r7, #14]
    469c:	f023 0304 	bic.w	r3, r3, #4
    46a0:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
    46a2:	89fa      	ldrh	r2, [r7, #14]
    46a4:	887b      	ldrh	r3, [r7, #2]
    46a6:	4313      	orrs	r3, r2
    46a8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    46aa:	687b      	ldr	r3, [r7, #4]
    46ac:	89fa      	ldrh	r2, [r7, #14]
    46ae:	839a      	strh	r2, [r3, #28]
}
    46b0:	bf00      	nop
    46b2:	3714      	adds	r7, #20
    46b4:	46bd      	mov	sp, r7
    46b6:	bc80      	pop	{r7}
    46b8:	4770      	bx	lr

000046ba <TIM_OC4FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    46ba:	b480      	push	{r7}
    46bc:	b085      	sub	sp, #20
    46be:	af00      	add	r7, sp, #0
    46c0:	6078      	str	r0, [r7, #4]
    46c2:	460b      	mov	r3, r1
    46c4:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    46c6:	2300      	movs	r3, #0
    46c8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    46ca:	687b      	ldr	r3, [r7, #4]
    46cc:	8b9b      	ldrh	r3, [r3, #28]
    46ce:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
    46d0:	89fb      	ldrh	r3, [r7, #14]
    46d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    46d6:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
    46d8:	887b      	ldrh	r3, [r7, #2]
    46da:	021b      	lsls	r3, r3, #8
    46dc:	b29a      	uxth	r2, r3
    46de:	89fb      	ldrh	r3, [r7, #14]
    46e0:	4313      	orrs	r3, r2
    46e2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    46e4:	687b      	ldr	r3, [r7, #4]
    46e6:	89fa      	ldrh	r2, [r7, #14]
    46e8:	839a      	strh	r2, [r3, #28]
}
    46ea:	bf00      	nop
    46ec:	3714      	adds	r7, #20
    46ee:	46bd      	mov	sp, r7
    46f0:	bc80      	pop	{r7}
    46f2:	4770      	bx	lr

000046f4 <TIM_ClearOC1Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    46f4:	b480      	push	{r7}
    46f6:	b085      	sub	sp, #20
    46f8:	af00      	add	r7, sp, #0
    46fa:	6078      	str	r0, [r7, #4]
    46fc:	460b      	mov	r3, r1
    46fe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4700:	2300      	movs	r3, #0
    4702:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
    4704:	687b      	ldr	r3, [r7, #4]
    4706:	8b1b      	ldrh	r3, [r3, #24]
    4708:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
    470a:	89fb      	ldrh	r3, [r7, #14]
    470c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4710:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
    4712:	89fa      	ldrh	r2, [r7, #14]
    4714:	887b      	ldrh	r3, [r7, #2]
    4716:	4313      	orrs	r3, r2
    4718:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    471a:	687b      	ldr	r3, [r7, #4]
    471c:	89fa      	ldrh	r2, [r7, #14]
    471e:	831a      	strh	r2, [r3, #24]
}
    4720:	bf00      	nop
    4722:	3714      	adds	r7, #20
    4724:	46bd      	mov	sp, r7
    4726:	bc80      	pop	{r7}
    4728:	4770      	bx	lr

0000472a <TIM_ClearOC2Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    472a:	b480      	push	{r7}
    472c:	b085      	sub	sp, #20
    472e:	af00      	add	r7, sp, #0
    4730:	6078      	str	r0, [r7, #4]
    4732:	460b      	mov	r3, r1
    4734:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4736:	2300      	movs	r3, #0
    4738:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
    473a:	687b      	ldr	r3, [r7, #4]
    473c:	8b1b      	ldrh	r3, [r3, #24]
    473e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
    4740:	89fb      	ldrh	r3, [r7, #14]
    4742:	f3c3 030e 	ubfx	r3, r3, #0, #15
    4746:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
    4748:	887b      	ldrh	r3, [r7, #2]
    474a:	021b      	lsls	r3, r3, #8
    474c:	b29a      	uxth	r2, r3
    474e:	89fb      	ldrh	r3, [r7, #14]
    4750:	4313      	orrs	r3, r2
    4752:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    4754:	687b      	ldr	r3, [r7, #4]
    4756:	89fa      	ldrh	r2, [r7, #14]
    4758:	831a      	strh	r2, [r3, #24]
}
    475a:	bf00      	nop
    475c:	3714      	adds	r7, #20
    475e:	46bd      	mov	sp, r7
    4760:	bc80      	pop	{r7}
    4762:	4770      	bx	lr

00004764 <TIM_ClearOC3Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    4764:	b480      	push	{r7}
    4766:	b085      	sub	sp, #20
    4768:	af00      	add	r7, sp, #0
    476a:	6078      	str	r0, [r7, #4]
    476c:	460b      	mov	r3, r1
    476e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4770:	2300      	movs	r3, #0
    4772:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    4774:	687b      	ldr	r3, [r7, #4]
    4776:	8b9b      	ldrh	r3, [r3, #28]
    4778:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
    477a:	89fb      	ldrh	r3, [r7, #14]
    477c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4780:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
    4782:	89fa      	ldrh	r2, [r7, #14]
    4784:	887b      	ldrh	r3, [r7, #2]
    4786:	4313      	orrs	r3, r2
    4788:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    478a:	687b      	ldr	r3, [r7, #4]
    478c:	89fa      	ldrh	r2, [r7, #14]
    478e:	839a      	strh	r2, [r3, #28]
}
    4790:	bf00      	nop
    4792:	3714      	adds	r7, #20
    4794:	46bd      	mov	sp, r7
    4796:	bc80      	pop	{r7}
    4798:	4770      	bx	lr

0000479a <TIM_ClearOC4Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    479a:	b480      	push	{r7}
    479c:	b085      	sub	sp, #20
    479e:	af00      	add	r7, sp, #0
    47a0:	6078      	str	r0, [r7, #4]
    47a2:	460b      	mov	r3, r1
    47a4:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    47a6:	2300      	movs	r3, #0
    47a8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    47aa:	687b      	ldr	r3, [r7, #4]
    47ac:	8b9b      	ldrh	r3, [r3, #28]
    47ae:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
    47b0:	89fb      	ldrh	r3, [r7, #14]
    47b2:	f3c3 030e 	ubfx	r3, r3, #0, #15
    47b6:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
    47b8:	887b      	ldrh	r3, [r7, #2]
    47ba:	021b      	lsls	r3, r3, #8
    47bc:	b29a      	uxth	r2, r3
    47be:	89fb      	ldrh	r3, [r7, #14]
    47c0:	4313      	orrs	r3, r2
    47c2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    47c4:	687b      	ldr	r3, [r7, #4]
    47c6:	89fa      	ldrh	r2, [r7, #14]
    47c8:	839a      	strh	r2, [r3, #28]
}
    47ca:	bf00      	nop
    47cc:	3714      	adds	r7, #20
    47ce:	46bd      	mov	sp, r7
    47d0:	bc80      	pop	{r7}
    47d2:	4770      	bx	lr

000047d4 <TIM_OC1PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    47d4:	b480      	push	{r7}
    47d6:	b085      	sub	sp, #20
    47d8:	af00      	add	r7, sp, #0
    47da:	6078      	str	r0, [r7, #4]
    47dc:	460b      	mov	r3, r1
    47de:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    47e0:	2300      	movs	r3, #0
    47e2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    47e4:	687b      	ldr	r3, [r7, #4]
    47e6:	8c1b      	ldrh	r3, [r3, #32]
    47e8:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
    47ea:	89fb      	ldrh	r3, [r7, #14]
    47ec:	f023 0302 	bic.w	r3, r3, #2
    47f0:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
    47f2:	89fa      	ldrh	r2, [r7, #14]
    47f4:	887b      	ldrh	r3, [r7, #2]
    47f6:	4313      	orrs	r3, r2
    47f8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    47fa:	687b      	ldr	r3, [r7, #4]
    47fc:	89fa      	ldrh	r2, [r7, #14]
    47fe:	841a      	strh	r2, [r3, #32]
}
    4800:	bf00      	nop
    4802:	3714      	adds	r7, #20
    4804:	46bd      	mov	sp, r7
    4806:	bc80      	pop	{r7}
    4808:	4770      	bx	lr

0000480a <TIM_OC1NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    480a:	b480      	push	{r7}
    480c:	b085      	sub	sp, #20
    480e:	af00      	add	r7, sp, #0
    4810:	6078      	str	r0, [r7, #4]
    4812:	460b      	mov	r3, r1
    4814:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4816:	2300      	movs	r3, #0
    4818:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
    481a:	687b      	ldr	r3, [r7, #4]
    481c:	8c1b      	ldrh	r3, [r3, #32]
    481e:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
    4820:	89fb      	ldrh	r3, [r7, #14]
    4822:	f023 0308 	bic.w	r3, r3, #8
    4826:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
    4828:	89fa      	ldrh	r2, [r7, #14]
    482a:	887b      	ldrh	r3, [r7, #2]
    482c:	4313      	orrs	r3, r2
    482e:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4830:	687b      	ldr	r3, [r7, #4]
    4832:	89fa      	ldrh	r2, [r7, #14]
    4834:	841a      	strh	r2, [r3, #32]
}
    4836:	bf00      	nop
    4838:	3714      	adds	r7, #20
    483a:	46bd      	mov	sp, r7
    483c:	bc80      	pop	{r7}
    483e:	4770      	bx	lr

00004840 <TIM_OC2PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    4840:	b480      	push	{r7}
    4842:	b085      	sub	sp, #20
    4844:	af00      	add	r7, sp, #0
    4846:	6078      	str	r0, [r7, #4]
    4848:	460b      	mov	r3, r1
    484a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    484c:	2300      	movs	r3, #0
    484e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    4850:	687b      	ldr	r3, [r7, #4]
    4852:	8c1b      	ldrh	r3, [r3, #32]
    4854:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
    4856:	89fb      	ldrh	r3, [r7, #14]
    4858:	f023 0320 	bic.w	r3, r3, #32
    485c:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
    485e:	887b      	ldrh	r3, [r7, #2]
    4860:	011b      	lsls	r3, r3, #4
    4862:	b29a      	uxth	r2, r3
    4864:	89fb      	ldrh	r3, [r7, #14]
    4866:	4313      	orrs	r3, r2
    4868:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    486a:	687b      	ldr	r3, [r7, #4]
    486c:	89fa      	ldrh	r2, [r7, #14]
    486e:	841a      	strh	r2, [r3, #32]
}
    4870:	bf00      	nop
    4872:	3714      	adds	r7, #20
    4874:	46bd      	mov	sp, r7
    4876:	bc80      	pop	{r7}
    4878:	4770      	bx	lr

0000487a <TIM_OC2NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    487a:	b480      	push	{r7}
    487c:	b085      	sub	sp, #20
    487e:	af00      	add	r7, sp, #0
    4880:	6078      	str	r0, [r7, #4]
    4882:	460b      	mov	r3, r1
    4884:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4886:	2300      	movs	r3, #0
    4888:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
    488a:	687b      	ldr	r3, [r7, #4]
    488c:	8c1b      	ldrh	r3, [r3, #32]
    488e:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
    4890:	89fb      	ldrh	r3, [r7, #14]
    4892:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4896:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
    4898:	887b      	ldrh	r3, [r7, #2]
    489a:	011b      	lsls	r3, r3, #4
    489c:	b29a      	uxth	r2, r3
    489e:	89fb      	ldrh	r3, [r7, #14]
    48a0:	4313      	orrs	r3, r2
    48a2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    48a4:	687b      	ldr	r3, [r7, #4]
    48a6:	89fa      	ldrh	r2, [r7, #14]
    48a8:	841a      	strh	r2, [r3, #32]
}
    48aa:	bf00      	nop
    48ac:	3714      	adds	r7, #20
    48ae:	46bd      	mov	sp, r7
    48b0:	bc80      	pop	{r7}
    48b2:	4770      	bx	lr

000048b4 <TIM_OC3PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    48b4:	b480      	push	{r7}
    48b6:	b085      	sub	sp, #20
    48b8:	af00      	add	r7, sp, #0
    48ba:	6078      	str	r0, [r7, #4]
    48bc:	460b      	mov	r3, r1
    48be:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    48c0:	2300      	movs	r3, #0
    48c2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    48c4:	687b      	ldr	r3, [r7, #4]
    48c6:	8c1b      	ldrh	r3, [r3, #32]
    48c8:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
    48ca:	89fb      	ldrh	r3, [r7, #14]
    48cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    48d0:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
    48d2:	887b      	ldrh	r3, [r7, #2]
    48d4:	021b      	lsls	r3, r3, #8
    48d6:	b29a      	uxth	r2, r3
    48d8:	89fb      	ldrh	r3, [r7, #14]
    48da:	4313      	orrs	r3, r2
    48dc:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    48de:	687b      	ldr	r3, [r7, #4]
    48e0:	89fa      	ldrh	r2, [r7, #14]
    48e2:	841a      	strh	r2, [r3, #32]
}
    48e4:	bf00      	nop
    48e6:	3714      	adds	r7, #20
    48e8:	46bd      	mov	sp, r7
    48ea:	bc80      	pop	{r7}
    48ec:	4770      	bx	lr

000048ee <TIM_OC3NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    48ee:	b480      	push	{r7}
    48f0:	b085      	sub	sp, #20
    48f2:	af00      	add	r7, sp, #0
    48f4:	6078      	str	r0, [r7, #4]
    48f6:	460b      	mov	r3, r1
    48f8:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    48fa:	2300      	movs	r3, #0
    48fc:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
    48fe:	687b      	ldr	r3, [r7, #4]
    4900:	8c1b      	ldrh	r3, [r3, #32]
    4902:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
    4904:	89fb      	ldrh	r3, [r7, #14]
    4906:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    490a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
    490c:	887b      	ldrh	r3, [r7, #2]
    490e:	021b      	lsls	r3, r3, #8
    4910:	b29a      	uxth	r2, r3
    4912:	89fb      	ldrh	r3, [r7, #14]
    4914:	4313      	orrs	r3, r2
    4916:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4918:	687b      	ldr	r3, [r7, #4]
    491a:	89fa      	ldrh	r2, [r7, #14]
    491c:	841a      	strh	r2, [r3, #32]
}
    491e:	bf00      	nop
    4920:	3714      	adds	r7, #20
    4922:	46bd      	mov	sp, r7
    4924:	bc80      	pop	{r7}
    4926:	4770      	bx	lr

00004928 <TIM_OC4PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    4928:	b480      	push	{r7}
    492a:	b085      	sub	sp, #20
    492c:	af00      	add	r7, sp, #0
    492e:	6078      	str	r0, [r7, #4]
    4930:	460b      	mov	r3, r1
    4932:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4934:	2300      	movs	r3, #0
    4936:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    4938:	687b      	ldr	r3, [r7, #4]
    493a:	8c1b      	ldrh	r3, [r3, #32]
    493c:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
    493e:	89fb      	ldrh	r3, [r7, #14]
    4940:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    4944:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
    4946:	887b      	ldrh	r3, [r7, #2]
    4948:	031b      	lsls	r3, r3, #12
    494a:	b29a      	uxth	r2, r3
    494c:	89fb      	ldrh	r3, [r7, #14]
    494e:	4313      	orrs	r3, r2
    4950:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4952:	687b      	ldr	r3, [r7, #4]
    4954:	89fa      	ldrh	r2, [r7, #14]
    4956:	841a      	strh	r2, [r3, #32]
}
    4958:	bf00      	nop
    495a:	3714      	adds	r7, #20
    495c:	46bd      	mov	sp, r7
    495e:	bc80      	pop	{r7}
    4960:	4770      	bx	lr

00004962 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
    4962:	b480      	push	{r7}
    4964:	b085      	sub	sp, #20
    4966:	af00      	add	r7, sp, #0
    4968:	6078      	str	r0, [r7, #4]
    496a:	460b      	mov	r3, r1
    496c:	807b      	strh	r3, [r7, #2]
    496e:	4613      	mov	r3, r2
    4970:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    4972:	2300      	movs	r3, #0
    4974:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;
    4976:	887b      	ldrh	r3, [r7, #2]
    4978:	2201      	movs	r2, #1
    497a:	fa02 f303 	lsl.w	r3, r2, r3
    497e:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
    4980:	687b      	ldr	r3, [r7, #4]
    4982:	8c1b      	ldrh	r3, [r3, #32]
    4984:	b29a      	uxth	r2, r3
    4986:	89fb      	ldrh	r3, [r7, #14]
    4988:	43db      	mvns	r3, r3
    498a:	b29b      	uxth	r3, r3
    498c:	4013      	ands	r3, r2
    498e:	b29a      	uxth	r2, r3
    4990:	687b      	ldr	r3, [r7, #4]
    4992:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
    4994:	687b      	ldr	r3, [r7, #4]
    4996:	8c1b      	ldrh	r3, [r3, #32]
    4998:	b29a      	uxth	r2, r3
    499a:	8839      	ldrh	r1, [r7, #0]
    499c:	887b      	ldrh	r3, [r7, #2]
    499e:	fa01 f303 	lsl.w	r3, r1, r3
    49a2:	b29b      	uxth	r3, r3
    49a4:	4313      	orrs	r3, r2
    49a6:	b29a      	uxth	r2, r3
    49a8:	687b      	ldr	r3, [r7, #4]
    49aa:	841a      	strh	r2, [r3, #32]
}
    49ac:	bf00      	nop
    49ae:	3714      	adds	r7, #20
    49b0:	46bd      	mov	sp, r7
    49b2:	bc80      	pop	{r7}
    49b4:	4770      	bx	lr

000049b6 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
    49b6:	b480      	push	{r7}
    49b8:	b085      	sub	sp, #20
    49ba:	af00      	add	r7, sp, #0
    49bc:	6078      	str	r0, [r7, #4]
    49be:	460b      	mov	r3, r1
    49c0:	807b      	strh	r3, [r7, #2]
    49c2:	4613      	mov	r3, r2
    49c4:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    49c6:	2300      	movs	r3, #0
    49c8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;
    49ca:	887b      	ldrh	r3, [r7, #2]
    49cc:	2204      	movs	r2, #4
    49ce:	fa02 f303 	lsl.w	r3, r2, r3
    49d2:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
    49d4:	687b      	ldr	r3, [r7, #4]
    49d6:	8c1b      	ldrh	r3, [r3, #32]
    49d8:	b29a      	uxth	r2, r3
    49da:	89fb      	ldrh	r3, [r7, #14]
    49dc:	43db      	mvns	r3, r3
    49de:	b29b      	uxth	r3, r3
    49e0:	4013      	ands	r3, r2
    49e2:	b29a      	uxth	r2, r3
    49e4:	687b      	ldr	r3, [r7, #4]
    49e6:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
    49e8:	687b      	ldr	r3, [r7, #4]
    49ea:	8c1b      	ldrh	r3, [r3, #32]
    49ec:	b29a      	uxth	r2, r3
    49ee:	8839      	ldrh	r1, [r7, #0]
    49f0:	887b      	ldrh	r3, [r7, #2]
    49f2:	fa01 f303 	lsl.w	r3, r1, r3
    49f6:	b29b      	uxth	r3, r3
    49f8:	4313      	orrs	r3, r2
    49fa:	b29a      	uxth	r2, r3
    49fc:	687b      	ldr	r3, [r7, #4]
    49fe:	841a      	strh	r2, [r3, #32]
}
    4a00:	bf00      	nop
    4a02:	3714      	adds	r7, #20
    4a04:	46bd      	mov	sp, r7
    4a06:	bc80      	pop	{r7}
    4a08:	4770      	bx	lr

00004a0a <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
    4a0a:	b480      	push	{r7}
    4a0c:	b085      	sub	sp, #20
    4a0e:	af00      	add	r7, sp, #0
    4a10:	6078      	str	r0, [r7, #4]
    4a12:	460b      	mov	r3, r1
    4a14:	807b      	strh	r3, [r7, #2]
    4a16:	4613      	mov	r3, r2
    4a18:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
    4a1a:	2300      	movs	r3, #0
    4a1c:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
    4a1e:	2300      	movs	r3, #0
    4a20:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
    4a22:	687b      	ldr	r3, [r7, #4]
    4a24:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_Offset;
    4a26:	68fb      	ldr	r3, [r7, #12]
    4a28:	3318      	adds	r3, #24
    4a2a:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
    4a2c:	887b      	ldrh	r3, [r7, #2]
    4a2e:	2201      	movs	r2, #1
    4a30:	fa02 f303 	lsl.w	r3, r2, r3
    4a34:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
    4a36:	687b      	ldr	r3, [r7, #4]
    4a38:	8c1b      	ldrh	r3, [r3, #32]
    4a3a:	b29a      	uxth	r2, r3
    4a3c:	897b      	ldrh	r3, [r7, #10]
    4a3e:	43db      	mvns	r3, r3
    4a40:	b29b      	uxth	r3, r3
    4a42:	4013      	ands	r3, r2
    4a44:	b29a      	uxth	r2, r3
    4a46:	687b      	ldr	r3, [r7, #4]
    4a48:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
    4a4a:	887b      	ldrh	r3, [r7, #2]
    4a4c:	2b00      	cmp	r3, #0
    4a4e:	d002      	beq.n	4a56 <TIM_SelectOCxM+0x4c>
    4a50:	887b      	ldrh	r3, [r7, #2]
    4a52:	2b08      	cmp	r3, #8
    4a54:	d113      	bne.n	4a7e <TIM_SelectOCxM+0x74>
  {
    tmp += (TIM_Channel>>1);
    4a56:	887b      	ldrh	r3, [r7, #2]
    4a58:	085b      	lsrs	r3, r3, #1
    4a5a:	b29b      	uxth	r3, r3
    4a5c:	461a      	mov	r2, r3
    4a5e:	68fb      	ldr	r3, [r7, #12]
    4a60:	4413      	add	r3, r2
    4a62:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
    4a64:	68fb      	ldr	r3, [r7, #12]
    4a66:	681a      	ldr	r2, [r3, #0]
    4a68:	68fb      	ldr	r3, [r7, #12]
    4a6a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    4a6e:	601a      	str	r2, [r3, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
    4a70:	68fb      	ldr	r3, [r7, #12]
    4a72:	6819      	ldr	r1, [r3, #0]
    4a74:	883a      	ldrh	r2, [r7, #0]
    4a76:	68fb      	ldr	r3, [r7, #12]
    4a78:	430a      	orrs	r2, r1
    4a7a:	601a      	str	r2, [r3, #0]
    4a7c:	e017      	b.n	4aae <TIM_SelectOCxM+0xa4>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
    4a7e:	887b      	ldrh	r3, [r7, #2]
    4a80:	3b04      	subs	r3, #4
    4a82:	b29b      	uxth	r3, r3
    4a84:	085b      	lsrs	r3, r3, #1
    4a86:	b29b      	uxth	r3, r3
    4a88:	461a      	mov	r2, r3
    4a8a:	68fb      	ldr	r3, [r7, #12]
    4a8c:	4413      	add	r3, r2
    4a8e:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
    4a90:	68fb      	ldr	r3, [r7, #12]
    4a92:	681a      	ldr	r2, [r3, #0]
    4a94:	68fb      	ldr	r3, [r7, #12]
    4a96:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
    4a9a:	601a      	str	r2, [r3, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
    4a9c:	68fb      	ldr	r3, [r7, #12]
    4a9e:	681a      	ldr	r2, [r3, #0]
    4aa0:	883b      	ldrh	r3, [r7, #0]
    4aa2:	021b      	lsls	r3, r3, #8
    4aa4:	b29b      	uxth	r3, r3
    4aa6:	4619      	mov	r1, r3
    4aa8:	68fb      	ldr	r3, [r7, #12]
    4aaa:	430a      	orrs	r2, r1
    4aac:	601a      	str	r2, [r3, #0]
  }
}
    4aae:	bf00      	nop
    4ab0:	3714      	adds	r7, #20
    4ab2:	46bd      	mov	sp, r7
    4ab4:	bc80      	pop	{r7}
    4ab6:	4770      	bx	lr

00004ab8 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4ab8:	b480      	push	{r7}
    4aba:	b083      	sub	sp, #12
    4abc:	af00      	add	r7, sp, #0
    4abe:	6078      	str	r0, [r7, #4]
    4ac0:	460b      	mov	r3, r1
    4ac2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4ac4:	78fb      	ldrb	r3, [r7, #3]
    4ac6:	2b00      	cmp	r3, #0
    4ac8:	d008      	beq.n	4adc <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
    4aca:	687b      	ldr	r3, [r7, #4]
    4acc:	881b      	ldrh	r3, [r3, #0]
    4ace:	b29b      	uxth	r3, r3
    4ad0:	f043 0302 	orr.w	r3, r3, #2
    4ad4:	b29a      	uxth	r2, r3
    4ad6:	687b      	ldr	r3, [r7, #4]
    4ad8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
  }
}
    4ada:	e007      	b.n	4aec <TIM_UpdateDisableConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
    4adc:	687b      	ldr	r3, [r7, #4]
    4ade:	881b      	ldrh	r3, [r3, #0]
    4ae0:	b29b      	uxth	r3, r3
    4ae2:	f023 0302 	bic.w	r3, r3, #2
    4ae6:	b29a      	uxth	r2, r3
    4ae8:	687b      	ldr	r3, [r7, #4]
    4aea:	801a      	strh	r2, [r3, #0]
}
    4aec:	bf00      	nop
    4aee:	370c      	adds	r7, #12
    4af0:	46bd      	mov	sp, r7
    4af2:	bc80      	pop	{r7}
    4af4:	4770      	bx	lr

00004af6 <TIM_UpdateRequestConfig>:
                                       through the slave mode controller.
  *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
    4af6:	b480      	push	{r7}
    4af8:	b083      	sub	sp, #12
    4afa:	af00      	add	r7, sp, #0
    4afc:	6078      	str	r0, [r7, #4]
    4afe:	460b      	mov	r3, r1
    4b00:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
    4b02:	887b      	ldrh	r3, [r7, #2]
    4b04:	2b00      	cmp	r3, #0
    4b06:	d008      	beq.n	4b1a <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
    4b08:	687b      	ldr	r3, [r7, #4]
    4b0a:	881b      	ldrh	r3, [r3, #0]
    4b0c:	b29b      	uxth	r3, r3
    4b0e:	f043 0304 	orr.w	r3, r3, #4
    4b12:	b29a      	uxth	r2, r3
    4b14:	687b      	ldr	r3, [r7, #4]
    4b16:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
  }
}
    4b18:	e007      	b.n	4b2a <TIM_UpdateRequestConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
    4b1a:	687b      	ldr	r3, [r7, #4]
    4b1c:	881b      	ldrh	r3, [r3, #0]
    4b1e:	b29b      	uxth	r3, r3
    4b20:	f023 0304 	bic.w	r3, r3, #4
    4b24:	b29a      	uxth	r2, r3
    4b26:	687b      	ldr	r3, [r7, #4]
    4b28:	801a      	strh	r2, [r3, #0]
}
    4b2a:	bf00      	nop
    4b2c:	370c      	adds	r7, #12
    4b2e:	46bd      	mov	sp, r7
    4b30:	bc80      	pop	{r7}
    4b32:	4770      	bx	lr

00004b34 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4b34:	b480      	push	{r7}
    4b36:	b083      	sub	sp, #12
    4b38:	af00      	add	r7, sp, #0
    4b3a:	6078      	str	r0, [r7, #4]
    4b3c:	460b      	mov	r3, r1
    4b3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4b40:	78fb      	ldrb	r3, [r7, #3]
    4b42:	2b00      	cmp	r3, #0
    4b44:	d008      	beq.n	4b58 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
    4b46:	687b      	ldr	r3, [r7, #4]
    4b48:	889b      	ldrh	r3, [r3, #4]
    4b4a:	b29b      	uxth	r3, r3
    4b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4b50:	b29a      	uxth	r2, r3
    4b52:	687b      	ldr	r3, [r7, #4]
    4b54:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
  }
}
    4b56:	e007      	b.n	4b68 <TIM_SelectHallSensor+0x34>
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
    4b58:	687b      	ldr	r3, [r7, #4]
    4b5a:	889b      	ldrh	r3, [r3, #4]
    4b5c:	b29b      	uxth	r3, r3
    4b5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4b62:	b29a      	uxth	r2, r3
    4b64:	687b      	ldr	r3, [r7, #4]
    4b66:	809a      	strh	r2, [r3, #4]
}
    4b68:	bf00      	nop
    4b6a:	370c      	adds	r7, #12
    4b6c:	46bd      	mov	sp, r7
    4b6e:	bc80      	pop	{r7}
    4b70:	4770      	bx	lr

00004b72 <TIM_SelectOnePulseMode>:
  *     @arg TIM_OPMode_Single
  *     @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
    4b72:	b480      	push	{r7}
    4b74:	b083      	sub	sp, #12
    4b76:	af00      	add	r7, sp, #0
    4b78:	6078      	str	r0, [r7, #4]
    4b7a:	460b      	mov	r3, r1
    4b7c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
    4b7e:	687b      	ldr	r3, [r7, #4]
    4b80:	881b      	ldrh	r3, [r3, #0]
    4b82:	b29b      	uxth	r3, r3
    4b84:	f023 0308 	bic.w	r3, r3, #8
    4b88:	b29a      	uxth	r2, r3
    4b8a:	687b      	ldr	r3, [r7, #4]
    4b8c:	801a      	strh	r2, [r3, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
    4b8e:	687b      	ldr	r3, [r7, #4]
    4b90:	881b      	ldrh	r3, [r3, #0]
    4b92:	b29a      	uxth	r2, r3
    4b94:	887b      	ldrh	r3, [r7, #2]
    4b96:	4313      	orrs	r3, r2
    4b98:	b29a      	uxth	r2, r3
    4b9a:	687b      	ldr	r3, [r7, #4]
    4b9c:	801a      	strh	r2, [r3, #0]
}
    4b9e:	bf00      	nop
    4ba0:	370c      	adds	r7, #12
    4ba2:	46bd      	mov	sp, r7
    4ba4:	bc80      	pop	{r7}
    4ba6:	4770      	bx	lr

00004ba8 <TIM_SelectOutputTrigger>:
  *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
    4ba8:	b480      	push	{r7}
    4baa:	b083      	sub	sp, #12
    4bac:	af00      	add	r7, sp, #0
    4bae:	6078      	str	r0, [r7, #4]
    4bb0:	460b      	mov	r3, r1
    4bb2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
    4bb4:	687b      	ldr	r3, [r7, #4]
    4bb6:	889b      	ldrh	r3, [r3, #4]
    4bb8:	b29b      	uxth	r3, r3
    4bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4bbe:	b29a      	uxth	r2, r3
    4bc0:	687b      	ldr	r3, [r7, #4]
    4bc2:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
    4bc4:	687b      	ldr	r3, [r7, #4]
    4bc6:	889b      	ldrh	r3, [r3, #4]
    4bc8:	b29a      	uxth	r2, r3
    4bca:	887b      	ldrh	r3, [r7, #2]
    4bcc:	4313      	orrs	r3, r2
    4bce:	b29a      	uxth	r2, r3
    4bd0:	687b      	ldr	r3, [r7, #4]
    4bd2:	809a      	strh	r2, [r3, #4]
}
    4bd4:	bf00      	nop
    4bd6:	370c      	adds	r7, #12
    4bd8:	46bd      	mov	sp, r7
    4bda:	bc80      	pop	{r7}
    4bdc:	4770      	bx	lr

00004bde <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
    4bde:	b480      	push	{r7}
    4be0:	b083      	sub	sp, #12
    4be2:	af00      	add	r7, sp, #0
    4be4:	6078      	str	r0, [r7, #4]
    4be6:	460b      	mov	r3, r1
    4be8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
    4bea:	687b      	ldr	r3, [r7, #4]
    4bec:	891b      	ldrh	r3, [r3, #8]
    4bee:	b29b      	uxth	r3, r3
    4bf0:	f023 0307 	bic.w	r3, r3, #7
    4bf4:	b29a      	uxth	r2, r3
    4bf6:	687b      	ldr	r3, [r7, #4]
    4bf8:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
    4bfa:	687b      	ldr	r3, [r7, #4]
    4bfc:	891b      	ldrh	r3, [r3, #8]
    4bfe:	b29a      	uxth	r2, r3
    4c00:	887b      	ldrh	r3, [r7, #2]
    4c02:	4313      	orrs	r3, r2
    4c04:	b29a      	uxth	r2, r3
    4c06:	687b      	ldr	r3, [r7, #4]
    4c08:	811a      	strh	r2, [r3, #8]
}
    4c0a:	bf00      	nop
    4c0c:	370c      	adds	r7, #12
    4c0e:	46bd      	mov	sp, r7
    4c10:	bc80      	pop	{r7}
    4c12:	4770      	bx	lr

00004c14 <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
    4c14:	b480      	push	{r7}
    4c16:	b083      	sub	sp, #12
    4c18:	af00      	add	r7, sp, #0
    4c1a:	6078      	str	r0, [r7, #4]
    4c1c:	460b      	mov	r3, r1
    4c1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
    4c20:	687b      	ldr	r3, [r7, #4]
    4c22:	891b      	ldrh	r3, [r3, #8]
    4c24:	b29b      	uxth	r3, r3
    4c26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4c2a:	b29a      	uxth	r2, r3
    4c2c:	687b      	ldr	r3, [r7, #4]
    4c2e:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
    4c30:	687b      	ldr	r3, [r7, #4]
    4c32:	891b      	ldrh	r3, [r3, #8]
    4c34:	b29a      	uxth	r2, r3
    4c36:	887b      	ldrh	r3, [r7, #2]
    4c38:	4313      	orrs	r3, r2
    4c3a:	b29a      	uxth	r2, r3
    4c3c:	687b      	ldr	r3, [r7, #4]
    4c3e:	811a      	strh	r2, [r3, #8]
}
    4c40:	bf00      	nop
    4c42:	370c      	adds	r7, #12
    4c44:	46bd      	mov	sp, r7
    4c46:	bc80      	pop	{r7}
    4c48:	4770      	bx	lr

00004c4a <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
    4c4a:	b480      	push	{r7}
    4c4c:	b083      	sub	sp, #12
    4c4e:	af00      	add	r7, sp, #0
    4c50:	6078      	str	r0, [r7, #4]
    4c52:	460b      	mov	r3, r1
    4c54:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
    4c56:	687b      	ldr	r3, [r7, #4]
    4c58:	887a      	ldrh	r2, [r7, #2]
    4c5a:	849a      	strh	r2, [r3, #36]	; 0x24
}
    4c5c:	bf00      	nop
    4c5e:	370c      	adds	r7, #12
    4c60:	46bd      	mov	sp, r7
    4c62:	bc80      	pop	{r7}
    4c64:	4770      	bx	lr

00004c66 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
    4c66:	b480      	push	{r7}
    4c68:	b083      	sub	sp, #12
    4c6a:	af00      	add	r7, sp, #0
    4c6c:	6078      	str	r0, [r7, #4]
    4c6e:	460b      	mov	r3, r1
    4c70:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
    4c72:	687b      	ldr	r3, [r7, #4]
    4c74:	887a      	ldrh	r2, [r7, #2]
    4c76:	859a      	strh	r2, [r3, #44]	; 0x2c
}
    4c78:	bf00      	nop
    4c7a:	370c      	adds	r7, #12
    4c7c:	46bd      	mov	sp, r7
    4c7e:	bc80      	pop	{r7}
    4c80:	4770      	bx	lr

00004c82 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
    4c82:	b480      	push	{r7}
    4c84:	b083      	sub	sp, #12
    4c86:	af00      	add	r7, sp, #0
    4c88:	6078      	str	r0, [r7, #4]
    4c8a:	460b      	mov	r3, r1
    4c8c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
    4c8e:	687b      	ldr	r3, [r7, #4]
    4c90:	887a      	ldrh	r2, [r7, #2]
    4c92:	869a      	strh	r2, [r3, #52]	; 0x34
}
    4c94:	bf00      	nop
    4c96:	370c      	adds	r7, #12
    4c98:	46bd      	mov	sp, r7
    4c9a:	bc80      	pop	{r7}
    4c9c:	4770      	bx	lr

00004c9e <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
    4c9e:	b480      	push	{r7}
    4ca0:	b083      	sub	sp, #12
    4ca2:	af00      	add	r7, sp, #0
    4ca4:	6078      	str	r0, [r7, #4]
    4ca6:	460b      	mov	r3, r1
    4ca8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
    4caa:	687b      	ldr	r3, [r7, #4]
    4cac:	887a      	ldrh	r2, [r7, #2]
    4cae:	871a      	strh	r2, [r3, #56]	; 0x38
}
    4cb0:	bf00      	nop
    4cb2:	370c      	adds	r7, #12
    4cb4:	46bd      	mov	sp, r7
    4cb6:	bc80      	pop	{r7}
    4cb8:	4770      	bx	lr

00004cba <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
    4cba:	b480      	push	{r7}
    4cbc:	b083      	sub	sp, #12
    4cbe:	af00      	add	r7, sp, #0
    4cc0:	6078      	str	r0, [r7, #4]
    4cc2:	460b      	mov	r3, r1
    4cc4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
    4cc6:	687b      	ldr	r3, [r7, #4]
    4cc8:	887a      	ldrh	r2, [r7, #2]
    4cca:	879a      	strh	r2, [r3, #60]	; 0x3c
}
    4ccc:	bf00      	nop
    4cce:	370c      	adds	r7, #12
    4cd0:	46bd      	mov	sp, r7
    4cd2:	bc80      	pop	{r7}
    4cd4:	4770      	bx	lr

00004cd6 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
    4cd6:	b480      	push	{r7}
    4cd8:	b083      	sub	sp, #12
    4cda:	af00      	add	r7, sp, #0
    4cdc:	6078      	str	r0, [r7, #4]
    4cde:	460b      	mov	r3, r1
    4ce0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
    4ce2:	687b      	ldr	r3, [r7, #4]
    4ce4:	887a      	ldrh	r2, [r7, #2]
    4ce6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
    4cea:	bf00      	nop
    4cec:	370c      	adds	r7, #12
    4cee:	46bd      	mov	sp, r7
    4cf0:	bc80      	pop	{r7}
    4cf2:	4770      	bx	lr

00004cf4 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4cf4:	b480      	push	{r7}
    4cf6:	b083      	sub	sp, #12
    4cf8:	af00      	add	r7, sp, #0
    4cfa:	6078      	str	r0, [r7, #4]
    4cfc:	460b      	mov	r3, r1
    4cfe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
    4d00:	687b      	ldr	r3, [r7, #4]
    4d02:	8b1b      	ldrh	r3, [r3, #24]
    4d04:	b29b      	uxth	r3, r3
    4d06:	f023 030c 	bic.w	r3, r3, #12
    4d0a:	b29a      	uxth	r2, r3
    4d0c:	687b      	ldr	r3, [r7, #4]
    4d0e:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
    4d10:	687b      	ldr	r3, [r7, #4]
    4d12:	8b1b      	ldrh	r3, [r3, #24]
    4d14:	b29a      	uxth	r2, r3
    4d16:	887b      	ldrh	r3, [r7, #2]
    4d18:	4313      	orrs	r3, r2
    4d1a:	b29a      	uxth	r2, r3
    4d1c:	687b      	ldr	r3, [r7, #4]
    4d1e:	831a      	strh	r2, [r3, #24]
}
    4d20:	bf00      	nop
    4d22:	370c      	adds	r7, #12
    4d24:	46bd      	mov	sp, r7
    4d26:	bc80      	pop	{r7}
    4d28:	4770      	bx	lr

00004d2a <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4d2a:	b480      	push	{r7}
    4d2c:	b083      	sub	sp, #12
    4d2e:	af00      	add	r7, sp, #0
    4d30:	6078      	str	r0, [r7, #4]
    4d32:	460b      	mov	r3, r1
    4d34:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
    4d36:	687b      	ldr	r3, [r7, #4]
    4d38:	8b1b      	ldrh	r3, [r3, #24]
    4d3a:	b29b      	uxth	r3, r3
    4d3c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
    4d40:	b29a      	uxth	r2, r3
    4d42:	687b      	ldr	r3, [r7, #4]
    4d44:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
    4d46:	687b      	ldr	r3, [r7, #4]
    4d48:	8b1b      	ldrh	r3, [r3, #24]
    4d4a:	b29a      	uxth	r2, r3
    4d4c:	887b      	ldrh	r3, [r7, #2]
    4d4e:	021b      	lsls	r3, r3, #8
    4d50:	b29b      	uxth	r3, r3
    4d52:	4313      	orrs	r3, r2
    4d54:	b29a      	uxth	r2, r3
    4d56:	687b      	ldr	r3, [r7, #4]
    4d58:	831a      	strh	r2, [r3, #24]
}
    4d5a:	bf00      	nop
    4d5c:	370c      	adds	r7, #12
    4d5e:	46bd      	mov	sp, r7
    4d60:	bc80      	pop	{r7}
    4d62:	4770      	bx	lr

00004d64 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4d64:	b480      	push	{r7}
    4d66:	b083      	sub	sp, #12
    4d68:	af00      	add	r7, sp, #0
    4d6a:	6078      	str	r0, [r7, #4]
    4d6c:	460b      	mov	r3, r1
    4d6e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
    4d70:	687b      	ldr	r3, [r7, #4]
    4d72:	8b9b      	ldrh	r3, [r3, #28]
    4d74:	b29b      	uxth	r3, r3
    4d76:	f023 030c 	bic.w	r3, r3, #12
    4d7a:	b29a      	uxth	r2, r3
    4d7c:	687b      	ldr	r3, [r7, #4]
    4d7e:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
    4d80:	687b      	ldr	r3, [r7, #4]
    4d82:	8b9b      	ldrh	r3, [r3, #28]
    4d84:	b29a      	uxth	r2, r3
    4d86:	887b      	ldrh	r3, [r7, #2]
    4d88:	4313      	orrs	r3, r2
    4d8a:	b29a      	uxth	r2, r3
    4d8c:	687b      	ldr	r3, [r7, #4]
    4d8e:	839a      	strh	r2, [r3, #28]
}
    4d90:	bf00      	nop
    4d92:	370c      	adds	r7, #12
    4d94:	46bd      	mov	sp, r7
    4d96:	bc80      	pop	{r7}
    4d98:	4770      	bx	lr

00004d9a <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
    4d9a:	b480      	push	{r7}
    4d9c:	b083      	sub	sp, #12
    4d9e:	af00      	add	r7, sp, #0
    4da0:	6078      	str	r0, [r7, #4]
    4da2:	460b      	mov	r3, r1
    4da4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
    4da6:	687b      	ldr	r3, [r7, #4]
    4da8:	8b9b      	ldrh	r3, [r3, #28]
    4daa:	b29b      	uxth	r3, r3
    4dac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
    4db0:	b29a      	uxth	r2, r3
    4db2:	687b      	ldr	r3, [r7, #4]
    4db4:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
    4db6:	687b      	ldr	r3, [r7, #4]
    4db8:	8b9b      	ldrh	r3, [r3, #28]
    4dba:	b29a      	uxth	r2, r3
    4dbc:	887b      	ldrh	r3, [r7, #2]
    4dbe:	021b      	lsls	r3, r3, #8
    4dc0:	b29b      	uxth	r3, r3
    4dc2:	4313      	orrs	r3, r2
    4dc4:	b29a      	uxth	r2, r3
    4dc6:	687b      	ldr	r3, [r7, #4]
    4dc8:	839a      	strh	r2, [r3, #28]
}
    4dca:	bf00      	nop
    4dcc:	370c      	adds	r7, #12
    4dce:	46bd      	mov	sp, r7
    4dd0:	bc80      	pop	{r7}
    4dd2:	4770      	bx	lr

00004dd4 <TIM_SetClockDivision>:
  *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
    4dd4:	b480      	push	{r7}
    4dd6:	b083      	sub	sp, #12
    4dd8:	af00      	add	r7, sp, #0
    4dda:	6078      	str	r0, [r7, #4]
    4ddc:	460b      	mov	r3, r1
    4dde:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
    4de0:	687b      	ldr	r3, [r7, #4]
    4de2:	881b      	ldrh	r3, [r3, #0]
    4de4:	b29b      	uxth	r3, r3
    4de6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    4dea:	b29a      	uxth	r2, r3
    4dec:	687b      	ldr	r3, [r7, #4]
    4dee:	801a      	strh	r2, [r3, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
    4df0:	687b      	ldr	r3, [r7, #4]
    4df2:	881b      	ldrh	r3, [r3, #0]
    4df4:	b29a      	uxth	r2, r3
    4df6:	887b      	ldrh	r3, [r7, #2]
    4df8:	4313      	orrs	r3, r2
    4dfa:	b29a      	uxth	r2, r3
    4dfc:	687b      	ldr	r3, [r7, #4]
    4dfe:	801a      	strh	r2, [r3, #0]
}
    4e00:	bf00      	nop
    4e02:	370c      	adds	r7, #12
    4e04:	46bd      	mov	sp, r7
    4e06:	bc80      	pop	{r7}
    4e08:	4770      	bx	lr

00004e0a <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
    4e0a:	b480      	push	{r7}
    4e0c:	b083      	sub	sp, #12
    4e0e:	af00      	add	r7, sp, #0
    4e10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
    4e12:	687b      	ldr	r3, [r7, #4]
    4e14:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    4e16:	b29b      	uxth	r3, r3
}
    4e18:	4618      	mov	r0, r3
    4e1a:	370c      	adds	r7, #12
    4e1c:	46bd      	mov	sp, r7
    4e1e:	bc80      	pop	{r7}
    4e20:	4770      	bx	lr

00004e22 <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
    4e22:	b480      	push	{r7}
    4e24:	b083      	sub	sp, #12
    4e26:	af00      	add	r7, sp, #0
    4e28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
    4e2a:	687b      	ldr	r3, [r7, #4]
    4e2c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    4e2e:	b29b      	uxth	r3, r3
}
    4e30:	4618      	mov	r0, r3
    4e32:	370c      	adds	r7, #12
    4e34:	46bd      	mov	sp, r7
    4e36:	bc80      	pop	{r7}
    4e38:	4770      	bx	lr

00004e3a <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
    4e3a:	b480      	push	{r7}
    4e3c:	b083      	sub	sp, #12
    4e3e:	af00      	add	r7, sp, #0
    4e40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
    4e42:	687b      	ldr	r3, [r7, #4]
    4e44:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
    4e46:	b29b      	uxth	r3, r3
}
    4e48:	4618      	mov	r0, r3
    4e4a:	370c      	adds	r7, #12
    4e4c:	46bd      	mov	sp, r7
    4e4e:	bc80      	pop	{r7}
    4e50:	4770      	bx	lr

00004e52 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
    4e52:	b480      	push	{r7}
    4e54:	b083      	sub	sp, #12
    4e56:	af00      	add	r7, sp, #0
    4e58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
    4e5a:	687b      	ldr	r3, [r7, #4]
    4e5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
    4e60:	b29b      	uxth	r3, r3
}
    4e62:	4618      	mov	r0, r3
    4e64:	370c      	adds	r7, #12
    4e66:	46bd      	mov	sp, r7
    4e68:	bc80      	pop	{r7}
    4e6a:	4770      	bx	lr

00004e6c <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
    4e6c:	b480      	push	{r7}
    4e6e:	b083      	sub	sp, #12
    4e70:	af00      	add	r7, sp, #0
    4e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
    4e74:	687b      	ldr	r3, [r7, #4]
    4e76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    4e78:	b29b      	uxth	r3, r3
}
    4e7a:	4618      	mov	r0, r3
    4e7c:	370c      	adds	r7, #12
    4e7e:	46bd      	mov	sp, r7
    4e80:	bc80      	pop	{r7}
    4e82:	4770      	bx	lr

00004e84 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
    4e84:	b480      	push	{r7}
    4e86:	b083      	sub	sp, #12
    4e88:	af00      	add	r7, sp, #0
    4e8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
    4e8c:	687b      	ldr	r3, [r7, #4]
    4e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4e90:	b29b      	uxth	r3, r3
}
    4e92:	4618      	mov	r0, r3
    4e94:	370c      	adds	r7, #12
    4e96:	46bd      	mov	sp, r7
    4e98:	bc80      	pop	{r7}
    4e9a:	4770      	bx	lr

00004e9c <TIM_GetFlagStatus>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
    4e9c:	b480      	push	{r7}
    4e9e:	b085      	sub	sp, #20
    4ea0:	af00      	add	r7, sp, #0
    4ea2:	6078      	str	r0, [r7, #4]
    4ea4:	460b      	mov	r3, r1
    4ea6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
    4ea8:	2300      	movs	r3, #0
    4eaa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
    4eac:	687b      	ldr	r3, [r7, #4]
    4eae:	8a1b      	ldrh	r3, [r3, #16]
    4eb0:	b29a      	uxth	r2, r3
    4eb2:	887b      	ldrh	r3, [r7, #2]
    4eb4:	4013      	ands	r3, r2
    4eb6:	b29b      	uxth	r3, r3
    4eb8:	2b00      	cmp	r3, #0
    4eba:	d002      	beq.n	4ec2 <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
    4ebc:	2301      	movs	r3, #1
    4ebe:	73fb      	strb	r3, [r7, #15]
    4ec0:	e001      	b.n	4ec6 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
    4ec2:	2300      	movs	r3, #0
    4ec4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    4ec6:	7bfb      	ldrb	r3, [r7, #15]
}
    4ec8:	4618      	mov	r0, r3
    4eca:	3714      	adds	r7, #20
    4ecc:	46bd      	mov	sp, r7
    4ece:	bc80      	pop	{r7}
    4ed0:	4770      	bx	lr

00004ed2 <TIM_ClearFlag>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
    4ed2:	b480      	push	{r7}
    4ed4:	b083      	sub	sp, #12
    4ed6:	af00      	add	r7, sp, #0
    4ed8:	6078      	str	r0, [r7, #4]
    4eda:	460b      	mov	r3, r1
    4edc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
    4ede:	887b      	ldrh	r3, [r7, #2]
    4ee0:	43db      	mvns	r3, r3
    4ee2:	b29a      	uxth	r2, r3
    4ee4:	687b      	ldr	r3, [r7, #4]
    4ee6:	821a      	strh	r2, [r3, #16]
}
    4ee8:	bf00      	nop
    4eea:	370c      	adds	r7, #12
    4eec:	46bd      	mov	sp, r7
    4eee:	bc80      	pop	{r7}
    4ef0:	4770      	bx	lr

00004ef2 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    4ef2:	b480      	push	{r7}
    4ef4:	b085      	sub	sp, #20
    4ef6:	af00      	add	r7, sp, #0
    4ef8:	6078      	str	r0, [r7, #4]
    4efa:	460b      	mov	r3, r1
    4efc:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
    4efe:	2300      	movs	r3, #0
    4f00:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
    4f02:	2300      	movs	r3, #0
    4f04:	81bb      	strh	r3, [r7, #12]
    4f06:	2300      	movs	r3, #0
    4f08:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
    4f0a:	687b      	ldr	r3, [r7, #4]
    4f0c:	8a1b      	ldrh	r3, [r3, #16]
    4f0e:	b29a      	uxth	r2, r3
    4f10:	887b      	ldrh	r3, [r7, #2]
    4f12:	4013      	ands	r3, r2
    4f14:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
    4f16:	687b      	ldr	r3, [r7, #4]
    4f18:	899b      	ldrh	r3, [r3, #12]
    4f1a:	b29a      	uxth	r2, r3
    4f1c:	887b      	ldrh	r3, [r7, #2]
    4f1e:	4013      	ands	r3, r2
    4f20:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
    4f22:	89bb      	ldrh	r3, [r7, #12]
    4f24:	2b00      	cmp	r3, #0
    4f26:	d005      	beq.n	4f34 <TIM_GetITStatus+0x42>
    4f28:	897b      	ldrh	r3, [r7, #10]
    4f2a:	2b00      	cmp	r3, #0
    4f2c:	d002      	beq.n	4f34 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
    4f2e:	2301      	movs	r3, #1
    4f30:	73fb      	strb	r3, [r7, #15]
    4f32:	e001      	b.n	4f38 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
    4f34:	2300      	movs	r3, #0
    4f36:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    4f38:	7bfb      	ldrb	r3, [r7, #15]
}
    4f3a:	4618      	mov	r0, r3
    4f3c:	3714      	adds	r7, #20
    4f3e:	46bd      	mov	sp, r7
    4f40:	bc80      	pop	{r7}
    4f42:	4770      	bx	lr

00004f44 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    4f44:	b480      	push	{r7}
    4f46:	b083      	sub	sp, #12
    4f48:	af00      	add	r7, sp, #0
    4f4a:	6078      	str	r0, [r7, #4]
    4f4c:	460b      	mov	r3, r1
    4f4e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
    4f50:	887b      	ldrh	r3, [r7, #2]
    4f52:	43db      	mvns	r3, r3
    4f54:	b29a      	uxth	r2, r3
    4f56:	687b      	ldr	r3, [r7, #4]
    4f58:	821a      	strh	r2, [r3, #16]
}
    4f5a:	bf00      	nop
    4f5c:	370c      	adds	r7, #12
    4f5e:	46bd      	mov	sp, r7
    4f60:	bc80      	pop	{r7}
    4f62:	4770      	bx	lr

00004f64 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    4f64:	b480      	push	{r7}
    4f66:	b087      	sub	sp, #28
    4f68:	af00      	add	r7, sp, #0
    4f6a:	60f8      	str	r0, [r7, #12]
    4f6c:	4608      	mov	r0, r1
    4f6e:	4611      	mov	r1, r2
    4f70:	461a      	mov	r2, r3
    4f72:	4603      	mov	r3, r0
    4f74:	817b      	strh	r3, [r7, #10]
    4f76:	460b      	mov	r3, r1
    4f78:	813b      	strh	r3, [r7, #8]
    4f7a:	4613      	mov	r3, r2
    4f7c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
    4f7e:	2300      	movs	r3, #0
    4f80:	82bb      	strh	r3, [r7, #20]
    4f82:	2300      	movs	r3, #0
    4f84:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
    4f86:	68fb      	ldr	r3, [r7, #12]
    4f88:	8c1b      	ldrh	r3, [r3, #32]
    4f8a:	b29b      	uxth	r3, r3
    4f8c:	f023 0301 	bic.w	r3, r3, #1
    4f90:	b29a      	uxth	r2, r3
    4f92:	68fb      	ldr	r3, [r7, #12]
    4f94:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    4f96:	68fb      	ldr	r3, [r7, #12]
    4f98:	8b1b      	ldrh	r3, [r3, #24]
    4f9a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    4f9c:	68fb      	ldr	r3, [r7, #12]
    4f9e:	8c1b      	ldrh	r3, [r3, #32]
    4fa0:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
    4fa2:	8abb      	ldrh	r3, [r7, #20]
    4fa4:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    4fa8:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    4faa:	88fb      	ldrh	r3, [r7, #6]
    4fac:	011b      	lsls	r3, r3, #4
    4fae:	b29a      	uxth	r2, r3
    4fb0:	893b      	ldrh	r3, [r7, #8]
    4fb2:	4313      	orrs	r3, r2
    4fb4:	b29a      	uxth	r2, r3
    4fb6:	8abb      	ldrh	r3, [r7, #20]
    4fb8:	4313      	orrs	r3, r2
    4fba:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    4fbc:	68fb      	ldr	r3, [r7, #12]
    4fbe:	4a1c      	ldr	r2, [pc, #112]	; (5030 <TI1_Config+0xcc>)
    4fc0:	4293      	cmp	r3, r2
    4fc2:	d013      	beq.n	4fec <TI1_Config+0x88>
    4fc4:	68fb      	ldr	r3, [r7, #12]
    4fc6:	4a1b      	ldr	r2, [pc, #108]	; (5034 <TI1_Config+0xd0>)
    4fc8:	4293      	cmp	r3, r2
    4fca:	d00f      	beq.n	4fec <TI1_Config+0x88>
    4fcc:	68fb      	ldr	r3, [r7, #12]
    4fce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    4fd2:	d00b      	beq.n	4fec <TI1_Config+0x88>
    4fd4:	68fb      	ldr	r3, [r7, #12]
    4fd6:	4a18      	ldr	r2, [pc, #96]	; (5038 <TI1_Config+0xd4>)
    4fd8:	4293      	cmp	r3, r2
    4fda:	d007      	beq.n	4fec <TI1_Config+0x88>
    4fdc:	68fb      	ldr	r3, [r7, #12]
    4fde:	4a17      	ldr	r2, [pc, #92]	; (503c <TI1_Config+0xd8>)
    4fe0:	4293      	cmp	r3, r2
    4fe2:	d003      	beq.n	4fec <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
    4fe4:	68fb      	ldr	r3, [r7, #12]
    4fe6:	4a16      	ldr	r2, [pc, #88]	; (5040 <TI1_Config+0xdc>)
    4fe8:	4293      	cmp	r3, r2
    4fea:	d10b      	bne.n	5004 <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
    4fec:	8afb      	ldrh	r3, [r7, #22]
    4fee:	f023 0302 	bic.w	r3, r3, #2
    4ff2:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
    4ff4:	897a      	ldrh	r2, [r7, #10]
    4ff6:	8afb      	ldrh	r3, [r7, #22]
    4ff8:	4313      	orrs	r3, r2
    4ffa:	b29b      	uxth	r3, r3
    4ffc:	f043 0301 	orr.w	r3, r3, #1
    5000:	82fb      	strh	r3, [r7, #22]
    5002:	e00a      	b.n	501a <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
    5004:	8afb      	ldrh	r3, [r7, #22]
    5006:	f023 030a 	bic.w	r3, r3, #10
    500a:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
    500c:	897a      	ldrh	r2, [r7, #10]
    500e:	8afb      	ldrh	r3, [r7, #22]
    5010:	4313      	orrs	r3, r2
    5012:	b29b      	uxth	r3, r3
    5014:	f043 0301 	orr.w	r3, r3, #1
    5018:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
    501a:	68fb      	ldr	r3, [r7, #12]
    501c:	8aba      	ldrh	r2, [r7, #20]
    501e:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    5020:	68fb      	ldr	r3, [r7, #12]
    5022:	8afa      	ldrh	r2, [r7, #22]
    5024:	841a      	strh	r2, [r3, #32]
}
    5026:	bf00      	nop
    5028:	371c      	adds	r7, #28
    502a:	46bd      	mov	sp, r7
    502c:	bc80      	pop	{r7}
    502e:	4770      	bx	lr
    5030:	40012c00 	.word	0x40012c00
    5034:	40013400 	.word	0x40013400
    5038:	40000400 	.word	0x40000400
    503c:	40000800 	.word	0x40000800
    5040:	40000c00 	.word	0x40000c00

00005044 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    5044:	b480      	push	{r7}
    5046:	b087      	sub	sp, #28
    5048:	af00      	add	r7, sp, #0
    504a:	60f8      	str	r0, [r7, #12]
    504c:	4608      	mov	r0, r1
    504e:	4611      	mov	r1, r2
    5050:	461a      	mov	r2, r3
    5052:	4603      	mov	r3, r0
    5054:	817b      	strh	r3, [r7, #10]
    5056:	460b      	mov	r3, r1
    5058:	813b      	strh	r3, [r7, #8]
    505a:	4613      	mov	r3, r2
    505c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
    505e:	2300      	movs	r3, #0
    5060:	82bb      	strh	r3, [r7, #20]
    5062:	2300      	movs	r3, #0
    5064:	82fb      	strh	r3, [r7, #22]
    5066:	2300      	movs	r3, #0
    5068:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
    506a:	68fb      	ldr	r3, [r7, #12]
    506c:	8c1b      	ldrh	r3, [r3, #32]
    506e:	b29b      	uxth	r3, r3
    5070:	f023 0310 	bic.w	r3, r3, #16
    5074:	b29a      	uxth	r2, r3
    5076:	68fb      	ldr	r3, [r7, #12]
    5078:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    507a:	68fb      	ldr	r3, [r7, #12]
    507c:	8b1b      	ldrh	r3, [r3, #24]
    507e:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    5080:	68fb      	ldr	r3, [r7, #12]
    5082:	8c1b      	ldrh	r3, [r3, #32]
    5084:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
    5086:	897b      	ldrh	r3, [r7, #10]
    5088:	011b      	lsls	r3, r3, #4
    508a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
    508c:	8abb      	ldrh	r3, [r7, #20]
    508e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    5092:	051b      	lsls	r3, r3, #20
    5094:	0d1b      	lsrs	r3, r3, #20
    5096:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
    5098:	88fb      	ldrh	r3, [r7, #6]
    509a:	031b      	lsls	r3, r3, #12
    509c:	b29a      	uxth	r2, r3
    509e:	8abb      	ldrh	r3, [r7, #20]
    50a0:	4313      	orrs	r3, r2
    50a2:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
    50a4:	893b      	ldrh	r3, [r7, #8]
    50a6:	021b      	lsls	r3, r3, #8
    50a8:	b29a      	uxth	r2, r3
    50aa:	8abb      	ldrh	r3, [r7, #20]
    50ac:	4313      	orrs	r3, r2
    50ae:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    50b0:	68fb      	ldr	r3, [r7, #12]
    50b2:	4a1c      	ldr	r2, [pc, #112]	; (5124 <TI2_Config+0xe0>)
    50b4:	4293      	cmp	r3, r2
    50b6:	d013      	beq.n	50e0 <TI2_Config+0x9c>
    50b8:	68fb      	ldr	r3, [r7, #12]
    50ba:	4a1b      	ldr	r2, [pc, #108]	; (5128 <TI2_Config+0xe4>)
    50bc:	4293      	cmp	r3, r2
    50be:	d00f      	beq.n	50e0 <TI2_Config+0x9c>
    50c0:	68fb      	ldr	r3, [r7, #12]
    50c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    50c6:	d00b      	beq.n	50e0 <TI2_Config+0x9c>
    50c8:	68fb      	ldr	r3, [r7, #12]
    50ca:	4a18      	ldr	r2, [pc, #96]	; (512c <TI2_Config+0xe8>)
    50cc:	4293      	cmp	r3, r2
    50ce:	d007      	beq.n	50e0 <TI2_Config+0x9c>
    50d0:	68fb      	ldr	r3, [r7, #12]
    50d2:	4a17      	ldr	r2, [pc, #92]	; (5130 <TI2_Config+0xec>)
    50d4:	4293      	cmp	r3, r2
    50d6:	d003      	beq.n	50e0 <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
    50d8:	68fb      	ldr	r3, [r7, #12]
    50da:	4a16      	ldr	r2, [pc, #88]	; (5134 <TI2_Config+0xf0>)
    50dc:	4293      	cmp	r3, r2
    50de:	d10b      	bne.n	50f8 <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
    50e0:	8afb      	ldrh	r3, [r7, #22]
    50e2:	f023 0320 	bic.w	r3, r3, #32
    50e6:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
    50e8:	8a7a      	ldrh	r2, [r7, #18]
    50ea:	8afb      	ldrh	r3, [r7, #22]
    50ec:	4313      	orrs	r3, r2
    50ee:	b29b      	uxth	r3, r3
    50f0:	f043 0310 	orr.w	r3, r3, #16
    50f4:	82fb      	strh	r3, [r7, #22]
    50f6:	e00a      	b.n	510e <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
    50f8:	8afb      	ldrh	r3, [r7, #22]
    50fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
    50fe:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
    5100:	897a      	ldrh	r2, [r7, #10]
    5102:	8afb      	ldrh	r3, [r7, #22]
    5104:	4313      	orrs	r3, r2
    5106:	b29b      	uxth	r3, r3
    5108:	f043 0310 	orr.w	r3, r3, #16
    510c:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
    510e:	68fb      	ldr	r3, [r7, #12]
    5110:	8aba      	ldrh	r2, [r7, #20]
    5112:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    5114:	68fb      	ldr	r3, [r7, #12]
    5116:	8afa      	ldrh	r2, [r7, #22]
    5118:	841a      	strh	r2, [r3, #32]
}
    511a:	bf00      	nop
    511c:	371c      	adds	r7, #28
    511e:	46bd      	mov	sp, r7
    5120:	bc80      	pop	{r7}
    5122:	4770      	bx	lr
    5124:	40012c00 	.word	0x40012c00
    5128:	40013400 	.word	0x40013400
    512c:	40000400 	.word	0x40000400
    5130:	40000800 	.word	0x40000800
    5134:	40000c00 	.word	0x40000c00

00005138 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    5138:	b480      	push	{r7}
    513a:	b087      	sub	sp, #28
    513c:	af00      	add	r7, sp, #0
    513e:	60f8      	str	r0, [r7, #12]
    5140:	4608      	mov	r0, r1
    5142:	4611      	mov	r1, r2
    5144:	461a      	mov	r2, r3
    5146:	4603      	mov	r3, r0
    5148:	817b      	strh	r3, [r7, #10]
    514a:	460b      	mov	r3, r1
    514c:	813b      	strh	r3, [r7, #8]
    514e:	4613      	mov	r3, r2
    5150:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    5152:	2300      	movs	r3, #0
    5154:	82bb      	strh	r3, [r7, #20]
    5156:	2300      	movs	r3, #0
    5158:	82fb      	strh	r3, [r7, #22]
    515a:	2300      	movs	r3, #0
    515c:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
    515e:	68fb      	ldr	r3, [r7, #12]
    5160:	8c1b      	ldrh	r3, [r3, #32]
    5162:	b29b      	uxth	r3, r3
    5164:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    5168:	b29a      	uxth	r2, r3
    516a:	68fb      	ldr	r3, [r7, #12]
    516c:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    516e:	68fb      	ldr	r3, [r7, #12]
    5170:	8b9b      	ldrh	r3, [r3, #28]
    5172:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    5174:	68fb      	ldr	r3, [r7, #12]
    5176:	8c1b      	ldrh	r3, [r3, #32]
    5178:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
    517a:	897b      	ldrh	r3, [r7, #10]
    517c:	021b      	lsls	r3, r3, #8
    517e:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
    5180:	8abb      	ldrh	r3, [r7, #20]
    5182:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    5186:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    5188:	88fb      	ldrh	r3, [r7, #6]
    518a:	011b      	lsls	r3, r3, #4
    518c:	b29a      	uxth	r2, r3
    518e:	893b      	ldrh	r3, [r7, #8]
    5190:	4313      	orrs	r3, r2
    5192:	b29a      	uxth	r2, r3
    5194:	8abb      	ldrh	r3, [r7, #20]
    5196:	4313      	orrs	r3, r2
    5198:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    519a:	68fb      	ldr	r3, [r7, #12]
    519c:	4a1c      	ldr	r2, [pc, #112]	; (5210 <TI3_Config+0xd8>)
    519e:	4293      	cmp	r3, r2
    51a0:	d013      	beq.n	51ca <TI3_Config+0x92>
    51a2:	68fb      	ldr	r3, [r7, #12]
    51a4:	4a1b      	ldr	r2, [pc, #108]	; (5214 <TI3_Config+0xdc>)
    51a6:	4293      	cmp	r3, r2
    51a8:	d00f      	beq.n	51ca <TI3_Config+0x92>
    51aa:	68fb      	ldr	r3, [r7, #12]
    51ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    51b0:	d00b      	beq.n	51ca <TI3_Config+0x92>
    51b2:	68fb      	ldr	r3, [r7, #12]
    51b4:	4a18      	ldr	r2, [pc, #96]	; (5218 <TI3_Config+0xe0>)
    51b6:	4293      	cmp	r3, r2
    51b8:	d007      	beq.n	51ca <TI3_Config+0x92>
    51ba:	68fb      	ldr	r3, [r7, #12]
    51bc:	4a17      	ldr	r2, [pc, #92]	; (521c <TI3_Config+0xe4>)
    51be:	4293      	cmp	r3, r2
    51c0:	d003      	beq.n	51ca <TI3_Config+0x92>
     (TIMx == TIM4) ||(TIMx == TIM5))
    51c2:	68fb      	ldr	r3, [r7, #12]
    51c4:	4a16      	ldr	r2, [pc, #88]	; (5220 <TI3_Config+0xe8>)
    51c6:	4293      	cmp	r3, r2
    51c8:	d10b      	bne.n	51e2 <TI3_Config+0xaa>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
    51ca:	8afb      	ldrh	r3, [r7, #22]
    51cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    51d0:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
    51d2:	8a7a      	ldrh	r2, [r7, #18]
    51d4:	8afb      	ldrh	r3, [r7, #22]
    51d6:	4313      	orrs	r3, r2
    51d8:	b29b      	uxth	r3, r3
    51da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    51de:	82fb      	strh	r3, [r7, #22]
    51e0:	e00a      	b.n	51f8 <TI3_Config+0xc0>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
    51e2:	8afb      	ldrh	r3, [r7, #22]
    51e4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
    51e8:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
    51ea:	897a      	ldrh	r2, [r7, #10]
    51ec:	8afb      	ldrh	r3, [r7, #22]
    51ee:	4313      	orrs	r3, r2
    51f0:	b29b      	uxth	r3, r3
    51f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    51f6:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    51f8:	68fb      	ldr	r3, [r7, #12]
    51fa:	8aba      	ldrh	r2, [r7, #20]
    51fc:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
    51fe:	68fb      	ldr	r3, [r7, #12]
    5200:	8afa      	ldrh	r2, [r7, #22]
    5202:	841a      	strh	r2, [r3, #32]
}
    5204:	bf00      	nop
    5206:	371c      	adds	r7, #28
    5208:	46bd      	mov	sp, r7
    520a:	bc80      	pop	{r7}
    520c:	4770      	bx	lr
    520e:	bf00      	nop
    5210:	40012c00 	.word	0x40012c00
    5214:	40013400 	.word	0x40013400
    5218:	40000400 	.word	0x40000400
    521c:	40000800 	.word	0x40000800
    5220:	40000c00 	.word	0x40000c00

00005224 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    5224:	b480      	push	{r7}
    5226:	b087      	sub	sp, #28
    5228:	af00      	add	r7, sp, #0
    522a:	60f8      	str	r0, [r7, #12]
    522c:	4608      	mov	r0, r1
    522e:	4611      	mov	r1, r2
    5230:	461a      	mov	r2, r3
    5232:	4603      	mov	r3, r0
    5234:	817b      	strh	r3, [r7, #10]
    5236:	460b      	mov	r3, r1
    5238:	813b      	strh	r3, [r7, #8]
    523a:	4613      	mov	r3, r2
    523c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    523e:	2300      	movs	r3, #0
    5240:	82bb      	strh	r3, [r7, #20]
    5242:	2300      	movs	r3, #0
    5244:	82fb      	strh	r3, [r7, #22]
    5246:	2300      	movs	r3, #0
    5248:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
    524a:	68fb      	ldr	r3, [r7, #12]
    524c:	8c1b      	ldrh	r3, [r3, #32]
    524e:	b29b      	uxth	r3, r3
    5250:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    5254:	b29a      	uxth	r2, r3
    5256:	68fb      	ldr	r3, [r7, #12]
    5258:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    525a:	68fb      	ldr	r3, [r7, #12]
    525c:	8b9b      	ldrh	r3, [r3, #28]
    525e:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    5260:	68fb      	ldr	r3, [r7, #12]
    5262:	8c1b      	ldrh	r3, [r3, #32]
    5264:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
    5266:	897b      	ldrh	r3, [r7, #10]
    5268:	031b      	lsls	r3, r3, #12
    526a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
    526c:	8abb      	ldrh	r3, [r7, #20]
    526e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    5272:	051b      	lsls	r3, r3, #20
    5274:	0d1b      	lsrs	r3, r3, #20
    5276:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
    5278:	893b      	ldrh	r3, [r7, #8]
    527a:	021b      	lsls	r3, r3, #8
    527c:	b29a      	uxth	r2, r3
    527e:	8abb      	ldrh	r3, [r7, #20]
    5280:	4313      	orrs	r3, r2
    5282:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
    5284:	88fb      	ldrh	r3, [r7, #6]
    5286:	031b      	lsls	r3, r3, #12
    5288:	b29a      	uxth	r2, r3
    528a:	8abb      	ldrh	r3, [r7, #20]
    528c:	4313      	orrs	r3, r2
    528e:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    5290:	68fb      	ldr	r3, [r7, #12]
    5292:	4a1d      	ldr	r2, [pc, #116]	; (5308 <TI4_Config+0xe4>)
    5294:	4293      	cmp	r3, r2
    5296:	d013      	beq.n	52c0 <TI4_Config+0x9c>
    5298:	68fb      	ldr	r3, [r7, #12]
    529a:	4a1c      	ldr	r2, [pc, #112]	; (530c <TI4_Config+0xe8>)
    529c:	4293      	cmp	r3, r2
    529e:	d00f      	beq.n	52c0 <TI4_Config+0x9c>
    52a0:	68fb      	ldr	r3, [r7, #12]
    52a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    52a6:	d00b      	beq.n	52c0 <TI4_Config+0x9c>
    52a8:	68fb      	ldr	r3, [r7, #12]
    52aa:	4a19      	ldr	r2, [pc, #100]	; (5310 <TI4_Config+0xec>)
    52ac:	4293      	cmp	r3, r2
    52ae:	d007      	beq.n	52c0 <TI4_Config+0x9c>
    52b0:	68fb      	ldr	r3, [r7, #12]
    52b2:	4a18      	ldr	r2, [pc, #96]	; (5314 <TI4_Config+0xf0>)
    52b4:	4293      	cmp	r3, r2
    52b6:	d003      	beq.n	52c0 <TI4_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
    52b8:	68fb      	ldr	r3, [r7, #12]
    52ba:	4a17      	ldr	r2, [pc, #92]	; (5318 <TI4_Config+0xf4>)
    52bc:	4293      	cmp	r3, r2
    52be:	d10b      	bne.n	52d8 <TI4_Config+0xb4>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
    52c0:	8afb      	ldrh	r3, [r7, #22]
    52c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    52c6:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
    52c8:	8a7a      	ldrh	r2, [r7, #18]
    52ca:	8afb      	ldrh	r3, [r7, #22]
    52cc:	4313      	orrs	r3, r2
    52ce:	b29b      	uxth	r3, r3
    52d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    52d4:	82fb      	strh	r3, [r7, #22]
    52d6:	e00c      	b.n	52f2 <TI4_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
    52d8:	8afb      	ldrh	r3, [r7, #22]
    52da:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    52de:	045b      	lsls	r3, r3, #17
    52e0:	0c5b      	lsrs	r3, r3, #17
    52e2:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
    52e4:	897a      	ldrh	r2, [r7, #10]
    52e6:	8afb      	ldrh	r3, [r7, #22]
    52e8:	4313      	orrs	r3, r2
    52ea:	b29b      	uxth	r3, r3
    52ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    52f0:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    52f2:	68fb      	ldr	r3, [r7, #12]
    52f4:	8aba      	ldrh	r2, [r7, #20]
    52f6:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
    52f8:	68fb      	ldr	r3, [r7, #12]
    52fa:	8afa      	ldrh	r2, [r7, #22]
    52fc:	841a      	strh	r2, [r3, #32]
}
    52fe:	bf00      	nop
    5300:	371c      	adds	r7, #28
    5302:	46bd      	mov	sp, r7
    5304:	bc80      	pop	{r7}
    5306:	4770      	bx	lr
    5308:	40012c00 	.word	0x40012c00
    530c:	40013400 	.word	0x40013400
    5310:	40000400 	.word	0x40000400
    5314:	40000800 	.word	0x40000800
    5318:	40000c00 	.word	0x40000c00

0000531c <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState)
{
    531c:	b480      	push	{r7}
    531e:	b083      	sub	sp, #12
    5320:	af00      	add	r7, sp, #0
    5322:	4603      	mov	r3, r0
    5324:	460a      	mov	r2, r1
    5326:	80fb      	strh	r3, [r7, #6]
    5328:	4613      	mov	r3, r2
    532a:	717b      	strb	r3, [r7, #5]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    532c:	797b      	ldrb	r3, [r7, #5]
    532e:	2b00      	cmp	r3, #0
    5330:	d008      	beq.n	5344 <RTC_ITConfig+0x28>
  {
    RTC->CRH |= RTC_IT;
    5332:	4b0c      	ldr	r3, [pc, #48]	; (5364 <RTC_ITConfig+0x48>)
    5334:	881b      	ldrh	r3, [r3, #0]
    5336:	b29a      	uxth	r2, r3
    5338:	490a      	ldr	r1, [pc, #40]	; (5364 <RTC_ITConfig+0x48>)
    533a:	88fb      	ldrh	r3, [r7, #6]
    533c:	4313      	orrs	r3, r2
    533e:	b29b      	uxth	r3, r3
    5340:	800b      	strh	r3, [r1, #0]
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
  }
}
    5342:	e009      	b.n	5358 <RTC_ITConfig+0x3c>
    RTC->CRH &= (uint16_t)~RTC_IT;
    5344:	4b07      	ldr	r3, [pc, #28]	; (5364 <RTC_ITConfig+0x48>)
    5346:	881b      	ldrh	r3, [r3, #0]
    5348:	b29a      	uxth	r2, r3
    534a:	88fb      	ldrh	r3, [r7, #6]
    534c:	43db      	mvns	r3, r3
    534e:	b29b      	uxth	r3, r3
    5350:	4904      	ldr	r1, [pc, #16]	; (5364 <RTC_ITConfig+0x48>)
    5352:	4013      	ands	r3, r2
    5354:	b29b      	uxth	r3, r3
    5356:	800b      	strh	r3, [r1, #0]
}
    5358:	bf00      	nop
    535a:	370c      	adds	r7, #12
    535c:	46bd      	mov	sp, r7
    535e:	bc80      	pop	{r7}
    5360:	4770      	bx	lr
    5362:	bf00      	nop
    5364:	40002800 	.word	0x40002800

00005368 <RTC_EnterConfigMode>:
  * @brief  Enters the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_EnterConfigMode(void)
{
    5368:	b480      	push	{r7}
    536a:	af00      	add	r7, sp, #0
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= RTC_CRL_CNF;
    536c:	4b05      	ldr	r3, [pc, #20]	; (5384 <RTC_EnterConfigMode+0x1c>)
    536e:	889b      	ldrh	r3, [r3, #4]
    5370:	b29b      	uxth	r3, r3
    5372:	4a04      	ldr	r2, [pc, #16]	; (5384 <RTC_EnterConfigMode+0x1c>)
    5374:	f043 0310 	orr.w	r3, r3, #16
    5378:	b29b      	uxth	r3, r3
    537a:	8093      	strh	r3, [r2, #4]
}
    537c:	bf00      	nop
    537e:	46bd      	mov	sp, r7
    5380:	bc80      	pop	{r7}
    5382:	4770      	bx	lr
    5384:	40002800 	.word	0x40002800

00005388 <RTC_ExitConfigMode>:
  * @brief  Exits from the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_ExitConfigMode(void)
{
    5388:	b480      	push	{r7}
    538a:	af00      	add	r7, sp, #0
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF); 
    538c:	4b05      	ldr	r3, [pc, #20]	; (53a4 <RTC_ExitConfigMode+0x1c>)
    538e:	889b      	ldrh	r3, [r3, #4]
    5390:	b29b      	uxth	r3, r3
    5392:	4a04      	ldr	r2, [pc, #16]	; (53a4 <RTC_ExitConfigMode+0x1c>)
    5394:	f023 0310 	bic.w	r3, r3, #16
    5398:	b29b      	uxth	r3, r3
    539a:	8093      	strh	r3, [r2, #4]
}
    539c:	bf00      	nop
    539e:	46bd      	mov	sp, r7
    53a0:	bc80      	pop	{r7}
    53a2:	4770      	bx	lr
    53a4:	40002800 	.word	0x40002800

000053a8 <RTC_GetCounter>:
  * @brief  Gets the RTC counter value.
  * @param  None
  * @retval RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
    53a8:	b480      	push	{r7}
    53aa:	b083      	sub	sp, #12
    53ac:	af00      	add	r7, sp, #0
  uint16_t tmp = 0;
    53ae:	2300      	movs	r3, #0
    53b0:	80fb      	strh	r3, [r7, #6]
  tmp = RTC->CNTL;
    53b2:	4b07      	ldr	r3, [pc, #28]	; (53d0 <RTC_GetCounter+0x28>)
    53b4:	8b9b      	ldrh	r3, [r3, #28]
    53b6:	80fb      	strh	r3, [r7, #6]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
    53b8:	4b05      	ldr	r3, [pc, #20]	; (53d0 <RTC_GetCounter+0x28>)
    53ba:	8b1b      	ldrh	r3, [r3, #24]
    53bc:	b29b      	uxth	r3, r3
    53be:	041a      	lsls	r2, r3, #16
    53c0:	88fb      	ldrh	r3, [r7, #6]
    53c2:	4313      	orrs	r3, r2
}
    53c4:	4618      	mov	r0, r3
    53c6:	370c      	adds	r7, #12
    53c8:	46bd      	mov	sp, r7
    53ca:	bc80      	pop	{r7}
    53cc:	4770      	bx	lr
    53ce:	bf00      	nop
    53d0:	40002800 	.word	0x40002800

000053d4 <RTC_SetCounter>:
  * @brief  Sets the RTC counter value.
  * @param  CounterValue: RTC counter new value.
  * @retval None
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
    53d4:	b580      	push	{r7, lr}
    53d6:	b082      	sub	sp, #8
    53d8:	af00      	add	r7, sp, #0
    53da:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
    53dc:	f7ff ffc4 	bl	5368 <RTC_EnterConfigMode>
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
    53e0:	687b      	ldr	r3, [r7, #4]
    53e2:	0c1a      	lsrs	r2, r3, #16
    53e4:	4b06      	ldr	r3, [pc, #24]	; (5400 <RTC_SetCounter+0x2c>)
    53e6:	b292      	uxth	r2, r2
    53e8:	831a      	strh	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_MASK);
    53ea:	4b05      	ldr	r3, [pc, #20]	; (5400 <RTC_SetCounter+0x2c>)
    53ec:	687a      	ldr	r2, [r7, #4]
    53ee:	b292      	uxth	r2, r2
    53f0:	839a      	strh	r2, [r3, #28]
  RTC_ExitConfigMode();
    53f2:	f7ff ffc9 	bl	5388 <RTC_ExitConfigMode>
}
    53f6:	bf00      	nop
    53f8:	3708      	adds	r7, #8
    53fa:	46bd      	mov	sp, r7
    53fc:	bd80      	pop	{r7, pc}
    53fe:	bf00      	nop
    5400:	40002800 	.word	0x40002800

00005404 <RTC_SetPrescaler>:
  * @brief  Sets the RTC prescaler value.
  * @param  PrescalerValue: RTC prescaler new value.
  * @retval None
  */
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
    5404:	b580      	push	{r7, lr}
    5406:	b082      	sub	sp, #8
    5408:	af00      	add	r7, sp, #0
    540a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
    540c:	f7ff ffac 	bl	5368 <RTC_EnterConfigMode>
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
    5410:	687b      	ldr	r3, [r7, #4]
    5412:	0c1b      	lsrs	r3, r3, #16
    5414:	b29b      	uxth	r3, r3
    5416:	4a07      	ldr	r2, [pc, #28]	; (5434 <RTC_SetPrescaler+0x30>)
    5418:	f003 030f 	and.w	r3, r3, #15
    541c:	b29b      	uxth	r3, r3
    541e:	8113      	strh	r3, [r2, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
    5420:	4b04      	ldr	r3, [pc, #16]	; (5434 <RTC_SetPrescaler+0x30>)
    5422:	687a      	ldr	r2, [r7, #4]
    5424:	b292      	uxth	r2, r2
    5426:	819a      	strh	r2, [r3, #12]
  RTC_ExitConfigMode();
    5428:	f7ff ffae 	bl	5388 <RTC_ExitConfigMode>
}
    542c:	bf00      	nop
    542e:	3708      	adds	r7, #8
    5430:	46bd      	mov	sp, r7
    5432:	bd80      	pop	{r7, pc}
    5434:	40002800 	.word	0x40002800

00005438 <RTC_SetAlarm>:
  * @brief  Sets the RTC alarm value.
  * @param  AlarmValue: RTC alarm new value.
  * @retval None
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
    5438:	b580      	push	{r7, lr}
    543a:	b082      	sub	sp, #8
    543c:	af00      	add	r7, sp, #0
    543e:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
    5440:	f7ff ff92 	bl	5368 <RTC_EnterConfigMode>
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
    5444:	687b      	ldr	r3, [r7, #4]
    5446:	0c1a      	lsrs	r2, r3, #16
    5448:	4b06      	ldr	r3, [pc, #24]	; (5464 <RTC_SetAlarm+0x2c>)
    544a:	b292      	uxth	r2, r2
    544c:	841a      	strh	r2, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_MASK);
    544e:	4b05      	ldr	r3, [pc, #20]	; (5464 <RTC_SetAlarm+0x2c>)
    5450:	687a      	ldr	r2, [r7, #4]
    5452:	b292      	uxth	r2, r2
    5454:	849a      	strh	r2, [r3, #36]	; 0x24
  RTC_ExitConfigMode();
    5456:	f7ff ff97 	bl	5388 <RTC_ExitConfigMode>
}
    545a:	bf00      	nop
    545c:	3708      	adds	r7, #8
    545e:	46bd      	mov	sp, r7
    5460:	bd80      	pop	{r7, pc}
    5462:	bf00      	nop
    5464:	40002800 	.word	0x40002800

00005468 <RTC_GetDivider>:
  * @brief  Gets the RTC divider value.
  * @param  None
  * @retval RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
    5468:	b480      	push	{r7}
    546a:	b083      	sub	sp, #12
    546c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0x00;
    546e:	2300      	movs	r3, #0
    5470:	607b      	str	r3, [r7, #4]
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
    5472:	4b0a      	ldr	r3, [pc, #40]	; (549c <RTC_GetDivider+0x34>)
    5474:	8a1b      	ldrh	r3, [r3, #16]
    5476:	b29b      	uxth	r3, r3
    5478:	041b      	lsls	r3, r3, #16
    547a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    547e:	607b      	str	r3, [r7, #4]
  tmp |= RTC->DIVL;
    5480:	4b06      	ldr	r3, [pc, #24]	; (549c <RTC_GetDivider+0x34>)
    5482:	8a9b      	ldrh	r3, [r3, #20]
    5484:	b29b      	uxth	r3, r3
    5486:	461a      	mov	r2, r3
    5488:	687b      	ldr	r3, [r7, #4]
    548a:	4313      	orrs	r3, r2
    548c:	607b      	str	r3, [r7, #4]
  return tmp;
    548e:	687b      	ldr	r3, [r7, #4]
}
    5490:	4618      	mov	r0, r3
    5492:	370c      	adds	r7, #12
    5494:	46bd      	mov	sp, r7
    5496:	bc80      	pop	{r7}
    5498:	4770      	bx	lr
    549a:	bf00      	nop
    549c:	40002800 	.word	0x40002800

000054a0 <RTC_WaitForLastTask>:
  * @note   This function must be called before any write to RTC registers.
  * @param  None
  * @retval None
  */
void RTC_WaitForLastTask(void)
{
    54a0:	b480      	push	{r7}
    54a2:	af00      	add	r7, sp, #0
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
    54a4:	bf00      	nop
    54a6:	4b05      	ldr	r3, [pc, #20]	; (54bc <RTC_WaitForLastTask+0x1c>)
    54a8:	889b      	ldrh	r3, [r3, #4]
    54aa:	b29b      	uxth	r3, r3
    54ac:	f003 0320 	and.w	r3, r3, #32
    54b0:	2b00      	cmp	r3, #0
    54b2:	d0f8      	beq.n	54a6 <RTC_WaitForLastTask+0x6>
  {
  }
}
    54b4:	bf00      	nop
    54b6:	46bd      	mov	sp, r7
    54b8:	bc80      	pop	{r7}
    54ba:	4770      	bx	lr
    54bc:	40002800 	.word	0x40002800

000054c0 <RTC_WaitForSynchro>:
  *   or an APB clock stop.
  * @param  None
  * @retval None
  */
void RTC_WaitForSynchro(void)
{
    54c0:	b480      	push	{r7}
    54c2:	af00      	add	r7, sp, #0
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
    54c4:	4b09      	ldr	r3, [pc, #36]	; (54ec <RTC_WaitForSynchro+0x2c>)
    54c6:	889b      	ldrh	r3, [r3, #4]
    54c8:	b29b      	uxth	r3, r3
    54ca:	4a08      	ldr	r2, [pc, #32]	; (54ec <RTC_WaitForSynchro+0x2c>)
    54cc:	f023 0308 	bic.w	r3, r3, #8
    54d0:	b29b      	uxth	r3, r3
    54d2:	8093      	strh	r3, [r2, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
    54d4:	bf00      	nop
    54d6:	4b05      	ldr	r3, [pc, #20]	; (54ec <RTC_WaitForSynchro+0x2c>)
    54d8:	889b      	ldrh	r3, [r3, #4]
    54da:	b29b      	uxth	r3, r3
    54dc:	f003 0308 	and.w	r3, r3, #8
    54e0:	2b00      	cmp	r3, #0
    54e2:	d0f8      	beq.n	54d6 <RTC_WaitForSynchro+0x16>
  {
  }
}
    54e4:	bf00      	nop
    54e6:	46bd      	mov	sp, r7
    54e8:	bc80      	pop	{r7}
    54ea:	4770      	bx	lr
    54ec:	40002800 	.word	0x40002800

000054f0 <RTC_GetFlagStatus>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval The new state of RTC_FLAG (SET or RESET).
  */
FlagStatus RTC_GetFlagStatus(uint16_t RTC_FLAG)
{
    54f0:	b480      	push	{r7}
    54f2:	b085      	sub	sp, #20
    54f4:	af00      	add	r7, sp, #0
    54f6:	4603      	mov	r3, r0
    54f8:	80fb      	strh	r3, [r7, #6]
  FlagStatus bitstatus = RESET;
    54fa:	2300      	movs	r3, #0
    54fc:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
    54fe:	4b09      	ldr	r3, [pc, #36]	; (5524 <RTC_GetFlagStatus+0x34>)
    5500:	889b      	ldrh	r3, [r3, #4]
    5502:	b29a      	uxth	r2, r3
    5504:	88fb      	ldrh	r3, [r7, #6]
    5506:	4013      	ands	r3, r2
    5508:	b29b      	uxth	r3, r3
    550a:	2b00      	cmp	r3, #0
    550c:	d002      	beq.n	5514 <RTC_GetFlagStatus+0x24>
  {
    bitstatus = SET;
    550e:	2301      	movs	r3, #1
    5510:	73fb      	strb	r3, [r7, #15]
    5512:	e001      	b.n	5518 <RTC_GetFlagStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
    5514:	2300      	movs	r3, #0
    5516:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    5518:	7bfb      	ldrb	r3, [r7, #15]
}
    551a:	4618      	mov	r0, r3
    551c:	3714      	adds	r7, #20
    551e:	46bd      	mov	sp, r7
    5520:	bc80      	pop	{r7}
    5522:	4770      	bx	lr
    5524:	40002800 	.word	0x40002800

00005528 <RTC_ClearFlag>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval None
  */
void RTC_ClearFlag(uint16_t RTC_FLAG)
{
    5528:	b480      	push	{r7}
    552a:	b083      	sub	sp, #12
    552c:	af00      	add	r7, sp, #0
    552e:	4603      	mov	r3, r0
    5530:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the corresponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
    5532:	4b07      	ldr	r3, [pc, #28]	; (5550 <RTC_ClearFlag+0x28>)
    5534:	889b      	ldrh	r3, [r3, #4]
    5536:	b29a      	uxth	r2, r3
    5538:	88fb      	ldrh	r3, [r7, #6]
    553a:	43db      	mvns	r3, r3
    553c:	b29b      	uxth	r3, r3
    553e:	4904      	ldr	r1, [pc, #16]	; (5550 <RTC_ClearFlag+0x28>)
    5540:	4013      	ands	r3, r2
    5542:	b29b      	uxth	r3, r3
    5544:	808b      	strh	r3, [r1, #4]
}
    5546:	bf00      	nop
    5548:	370c      	adds	r7, #12
    554a:	46bd      	mov	sp, r7
    554c:	bc80      	pop	{r7}
    554e:	4770      	bx	lr
    5550:	40002800 	.word	0x40002800

00005554 <RTC_GetITStatus>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval The new state of the RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint16_t RTC_IT)
{
    5554:	b480      	push	{r7}
    5556:	b085      	sub	sp, #20
    5558:	af00      	add	r7, sp, #0
    555a:	4603      	mov	r3, r0
    555c:	80fb      	strh	r3, [r7, #6]
  ITStatus bitstatus = RESET;
    555e:	2300      	movs	r3, #0
    5560:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
    5562:	4b0f      	ldr	r3, [pc, #60]	; (55a0 <RTC_GetITStatus+0x4c>)
    5564:	889b      	ldrh	r3, [r3, #4]
    5566:	b29b      	uxth	r3, r3
    5568:	b2da      	uxtb	r2, r3
    556a:	88fb      	ldrh	r3, [r7, #6]
    556c:	b2db      	uxtb	r3, r3
    556e:	4013      	ands	r3, r2
    5570:	73fb      	strb	r3, [r7, #15]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
    5572:	4b0b      	ldr	r3, [pc, #44]	; (55a0 <RTC_GetITStatus+0x4c>)
    5574:	881b      	ldrh	r3, [r3, #0]
    5576:	b29a      	uxth	r2, r3
    5578:	88fb      	ldrh	r3, [r7, #6]
    557a:	4013      	ands	r3, r2
    557c:	b29b      	uxth	r3, r3
    557e:	2b00      	cmp	r3, #0
    5580:	d005      	beq.n	558e <RTC_GetITStatus+0x3a>
    5582:	7bfb      	ldrb	r3, [r7, #15]
    5584:	2b00      	cmp	r3, #0
    5586:	d002      	beq.n	558e <RTC_GetITStatus+0x3a>
  {
    bitstatus = SET;
    5588:	2301      	movs	r3, #1
    558a:	73fb      	strb	r3, [r7, #15]
    558c:	e001      	b.n	5592 <RTC_GetITStatus+0x3e>
  }
  else
  {
    bitstatus = RESET;
    558e:	2300      	movs	r3, #0
    5590:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    5592:	7bfb      	ldrb	r3, [r7, #15]
}
    5594:	4618      	mov	r0, r3
    5596:	3714      	adds	r7, #20
    5598:	46bd      	mov	sp, r7
    559a:	bc80      	pop	{r7}
    559c:	4770      	bx	lr
    559e:	bf00      	nop
    55a0:	40002800 	.word	0x40002800

000055a4 <RTC_ClearITPendingBit>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval None
  */
void RTC_ClearITPendingBit(uint16_t RTC_IT)
{
    55a4:	b480      	push	{r7}
    55a6:	b083      	sub	sp, #12
    55a8:	af00      	add	r7, sp, #0
    55aa:	4603      	mov	r3, r0
    55ac:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the corresponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
    55ae:	4b07      	ldr	r3, [pc, #28]	; (55cc <RTC_ClearITPendingBit+0x28>)
    55b0:	889b      	ldrh	r3, [r3, #4]
    55b2:	b29a      	uxth	r2, r3
    55b4:	88fb      	ldrh	r3, [r7, #6]
    55b6:	43db      	mvns	r3, r3
    55b8:	b29b      	uxth	r3, r3
    55ba:	4904      	ldr	r1, [pc, #16]	; (55cc <RTC_ClearITPendingBit+0x28>)
    55bc:	4013      	ands	r3, r2
    55be:	b29b      	uxth	r3, r3
    55c0:	808b      	strh	r3, [r1, #4]
}
    55c2:	bf00      	nop
    55c4:	370c      	adds	r7, #12
    55c6:	46bd      	mov	sp, r7
    55c8:	bc80      	pop	{r7}
    55ca:	4770      	bx	lr
    55cc:	40002800 	.word	0x40002800

000055d0 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
    55d0:	b580      	push	{r7, lr}
    55d2:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
    55d4:	2101      	movs	r1, #1
    55d6:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    55da:	f7fc f9b1 	bl	1940 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
    55de:	2100      	movs	r1, #0
    55e0:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    55e4:	f7fc f9ac 	bl	1940 <RCC_APB1PeriphResetCmd>
}
    55e8:	bf00      	nop
    55ea:	bd80      	pop	{r7, pc}

000055ec <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that
  *        contains the configuration information for the specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
    55ec:	b480      	push	{r7}
    55ee:	b085      	sub	sp, #20
    55f0:	af00      	add	r7, sp, #0
    55f2:	6078      	str	r0, [r7, #4]
    55f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    55f6:	2300      	movs	r3, #0
    55f8:	60fb      	str	r3, [r7, #12]
    55fa:	2300      	movs	r3, #0
    55fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
    55fe:	4b13      	ldr	r3, [pc, #76]	; (564c <DAC_Init+0x60>)
    5600:	681b      	ldr	r3, [r3, #0]
    5602:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
    5604:	f640 72fe 	movw	r2, #4094	; 0xffe
    5608:	687b      	ldr	r3, [r7, #4]
    560a:	fa02 f303 	lsl.w	r3, r2, r3
    560e:	43db      	mvns	r3, r3
    5610:	68fa      	ldr	r2, [r7, #12]
    5612:	4013      	ands	r3, r2
    5614:	60fb      	str	r3, [r7, #12]
     mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    5616:	683b      	ldr	r3, [r7, #0]
    5618:	681a      	ldr	r2, [r3, #0]
    561a:	683b      	ldr	r3, [r7, #0]
    561c:	685b      	ldr	r3, [r3, #4]
    561e:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
    5620:	683b      	ldr	r3, [r7, #0]
    5622:	689b      	ldr	r3, [r3, #8]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    5624:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
    5626:	683b      	ldr	r3, [r7, #0]
    5628:	68db      	ldr	r3, [r3, #12]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    562a:	4313      	orrs	r3, r2
    562c:	60bb      	str	r3, [r7, #8]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
    562e:	68ba      	ldr	r2, [r7, #8]
    5630:	687b      	ldr	r3, [r7, #4]
    5632:	fa02 f303 	lsl.w	r3, r2, r3
    5636:	68fa      	ldr	r2, [r7, #12]
    5638:	4313      	orrs	r3, r2
    563a:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
    563c:	4a03      	ldr	r2, [pc, #12]	; (564c <DAC_Init+0x60>)
    563e:	68fb      	ldr	r3, [r7, #12]
    5640:	6013      	str	r3, [r2, #0]
}
    5642:	bf00      	nop
    5644:	3714      	adds	r7, #20
    5646:	46bd      	mov	sp, r7
    5648:	bc80      	pop	{r7}
    564a:	4770      	bx	lr
    564c:	40007400 	.word	0x40007400

00005650 <DAC_StructInit>:
  * @param  DAC_InitStruct : pointer to a DAC_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
    5650:	b480      	push	{r7}
    5652:	b083      	sub	sp, #12
    5654:	af00      	add	r7, sp, #0
    5656:	6078      	str	r0, [r7, #4]
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
    5658:	687b      	ldr	r3, [r7, #4]
    565a:	2200      	movs	r2, #0
    565c:	601a      	str	r2, [r3, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
    565e:	687b      	ldr	r3, [r7, #4]
    5660:	2200      	movs	r2, #0
    5662:	605a      	str	r2, [r3, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
    5664:	687b      	ldr	r3, [r7, #4]
    5666:	2200      	movs	r2, #0
    5668:	609a      	str	r2, [r3, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
    566a:	687b      	ldr	r3, [r7, #4]
    566c:	2200      	movs	r2, #0
    566e:	60da      	str	r2, [r3, #12]
}
    5670:	bf00      	nop
    5672:	370c      	adds	r7, #12
    5674:	46bd      	mov	sp, r7
    5676:	bc80      	pop	{r7}
    5678:	4770      	bx	lr

0000567a <DAC_Cmd>:
  * @param  NewState: new state of the DAC channel. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    567a:	b480      	push	{r7}
    567c:	b083      	sub	sp, #12
    567e:	af00      	add	r7, sp, #0
    5680:	6078      	str	r0, [r7, #4]
    5682:	460b      	mov	r3, r1
    5684:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5686:	78fb      	ldrb	r3, [r7, #3]
    5688:	2b00      	cmp	r3, #0
    568a:	d009      	beq.n	56a0 <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
    568c:	4b0c      	ldr	r3, [pc, #48]	; (56c0 <DAC_Cmd+0x46>)
    568e:	681a      	ldr	r2, [r3, #0]
    5690:	2101      	movs	r1, #1
    5692:	687b      	ldr	r3, [r7, #4]
    5694:	fa01 f303 	lsl.w	r3, r1, r3
    5698:	4909      	ldr	r1, [pc, #36]	; (56c0 <DAC_Cmd+0x46>)
    569a:	4313      	orrs	r3, r2
    569c:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
  }
}
    569e:	e009      	b.n	56b4 <DAC_Cmd+0x3a>
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
    56a0:	4b07      	ldr	r3, [pc, #28]	; (56c0 <DAC_Cmd+0x46>)
    56a2:	681a      	ldr	r2, [r3, #0]
    56a4:	2101      	movs	r1, #1
    56a6:	687b      	ldr	r3, [r7, #4]
    56a8:	fa01 f303 	lsl.w	r3, r1, r3
    56ac:	43db      	mvns	r3, r3
    56ae:	4904      	ldr	r1, [pc, #16]	; (56c0 <DAC_Cmd+0x46>)
    56b0:	4013      	ands	r3, r2
    56b2:	600b      	str	r3, [r1, #0]
}
    56b4:	bf00      	nop
    56b6:	370c      	adds	r7, #12
    56b8:	46bd      	mov	sp, r7
    56ba:	bc80      	pop	{r7}
    56bc:	4770      	bx	lr
    56be:	bf00      	nop
    56c0:	40007400 	.word	0x40007400

000056c4 <DAC_DMACmd>:
  * @param  NewState: new state of the selected DAC channel DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    56c4:	b480      	push	{r7}
    56c6:	b083      	sub	sp, #12
    56c8:	af00      	add	r7, sp, #0
    56ca:	6078      	str	r0, [r7, #4]
    56cc:	460b      	mov	r3, r1
    56ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    56d0:	78fb      	ldrb	r3, [r7, #3]
    56d2:	2b00      	cmp	r3, #0
    56d4:	d00a      	beq.n	56ec <DAC_DMACmd+0x28>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
    56d6:	4b0d      	ldr	r3, [pc, #52]	; (570c <DAC_DMACmd+0x48>)
    56d8:	681a      	ldr	r2, [r3, #0]
    56da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    56de:	687b      	ldr	r3, [r7, #4]
    56e0:	fa01 f303 	lsl.w	r3, r1, r3
    56e4:	4909      	ldr	r1, [pc, #36]	; (570c <DAC_DMACmd+0x48>)
    56e6:	4313      	orrs	r3, r2
    56e8:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
  }
}
    56ea:	e00a      	b.n	5702 <DAC_DMACmd+0x3e>
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
    56ec:	4b07      	ldr	r3, [pc, #28]	; (570c <DAC_DMACmd+0x48>)
    56ee:	681a      	ldr	r2, [r3, #0]
    56f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    56f4:	687b      	ldr	r3, [r7, #4]
    56f6:	fa01 f303 	lsl.w	r3, r1, r3
    56fa:	43db      	mvns	r3, r3
    56fc:	4903      	ldr	r1, [pc, #12]	; (570c <DAC_DMACmd+0x48>)
    56fe:	4013      	ands	r3, r2
    5700:	600b      	str	r3, [r1, #0]
}
    5702:	bf00      	nop
    5704:	370c      	adds	r7, #12
    5706:	46bd      	mov	sp, r7
    5708:	bc80      	pop	{r7}
    570a:	4770      	bx	lr
    570c:	40007400 	.word	0x40007400

00005710 <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    5710:	b480      	push	{r7}
    5712:	b083      	sub	sp, #12
    5714:	af00      	add	r7, sp, #0
    5716:	6078      	str	r0, [r7, #4]
    5718:	460b      	mov	r3, r1
    571a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    571c:	78fb      	ldrb	r3, [r7, #3]
    571e:	2b00      	cmp	r3, #0
    5720:	d00a      	beq.n	5738 <DAC_SoftwareTriggerCmd+0x28>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
    5722:	4b0d      	ldr	r3, [pc, #52]	; (5758 <DAC_SoftwareTriggerCmd+0x48>)
    5724:	685a      	ldr	r2, [r3, #4]
    5726:	687b      	ldr	r3, [r7, #4]
    5728:	091b      	lsrs	r3, r3, #4
    572a:	2101      	movs	r1, #1
    572c:	fa01 f303 	lsl.w	r3, r1, r3
    5730:	4909      	ldr	r1, [pc, #36]	; (5758 <DAC_SoftwareTriggerCmd+0x48>)
    5732:	4313      	orrs	r3, r2
    5734:	604b      	str	r3, [r1, #4]
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
  }
}
    5736:	e00a      	b.n	574e <DAC_SoftwareTriggerCmd+0x3e>
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
    5738:	4b07      	ldr	r3, [pc, #28]	; (5758 <DAC_SoftwareTriggerCmd+0x48>)
    573a:	685a      	ldr	r2, [r3, #4]
    573c:	687b      	ldr	r3, [r7, #4]
    573e:	091b      	lsrs	r3, r3, #4
    5740:	2101      	movs	r1, #1
    5742:	fa01 f303 	lsl.w	r3, r1, r3
    5746:	43db      	mvns	r3, r3
    5748:	4903      	ldr	r1, [pc, #12]	; (5758 <DAC_SoftwareTriggerCmd+0x48>)
    574a:	4013      	ands	r3, r2
    574c:	604b      	str	r3, [r1, #4]
}
    574e:	bf00      	nop
    5750:	370c      	adds	r7, #12
    5752:	46bd      	mov	sp, r7
    5754:	bc80      	pop	{r7}
    5756:	4770      	bx	lr
    5758:	40007400 	.word	0x40007400

0000575c <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
    575c:	b480      	push	{r7}
    575e:	b083      	sub	sp, #12
    5760:	af00      	add	r7, sp, #0
    5762:	4603      	mov	r3, r0
    5764:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5766:	79fb      	ldrb	r3, [r7, #7]
    5768:	2b00      	cmp	r3, #0
    576a:	d006      	beq.n	577a <DAC_DualSoftwareTriggerCmd+0x1e>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET ;
    576c:	4b08      	ldr	r3, [pc, #32]	; (5790 <DAC_DualSoftwareTriggerCmd+0x34>)
    576e:	685b      	ldr	r3, [r3, #4]
    5770:	4a07      	ldr	r2, [pc, #28]	; (5790 <DAC_DualSoftwareTriggerCmd+0x34>)
    5772:	f043 0303 	orr.w	r3, r3, #3
    5776:	6053      	str	r3, [r2, #4]
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
  }
}
    5778:	e005      	b.n	5786 <DAC_DualSoftwareTriggerCmd+0x2a>
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
    577a:	4b05      	ldr	r3, [pc, #20]	; (5790 <DAC_DualSoftwareTriggerCmd+0x34>)
    577c:	685b      	ldr	r3, [r3, #4]
    577e:	4a04      	ldr	r2, [pc, #16]	; (5790 <DAC_DualSoftwareTriggerCmd+0x34>)
    5780:	f023 0303 	bic.w	r3, r3, #3
    5784:	6053      	str	r3, [r2, #4]
}
    5786:	bf00      	nop
    5788:	370c      	adds	r7, #12
    578a:	46bd      	mov	sp, r7
    578c:	bc80      	pop	{r7}
    578e:	4770      	bx	lr
    5790:	40007400 	.word	0x40007400

00005794 <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
    5794:	b480      	push	{r7}
    5796:	b085      	sub	sp, #20
    5798:	af00      	add	r7, sp, #0
    579a:	60f8      	str	r0, [r7, #12]
    579c:	60b9      	str	r1, [r7, #8]
    579e:	4613      	mov	r3, r2
    57a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    57a2:	79fb      	ldrb	r3, [r7, #7]
    57a4:	2b00      	cmp	r3, #0
    57a6:	d009      	beq.n	57bc <DAC_WaveGenerationCmd+0x28>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
    57a8:	4b0c      	ldr	r3, [pc, #48]	; (57dc <DAC_WaveGenerationCmd+0x48>)
    57aa:	681a      	ldr	r2, [r3, #0]
    57ac:	68b9      	ldr	r1, [r7, #8]
    57ae:	68fb      	ldr	r3, [r7, #12]
    57b0:	fa01 f303 	lsl.w	r3, r1, r3
    57b4:	4909      	ldr	r1, [pc, #36]	; (57dc <DAC_WaveGenerationCmd+0x48>)
    57b6:	4313      	orrs	r3, r2
    57b8:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
  }
}
    57ba:	e009      	b.n	57d0 <DAC_WaveGenerationCmd+0x3c>
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
    57bc:	4b07      	ldr	r3, [pc, #28]	; (57dc <DAC_WaveGenerationCmd+0x48>)
    57be:	681a      	ldr	r2, [r3, #0]
    57c0:	68b9      	ldr	r1, [r7, #8]
    57c2:	68fb      	ldr	r3, [r7, #12]
    57c4:	fa01 f303 	lsl.w	r3, r1, r3
    57c8:	43db      	mvns	r3, r3
    57ca:	4904      	ldr	r1, [pc, #16]	; (57dc <DAC_WaveGenerationCmd+0x48>)
    57cc:	4013      	ands	r3, r2
    57ce:	600b      	str	r3, [r1, #0]
}
    57d0:	bf00      	nop
    57d2:	3714      	adds	r7, #20
    57d4:	46bd      	mov	sp, r7
    57d6:	bc80      	pop	{r7}
    57d8:	4770      	bx	lr
    57da:	bf00      	nop
    57dc:	40007400 	.word	0x40007400

000057e0 <DAC_SetChannel1Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
    57e0:	b480      	push	{r7}
    57e2:	b085      	sub	sp, #20
    57e4:	af00      	add	r7, sp, #0
    57e6:	6078      	str	r0, [r7, #4]
    57e8:	460b      	mov	r3, r1
    57ea:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
    57ec:	2300      	movs	r3, #0
    57ee:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
    57f0:	4b07      	ldr	r3, [pc, #28]	; (5810 <DAC_SetChannel1Data+0x30>)
    57f2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
    57f4:	68fa      	ldr	r2, [r7, #12]
    57f6:	687b      	ldr	r3, [r7, #4]
    57f8:	4413      	add	r3, r2
    57fa:	3308      	adds	r3, #8
    57fc:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
    57fe:	68fb      	ldr	r3, [r7, #12]
    5800:	461a      	mov	r2, r3
    5802:	887b      	ldrh	r3, [r7, #2]
    5804:	6013      	str	r3, [r2, #0]
}
    5806:	bf00      	nop
    5808:	3714      	adds	r7, #20
    580a:	46bd      	mov	sp, r7
    580c:	bc80      	pop	{r7}
    580e:	4770      	bx	lr
    5810:	40007400 	.word	0x40007400

00005814 <DAC_SetChannel2Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
    5814:	b480      	push	{r7}
    5816:	b085      	sub	sp, #20
    5818:	af00      	add	r7, sp, #0
    581a:	6078      	str	r0, [r7, #4]
    581c:	460b      	mov	r3, r1
    581e:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
    5820:	2300      	movs	r3, #0
    5822:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
    5824:	4b07      	ldr	r3, [pc, #28]	; (5844 <DAC_SetChannel2Data+0x30>)
    5826:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R2_OFFSET + DAC_Align;
    5828:	68fa      	ldr	r2, [r7, #12]
    582a:	687b      	ldr	r3, [r7, #4]
    582c:	4413      	add	r3, r2
    582e:	3314      	adds	r3, #20
    5830:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
    5832:	68fb      	ldr	r3, [r7, #12]
    5834:	461a      	mov	r2, r3
    5836:	887b      	ldrh	r3, [r7, #2]
    5838:	6013      	str	r3, [r2, #0]
}
    583a:	bf00      	nop
    583c:	3714      	adds	r7, #20
    583e:	46bd      	mov	sp, r7
    5840:	bc80      	pop	{r7}
    5842:	4770      	bx	lr
    5844:	40007400 	.word	0x40007400

00005848 <DAC_SetDualChannelData>:
  * @param  Data1: Data for DAC Channel1 to be loaded in the selected data 
  *   holding register.
  * @retval None
  */
void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)
{
    5848:	b480      	push	{r7}
    584a:	b085      	sub	sp, #20
    584c:	af00      	add	r7, sp, #0
    584e:	6078      	str	r0, [r7, #4]
    5850:	460b      	mov	r3, r1
    5852:	807b      	strh	r3, [r7, #2]
    5854:	4613      	mov	r3, r2
    5856:	803b      	strh	r3, [r7, #0]
  uint32_t data = 0, tmp = 0;
    5858:	2300      	movs	r3, #0
    585a:	60fb      	str	r3, [r7, #12]
    585c:	2300      	movs	r3, #0
    585e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
    5860:	687b      	ldr	r3, [r7, #4]
    5862:	2b08      	cmp	r3, #8
    5864:	d105      	bne.n	5872 <DAC_SetDualChannelData+0x2a>
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
    5866:	887b      	ldrh	r3, [r7, #2]
    5868:	021a      	lsls	r2, r3, #8
    586a:	883b      	ldrh	r3, [r7, #0]
    586c:	4313      	orrs	r3, r2
    586e:	60fb      	str	r3, [r7, #12]
    5870:	e004      	b.n	587c <DAC_SetDualChannelData+0x34>
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
    5872:	887b      	ldrh	r3, [r7, #2]
    5874:	041a      	lsls	r2, r3, #16
    5876:	883b      	ldrh	r3, [r7, #0]
    5878:	4313      	orrs	r3, r2
    587a:	60fb      	str	r3, [r7, #12]
  }
  
  tmp = (uint32_t)DAC_BASE;
    587c:	4b07      	ldr	r3, [pc, #28]	; (589c <DAC_SetDualChannelData+0x54>)
    587e:	60bb      	str	r3, [r7, #8]
  tmp += DHR12RD_OFFSET + DAC_Align;
    5880:	687a      	ldr	r2, [r7, #4]
    5882:	68bb      	ldr	r3, [r7, #8]
    5884:	4413      	add	r3, r2
    5886:	3320      	adds	r3, #32
    5888:	60bb      	str	r3, [r7, #8]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
    588a:	68bb      	ldr	r3, [r7, #8]
    588c:	68fa      	ldr	r2, [r7, #12]
    588e:	601a      	str	r2, [r3, #0]
}
    5890:	bf00      	nop
    5892:	3714      	adds	r7, #20
    5894:	46bd      	mov	sp, r7
    5896:	bc80      	pop	{r7}
    5898:	4770      	bx	lr
    589a:	bf00      	nop
    589c:	40007400 	.word	0x40007400

000058a0 <DAC_GetDataOutputValue>:
  *     @arg DAC_Channel_1: DAC Channel1 selected
  *     @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
    58a0:	b480      	push	{r7}
    58a2:	b085      	sub	sp, #20
    58a4:	af00      	add	r7, sp, #0
    58a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
    58a8:	2300      	movs	r3, #0
    58aa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
    58ac:	4b07      	ldr	r3, [pc, #28]	; (58cc <DAC_GetDataOutputValue+0x2c>)
    58ae:	60fb      	str	r3, [r7, #12]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
    58b0:	687b      	ldr	r3, [r7, #4]
    58b2:	089a      	lsrs	r2, r3, #2
    58b4:	68fb      	ldr	r3, [r7, #12]
    58b6:	4413      	add	r3, r2
    58b8:	332c      	adds	r3, #44	; 0x2c
    58ba:	60fb      	str	r3, [r7, #12]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
    58bc:	68fb      	ldr	r3, [r7, #12]
    58be:	681b      	ldr	r3, [r3, #0]
    58c0:	b29b      	uxth	r3, r3
}
    58c2:	4618      	mov	r0, r3
    58c4:	3714      	adds	r7, #20
    58c6:	46bd      	mov	sp, r7
    58c8:	bc80      	pop	{r7}
    58ca:	4770      	bx	lr
    58cc:	40007400 	.word	0x40007400

000058d0 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
    58d0:	b480      	push	{r7}
    58d2:	b083      	sub	sp, #12
    58d4:	af00      	add	r7, sp, #0
    58d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
    58d8:	4a05      	ldr	r2, [pc, #20]	; (58f0 <NVIC_PriorityGroupConfig+0x20>)
    58da:	687b      	ldr	r3, [r7, #4]
    58dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    58e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    58e4:	60d3      	str	r3, [r2, #12]
}
    58e6:	bf00      	nop
    58e8:	370c      	adds	r7, #12
    58ea:	46bd      	mov	sp, r7
    58ec:	bc80      	pop	{r7}
    58ee:	4770      	bx	lr
    58f0:	e000ed00 	.word	0xe000ed00

000058f4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
    58f4:	b480      	push	{r7}
    58f6:	b087      	sub	sp, #28
    58f8:	af00      	add	r7, sp, #0
    58fa:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
    58fc:	2300      	movs	r3, #0
    58fe:	617b      	str	r3, [r7, #20]
    5900:	2300      	movs	r3, #0
    5902:	613b      	str	r3, [r7, #16]
    5904:	230f      	movs	r3, #15
    5906:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
    5908:	687b      	ldr	r3, [r7, #4]
    590a:	78db      	ldrb	r3, [r3, #3]
    590c:	2b00      	cmp	r3, #0
    590e:	d03a      	beq.n	5986 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    5910:	4b27      	ldr	r3, [pc, #156]	; (59b0 <NVIC_Init+0xbc>)
    5912:	68db      	ldr	r3, [r3, #12]
    5914:	43db      	mvns	r3, r3
    5916:	0a1b      	lsrs	r3, r3, #8
    5918:	f003 0307 	and.w	r3, r3, #7
    591c:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
    591e:	697b      	ldr	r3, [r7, #20]
    5920:	f1c3 0304 	rsb	r3, r3, #4
    5924:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
    5926:	68fa      	ldr	r2, [r7, #12]
    5928:	697b      	ldr	r3, [r7, #20]
    592a:	fa22 f303 	lsr.w	r3, r2, r3
    592e:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    5930:	687b      	ldr	r3, [r7, #4]
    5932:	785b      	ldrb	r3, [r3, #1]
    5934:	461a      	mov	r2, r3
    5936:	693b      	ldr	r3, [r7, #16]
    5938:	fa02 f303 	lsl.w	r3, r2, r3
    593c:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    593e:	687b      	ldr	r3, [r7, #4]
    5940:	789b      	ldrb	r3, [r3, #2]
    5942:	461a      	mov	r2, r3
    5944:	68fb      	ldr	r3, [r7, #12]
    5946:	4013      	ands	r3, r2
    5948:	697a      	ldr	r2, [r7, #20]
    594a:	4313      	orrs	r3, r2
    594c:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
    594e:	697b      	ldr	r3, [r7, #20]
    5950:	011b      	lsls	r3, r3, #4
    5952:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    5954:	4a17      	ldr	r2, [pc, #92]	; (59b4 <NVIC_Init+0xc0>)
    5956:	687b      	ldr	r3, [r7, #4]
    5958:	781b      	ldrb	r3, [r3, #0]
    595a:	6979      	ldr	r1, [r7, #20]
    595c:	b2c9      	uxtb	r1, r1
    595e:	4413      	add	r3, r2
    5960:	460a      	mov	r2, r1
    5962:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    5966:	687b      	ldr	r3, [r7, #4]
    5968:	781b      	ldrb	r3, [r3, #0]
    596a:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    596e:	4911      	ldr	r1, [pc, #68]	; (59b4 <NVIC_Init+0xc0>)
    5970:	687a      	ldr	r2, [r7, #4]
    5972:	7812      	ldrb	r2, [r2, #0]
    5974:	0952      	lsrs	r2, r2, #5
    5976:	b2d2      	uxtb	r2, r2
    5978:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    597a:	2201      	movs	r2, #1
    597c:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5980:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
    5984:	e00f      	b.n	59a6 <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    5986:	687b      	ldr	r3, [r7, #4]
    5988:	781b      	ldrb	r3, [r3, #0]
    598a:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    598e:	4909      	ldr	r1, [pc, #36]	; (59b4 <NVIC_Init+0xc0>)
    5990:	687a      	ldr	r2, [r7, #4]
    5992:	7812      	ldrb	r2, [r2, #0]
    5994:	0952      	lsrs	r2, r2, #5
    5996:	b2d2      	uxtb	r2, r2
    5998:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    599a:	2201      	movs	r2, #1
    599c:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    599e:	f100 0320 	add.w	r3, r0, #32
    59a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    59a6:	bf00      	nop
    59a8:	371c      	adds	r7, #28
    59aa:	46bd      	mov	sp, r7
    59ac:	bc80      	pop	{r7}
    59ae:	4770      	bx	lr
    59b0:	e000ed00 	.word	0xe000ed00
    59b4:	e000e100 	.word	0xe000e100

000059b8 <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
    59b8:	b480      	push	{r7}
    59ba:	b083      	sub	sp, #12
    59bc:	af00      	add	r7, sp, #0
    59be:	6078      	str	r0, [r7, #4]
    59c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
    59c2:	683b      	ldr	r3, [r7, #0]
    59c4:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    59c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    59cc:	4904      	ldr	r1, [pc, #16]	; (59e0 <NVIC_SetVectorTable+0x28>)
    59ce:	687a      	ldr	r2, [r7, #4]
    59d0:	4313      	orrs	r3, r2
    59d2:	608b      	str	r3, [r1, #8]
}
    59d4:	bf00      	nop
    59d6:	370c      	adds	r7, #12
    59d8:	46bd      	mov	sp, r7
    59da:	bc80      	pop	{r7}
    59dc:	4770      	bx	lr
    59de:	bf00      	nop
    59e0:	e000ed00 	.word	0xe000ed00

000059e4 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
    59e4:	b480      	push	{r7}
    59e6:	b083      	sub	sp, #12
    59e8:	af00      	add	r7, sp, #0
    59ea:	4603      	mov	r3, r0
    59ec:	460a      	mov	r2, r1
    59ee:	71fb      	strb	r3, [r7, #7]
    59f0:	4613      	mov	r3, r2
    59f2:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
    59f4:	79bb      	ldrb	r3, [r7, #6]
    59f6:	2b00      	cmp	r3, #0
    59f8:	d006      	beq.n	5a08 <NVIC_SystemLPConfig+0x24>
  {
    SCB->SCR |= LowPowerMode;
    59fa:	4b09      	ldr	r3, [pc, #36]	; (5a20 <NVIC_SystemLPConfig+0x3c>)
    59fc:	691a      	ldr	r2, [r3, #16]
    59fe:	79fb      	ldrb	r3, [r7, #7]
    5a00:	4907      	ldr	r1, [pc, #28]	; (5a20 <NVIC_SystemLPConfig+0x3c>)
    5a02:	4313      	orrs	r3, r2
    5a04:	610b      	str	r3, [r1, #16]
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
  }
}
    5a06:	e006      	b.n	5a16 <NVIC_SystemLPConfig+0x32>
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
    5a08:	4b05      	ldr	r3, [pc, #20]	; (5a20 <NVIC_SystemLPConfig+0x3c>)
    5a0a:	691a      	ldr	r2, [r3, #16]
    5a0c:	79fb      	ldrb	r3, [r7, #7]
    5a0e:	43db      	mvns	r3, r3
    5a10:	4903      	ldr	r1, [pc, #12]	; (5a20 <NVIC_SystemLPConfig+0x3c>)
    5a12:	4013      	ands	r3, r2
    5a14:	610b      	str	r3, [r1, #16]
}
    5a16:	bf00      	nop
    5a18:	370c      	adds	r7, #12
    5a1a:	46bd      	mov	sp, r7
    5a1c:	bc80      	pop	{r7}
    5a1e:	4770      	bx	lr
    5a20:	e000ed00 	.word	0xe000ed00

00005a24 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
    5a24:	b480      	push	{r7}
    5a26:	b083      	sub	sp, #12
    5a28:	af00      	add	r7, sp, #0
    5a2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
    5a2c:	687b      	ldr	r3, [r7, #4]
    5a2e:	2b04      	cmp	r3, #4
    5a30:	d106      	bne.n	5a40 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
    5a32:	4b09      	ldr	r3, [pc, #36]	; (5a58 <SysTick_CLKSourceConfig+0x34>)
    5a34:	681b      	ldr	r3, [r3, #0]
    5a36:	4a08      	ldr	r2, [pc, #32]	; (5a58 <SysTick_CLKSourceConfig+0x34>)
    5a38:	f043 0304 	orr.w	r3, r3, #4
    5a3c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
    5a3e:	e005      	b.n	5a4c <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
    5a40:	4b05      	ldr	r3, [pc, #20]	; (5a58 <SysTick_CLKSourceConfig+0x34>)
    5a42:	681b      	ldr	r3, [r3, #0]
    5a44:	4a04      	ldr	r2, [pc, #16]	; (5a58 <SysTick_CLKSourceConfig+0x34>)
    5a46:	f023 0304 	bic.w	r3, r3, #4
    5a4a:	6013      	str	r3, [r2, #0]
}
    5a4c:	bf00      	nop
    5a4e:	370c      	adds	r7, #12
    5a50:	46bd      	mov	sp, r7
    5a52:	bc80      	pop	{r7}
    5a54:	4770      	bx	lr
    5a56:	bf00      	nop
    5a58:	e000e010 	.word	0xe000e010

00005a5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    5a5c:	b480      	push	{r7}
    5a5e:	b083      	sub	sp, #12
    5a60:	af00      	add	r7, sp, #0
    5a62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5a64:	687b      	ldr	r3, [r7, #4]
    5a66:	f103 0208 	add.w	r2, r3, #8
    5a6a:	687b      	ldr	r3, [r7, #4]
    5a6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    5a6e:	687b      	ldr	r3, [r7, #4]
    5a70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5a74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5a76:	687b      	ldr	r3, [r7, #4]
    5a78:	f103 0208 	add.w	r2, r3, #8
    5a7c:	687b      	ldr	r3, [r7, #4]
    5a7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5a80:	687b      	ldr	r3, [r7, #4]
    5a82:	f103 0208 	add.w	r2, r3, #8
    5a86:	687b      	ldr	r3, [r7, #4]
    5a88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    5a8a:	687b      	ldr	r3, [r7, #4]
    5a8c:	2200      	movs	r2, #0
    5a8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    5a90:	bf00      	nop
    5a92:	370c      	adds	r7, #12
    5a94:	46bd      	mov	sp, r7
    5a96:	bc80      	pop	{r7}
    5a98:	4770      	bx	lr

00005a9a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    5a9a:	b480      	push	{r7}
    5a9c:	b083      	sub	sp, #12
    5a9e:	af00      	add	r7, sp, #0
    5aa0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    5aa2:	687b      	ldr	r3, [r7, #4]
    5aa4:	2200      	movs	r2, #0
    5aa6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    5aa8:	bf00      	nop
    5aaa:	370c      	adds	r7, #12
    5aac:	46bd      	mov	sp, r7
    5aae:	bc80      	pop	{r7}
    5ab0:	4770      	bx	lr

00005ab2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    5ab2:	b480      	push	{r7}
    5ab4:	b085      	sub	sp, #20
    5ab6:	af00      	add	r7, sp, #0
    5ab8:	6078      	str	r0, [r7, #4]
    5aba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    5abc:	687b      	ldr	r3, [r7, #4]
    5abe:	685b      	ldr	r3, [r3, #4]
    5ac0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    5ac2:	683b      	ldr	r3, [r7, #0]
    5ac4:	68fa      	ldr	r2, [r7, #12]
    5ac6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    5ac8:	68fb      	ldr	r3, [r7, #12]
    5aca:	689a      	ldr	r2, [r3, #8]
    5acc:	683b      	ldr	r3, [r7, #0]
    5ace:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    5ad0:	68fb      	ldr	r3, [r7, #12]
    5ad2:	689b      	ldr	r3, [r3, #8]
    5ad4:	683a      	ldr	r2, [r7, #0]
    5ad6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    5ad8:	68fb      	ldr	r3, [r7, #12]
    5ada:	683a      	ldr	r2, [r7, #0]
    5adc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    5ade:	683b      	ldr	r3, [r7, #0]
    5ae0:	687a      	ldr	r2, [r7, #4]
    5ae2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    5ae4:	687b      	ldr	r3, [r7, #4]
    5ae6:	681b      	ldr	r3, [r3, #0]
    5ae8:	1c5a      	adds	r2, r3, #1
    5aea:	687b      	ldr	r3, [r7, #4]
    5aec:	601a      	str	r2, [r3, #0]
}
    5aee:	bf00      	nop
    5af0:	3714      	adds	r7, #20
    5af2:	46bd      	mov	sp, r7
    5af4:	bc80      	pop	{r7}
    5af6:	4770      	bx	lr

00005af8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    5af8:	b480      	push	{r7}
    5afa:	b085      	sub	sp, #20
    5afc:	af00      	add	r7, sp, #0
    5afe:	6078      	str	r0, [r7, #4]
    5b00:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    5b02:	683b      	ldr	r3, [r7, #0]
    5b04:	681b      	ldr	r3, [r3, #0]
    5b06:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    5b08:	68bb      	ldr	r3, [r7, #8]
    5b0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5b0e:	d103      	bne.n	5b18 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    5b10:	687b      	ldr	r3, [r7, #4]
    5b12:	691b      	ldr	r3, [r3, #16]
    5b14:	60fb      	str	r3, [r7, #12]
    5b16:	e00c      	b.n	5b32 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5b18:	687b      	ldr	r3, [r7, #4]
    5b1a:	3308      	adds	r3, #8
    5b1c:	60fb      	str	r3, [r7, #12]
    5b1e:	e002      	b.n	5b26 <vListInsert+0x2e>
    5b20:	68fb      	ldr	r3, [r7, #12]
    5b22:	685b      	ldr	r3, [r3, #4]
    5b24:	60fb      	str	r3, [r7, #12]
    5b26:	68fb      	ldr	r3, [r7, #12]
    5b28:	685b      	ldr	r3, [r3, #4]
    5b2a:	681b      	ldr	r3, [r3, #0]
    5b2c:	68ba      	ldr	r2, [r7, #8]
    5b2e:	429a      	cmp	r2, r3
    5b30:	d2f6      	bcs.n	5b20 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    5b32:	68fb      	ldr	r3, [r7, #12]
    5b34:	685a      	ldr	r2, [r3, #4]
    5b36:	683b      	ldr	r3, [r7, #0]
    5b38:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    5b3a:	683b      	ldr	r3, [r7, #0]
    5b3c:	685b      	ldr	r3, [r3, #4]
    5b3e:	683a      	ldr	r2, [r7, #0]
    5b40:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    5b42:	683b      	ldr	r3, [r7, #0]
    5b44:	68fa      	ldr	r2, [r7, #12]
    5b46:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    5b48:	68fb      	ldr	r3, [r7, #12]
    5b4a:	683a      	ldr	r2, [r7, #0]
    5b4c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    5b4e:	683b      	ldr	r3, [r7, #0]
    5b50:	687a      	ldr	r2, [r7, #4]
    5b52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    5b54:	687b      	ldr	r3, [r7, #4]
    5b56:	681b      	ldr	r3, [r3, #0]
    5b58:	1c5a      	adds	r2, r3, #1
    5b5a:	687b      	ldr	r3, [r7, #4]
    5b5c:	601a      	str	r2, [r3, #0]
}
    5b5e:	bf00      	nop
    5b60:	3714      	adds	r7, #20
    5b62:	46bd      	mov	sp, r7
    5b64:	bc80      	pop	{r7}
    5b66:	4770      	bx	lr

00005b68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    5b68:	b480      	push	{r7}
    5b6a:	b085      	sub	sp, #20
    5b6c:	af00      	add	r7, sp, #0
    5b6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    5b70:	687b      	ldr	r3, [r7, #4]
    5b72:	691b      	ldr	r3, [r3, #16]
    5b74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    5b76:	687b      	ldr	r3, [r7, #4]
    5b78:	685b      	ldr	r3, [r3, #4]
    5b7a:	687a      	ldr	r2, [r7, #4]
    5b7c:	6892      	ldr	r2, [r2, #8]
    5b7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    5b80:	687b      	ldr	r3, [r7, #4]
    5b82:	689b      	ldr	r3, [r3, #8]
    5b84:	687a      	ldr	r2, [r7, #4]
    5b86:	6852      	ldr	r2, [r2, #4]
    5b88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    5b8a:	68fb      	ldr	r3, [r7, #12]
    5b8c:	685b      	ldr	r3, [r3, #4]
    5b8e:	687a      	ldr	r2, [r7, #4]
    5b90:	429a      	cmp	r2, r3
    5b92:	d103      	bne.n	5b9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    5b94:	687b      	ldr	r3, [r7, #4]
    5b96:	689a      	ldr	r2, [r3, #8]
    5b98:	68fb      	ldr	r3, [r7, #12]
    5b9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    5b9c:	687b      	ldr	r3, [r7, #4]
    5b9e:	2200      	movs	r2, #0
    5ba0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    5ba2:	68fb      	ldr	r3, [r7, #12]
    5ba4:	681b      	ldr	r3, [r3, #0]
    5ba6:	1e5a      	subs	r2, r3, #1
    5ba8:	68fb      	ldr	r3, [r7, #12]
    5baa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    5bac:	68fb      	ldr	r3, [r7, #12]
    5bae:	681b      	ldr	r3, [r3, #0]
}
    5bb0:	4618      	mov	r0, r3
    5bb2:	3714      	adds	r7, #20
    5bb4:	46bd      	mov	sp, r7
    5bb6:	bc80      	pop	{r7}
    5bb8:	4770      	bx	lr
	...

00005bbc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    5bbc:	b580      	push	{r7, lr}
    5bbe:	b084      	sub	sp, #16
    5bc0:	af00      	add	r7, sp, #0
    5bc2:	6078      	str	r0, [r7, #4]
    5bc4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5bc6:	687b      	ldr	r3, [r7, #4]
    5bc8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    5bca:	f002 ffe9 	bl	8ba0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    5bce:	68fb      	ldr	r3, [r7, #12]
    5bd0:	681a      	ldr	r2, [r3, #0]
    5bd2:	68fb      	ldr	r3, [r7, #12]
    5bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5bd6:	68f9      	ldr	r1, [r7, #12]
    5bd8:	6c09      	ldr	r1, [r1, #64]	; 0x40
    5bda:	fb01 f303 	mul.w	r3, r1, r3
    5bde:	441a      	add	r2, r3
    5be0:	68fb      	ldr	r3, [r7, #12]
    5be2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    5be4:	68fb      	ldr	r3, [r7, #12]
    5be6:	2200      	movs	r2, #0
    5be8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    5bea:	68fb      	ldr	r3, [r7, #12]
    5bec:	681a      	ldr	r2, [r3, #0]
    5bee:	68fb      	ldr	r3, [r7, #12]
    5bf0:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    5bf2:	68fb      	ldr	r3, [r7, #12]
    5bf4:	681a      	ldr	r2, [r3, #0]
    5bf6:	68fb      	ldr	r3, [r7, #12]
    5bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5bfa:	3b01      	subs	r3, #1
    5bfc:	68f9      	ldr	r1, [r7, #12]
    5bfe:	6c09      	ldr	r1, [r1, #64]	; 0x40
    5c00:	fb01 f303 	mul.w	r3, r1, r3
    5c04:	441a      	add	r2, r3
    5c06:	68fb      	ldr	r3, [r7, #12]
    5c08:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    5c0a:	68fb      	ldr	r3, [r7, #12]
    5c0c:	22ff      	movs	r2, #255	; 0xff
    5c0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    5c12:	68fb      	ldr	r3, [r7, #12]
    5c14:	22ff      	movs	r2, #255	; 0xff
    5c16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    5c1a:	683b      	ldr	r3, [r7, #0]
    5c1c:	2b00      	cmp	r3, #0
    5c1e:	d114      	bne.n	5c4a <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    5c20:	68fb      	ldr	r3, [r7, #12]
    5c22:	691b      	ldr	r3, [r3, #16]
    5c24:	2b00      	cmp	r3, #0
    5c26:	d01a      	beq.n	5c5e <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    5c28:	68fb      	ldr	r3, [r7, #12]
    5c2a:	3310      	adds	r3, #16
    5c2c:	4618      	mov	r0, r3
    5c2e:	f001 fcbd 	bl	75ac <xTaskRemoveFromEventList>
    5c32:	4603      	mov	r3, r0
    5c34:	2b00      	cmp	r3, #0
    5c36:	d012      	beq.n	5c5e <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
    5c38:	4b0c      	ldr	r3, [pc, #48]	; (5c6c <xQueueGenericReset+0xb0>)
    5c3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5c3e:	601a      	str	r2, [r3, #0]
    5c40:	f3bf 8f4f 	dsb	sy
    5c44:	f3bf 8f6f 	isb	sy
    5c48:	e009      	b.n	5c5e <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    5c4a:	68fb      	ldr	r3, [r7, #12]
    5c4c:	3310      	adds	r3, #16
    5c4e:	4618      	mov	r0, r3
    5c50:	f7ff ff04 	bl	5a5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    5c54:	68fb      	ldr	r3, [r7, #12]
    5c56:	3324      	adds	r3, #36	; 0x24
    5c58:	4618      	mov	r0, r3
    5c5a:	f7ff feff 	bl	5a5c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    5c5e:	f002 ffb7 	bl	8bd0 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    5c62:	2301      	movs	r3, #1
}
    5c64:	4618      	mov	r0, r3
    5c66:	3710      	adds	r7, #16
    5c68:	46bd      	mov	sp, r7
    5c6a:	bd80      	pop	{r7, pc}
    5c6c:	e000ed04 	.word	0xe000ed04

00005c70 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    5c70:	b580      	push	{r7, lr}
    5c72:	b08a      	sub	sp, #40	; 0x28
    5c74:	af02      	add	r7, sp, #8
    5c76:	60f8      	str	r0, [r7, #12]
    5c78:	60b9      	str	r1, [r7, #8]
    5c7a:	4613      	mov	r3, r2
    5c7c:	71fb      	strb	r3, [r7, #7]
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
    5c7e:	68bb      	ldr	r3, [r7, #8]
    5c80:	2b00      	cmp	r3, #0
    5c82:	d102      	bne.n	5c8a <xQueueGenericCreate+0x1a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    5c84:	2300      	movs	r3, #0
    5c86:	61fb      	str	r3, [r7, #28]
    5c88:	e004      	b.n	5c94 <xQueueGenericCreate+0x24>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    5c8a:	68fb      	ldr	r3, [r7, #12]
    5c8c:	68ba      	ldr	r2, [r7, #8]
    5c8e:	fb02 f303 	mul.w	r3, r2, r3
    5c92:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    5c94:	69fb      	ldr	r3, [r7, #28]
    5c96:	3348      	adds	r3, #72	; 0x48
    5c98:	4618      	mov	r0, r3
    5c9a:	f7fa fa37 	bl	10c <pvPortMalloc>
    5c9e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
    5ca0:	69bb      	ldr	r3, [r7, #24]
    5ca2:	2b00      	cmp	r3, #0
    5ca4:	d00b      	beq.n	5cbe <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    5ca6:	69bb      	ldr	r3, [r7, #24]
    5ca8:	3348      	adds	r3, #72	; 0x48
    5caa:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    5cac:	79fa      	ldrb	r2, [r7, #7]
    5cae:	69bb      	ldr	r3, [r7, #24]
    5cb0:	9300      	str	r3, [sp, #0]
    5cb2:	4613      	mov	r3, r2
    5cb4:	697a      	ldr	r2, [r7, #20]
    5cb6:	68b9      	ldr	r1, [r7, #8]
    5cb8:	68f8      	ldr	r0, [r7, #12]
    5cba:	f000 f805 	bl	5cc8 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
    5cbe:	69bb      	ldr	r3, [r7, #24]
	}
    5cc0:	4618      	mov	r0, r3
    5cc2:	3720      	adds	r7, #32
    5cc4:	46bd      	mov	sp, r7
    5cc6:	bd80      	pop	{r7, pc}

00005cc8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    5cc8:	b580      	push	{r7, lr}
    5cca:	b084      	sub	sp, #16
    5ccc:	af00      	add	r7, sp, #0
    5cce:	60f8      	str	r0, [r7, #12]
    5cd0:	60b9      	str	r1, [r7, #8]
    5cd2:	607a      	str	r2, [r7, #4]
    5cd4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    5cd6:	68bb      	ldr	r3, [r7, #8]
    5cd8:	2b00      	cmp	r3, #0
    5cda:	d103      	bne.n	5ce4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    5cdc:	69bb      	ldr	r3, [r7, #24]
    5cde:	69ba      	ldr	r2, [r7, #24]
    5ce0:	601a      	str	r2, [r3, #0]
    5ce2:	e002      	b.n	5cea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    5ce4:	69bb      	ldr	r3, [r7, #24]
    5ce6:	687a      	ldr	r2, [r7, #4]
    5ce8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    5cea:	69bb      	ldr	r3, [r7, #24]
    5cec:	68fa      	ldr	r2, [r7, #12]
    5cee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    5cf0:	69bb      	ldr	r3, [r7, #24]
    5cf2:	68ba      	ldr	r2, [r7, #8]
    5cf4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    5cf6:	2101      	movs	r1, #1
    5cf8:	69b8      	ldr	r0, [r7, #24]
    5cfa:	f7ff ff5f 	bl	5bbc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    5cfe:	bf00      	nop
    5d00:	3710      	adds	r7, #16
    5d02:	46bd      	mov	sp, r7
    5d04:	bd80      	pop	{r7, pc}

00005d06 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    5d06:	b580      	push	{r7, lr}
    5d08:	b082      	sub	sp, #8
    5d0a:	af00      	add	r7, sp, #0
    5d0c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    5d0e:	687b      	ldr	r3, [r7, #4]
    5d10:	2b00      	cmp	r3, #0
    5d12:	d00e      	beq.n	5d32 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    5d14:	687b      	ldr	r3, [r7, #4]
    5d16:	2200      	movs	r2, #0
    5d18:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    5d1a:	687b      	ldr	r3, [r7, #4]
    5d1c:	2200      	movs	r2, #0
    5d1e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
    5d20:	687b      	ldr	r3, [r7, #4]
    5d22:	2200      	movs	r2, #0
    5d24:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    5d26:	2300      	movs	r3, #0
    5d28:	2200      	movs	r2, #0
    5d2a:	2100      	movs	r1, #0
    5d2c:	6878      	ldr	r0, [r7, #4]
    5d2e:	f000 f81c 	bl	5d6a <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    5d32:	bf00      	nop
    5d34:	3708      	adds	r7, #8
    5d36:	46bd      	mov	sp, r7
    5d38:	bd80      	pop	{r7, pc}

00005d3a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    5d3a:	b580      	push	{r7, lr}
    5d3c:	b086      	sub	sp, #24
    5d3e:	af00      	add	r7, sp, #0
    5d40:	4603      	mov	r3, r0
    5d42:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    5d44:	2301      	movs	r3, #1
    5d46:	617b      	str	r3, [r7, #20]
    5d48:	2300      	movs	r3, #0
    5d4a:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    5d4c:	79fb      	ldrb	r3, [r7, #7]
    5d4e:	461a      	mov	r2, r3
    5d50:	6939      	ldr	r1, [r7, #16]
    5d52:	6978      	ldr	r0, [r7, #20]
    5d54:	f7ff ff8c 	bl	5c70 <xQueueGenericCreate>
    5d58:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
    5d5a:	68f8      	ldr	r0, [r7, #12]
    5d5c:	f7ff ffd3 	bl	5d06 <prvInitialiseMutex>

		return pxNewQueue;
    5d60:	68fb      	ldr	r3, [r7, #12]
	}
    5d62:	4618      	mov	r0, r3
    5d64:	3718      	adds	r7, #24
    5d66:	46bd      	mov	sp, r7
    5d68:	bd80      	pop	{r7, pc}

00005d6a <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    5d6a:	b580      	push	{r7, lr}
    5d6c:	b08a      	sub	sp, #40	; 0x28
    5d6e:	af00      	add	r7, sp, #0
    5d70:	60f8      	str	r0, [r7, #12]
    5d72:	60b9      	str	r1, [r7, #8]
    5d74:	607a      	str	r2, [r7, #4]
    5d76:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    5d78:	2300      	movs	r3, #0
    5d7a:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5d7c:	68fb      	ldr	r3, [r7, #12]
    5d7e:	623b      	str	r3, [r7, #32]
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    5d80:	f002 ff0e 	bl	8ba0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    5d84:	6a3b      	ldr	r3, [r7, #32]
    5d86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    5d88:	6a3b      	ldr	r3, [r7, #32]
    5d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5d8c:	429a      	cmp	r2, r3
    5d8e:	d302      	bcc.n	5d96 <xQueueGenericSend+0x2c>
    5d90:	683b      	ldr	r3, [r7, #0]
    5d92:	2b02      	cmp	r3, #2
    5d94:	d129      	bne.n	5dea <xQueueGenericSend+0x80>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    5d96:	683a      	ldr	r2, [r7, #0]
    5d98:	68b9      	ldr	r1, [r7, #8]
    5d9a:	6a38      	ldr	r0, [r7, #32]
    5d9c:	f000 fc28 	bl	65f0 <prvCopyDataToQueue>
    5da0:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5da2:	6a3b      	ldr	r3, [r7, #32]
    5da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5da6:	2b00      	cmp	r3, #0
    5da8:	d010      	beq.n	5dcc <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5daa:	6a3b      	ldr	r3, [r7, #32]
    5dac:	3324      	adds	r3, #36	; 0x24
    5dae:	4618      	mov	r0, r3
    5db0:	f001 fbfc 	bl	75ac <xTaskRemoveFromEventList>
    5db4:	4603      	mov	r3, r0
    5db6:	2b00      	cmp	r3, #0
    5db8:	d013      	beq.n	5de2 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    5dba:	4b40      	ldr	r3, [pc, #256]	; (5ebc <xQueueGenericSend+0x152>)
    5dbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5dc0:	601a      	str	r2, [r3, #0]
    5dc2:	f3bf 8f4f 	dsb	sy
    5dc6:	f3bf 8f6f 	isb	sy
    5dca:	e00a      	b.n	5de2 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    5dcc:	69fb      	ldr	r3, [r7, #28]
    5dce:	2b00      	cmp	r3, #0
    5dd0:	d007      	beq.n	5de2 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    5dd2:	4b3a      	ldr	r3, [pc, #232]	; (5ebc <xQueueGenericSend+0x152>)
    5dd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5dd8:	601a      	str	r2, [r3, #0]
    5dda:	f3bf 8f4f 	dsb	sy
    5dde:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    5de2:	f002 fef5 	bl	8bd0 <vPortExitCritical>
				return pdPASS;
    5de6:	2301      	movs	r3, #1
    5de8:	e063      	b.n	5eb2 <xQueueGenericSend+0x148>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    5dea:	687b      	ldr	r3, [r7, #4]
    5dec:	2b00      	cmp	r3, #0
    5dee:	d103      	bne.n	5df8 <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    5df0:	f002 feee 	bl	8bd0 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    5df4:	2300      	movs	r3, #0
    5df6:	e05c      	b.n	5eb2 <xQueueGenericSend+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
    5df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5dfa:	2b00      	cmp	r3, #0
    5dfc:	d106      	bne.n	5e0c <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    5dfe:	f107 0314 	add.w	r3, r7, #20
    5e02:	4618      	mov	r0, r3
    5e04:	f001 fc80 	bl	7708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    5e08:	2301      	movs	r3, #1
    5e0a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    5e0c:	f002 fee0 	bl	8bd0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    5e10:	f001 f9c2 	bl	7198 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    5e14:	f002 fec4 	bl	8ba0 <vPortEnterCritical>
    5e18:	6a3b      	ldr	r3, [r7, #32]
    5e1a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    5e1e:	b25b      	sxtb	r3, r3
    5e20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5e24:	d103      	bne.n	5e2e <xQueueGenericSend+0xc4>
    5e26:	6a3b      	ldr	r3, [r7, #32]
    5e28:	2200      	movs	r2, #0
    5e2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    5e2e:	6a3b      	ldr	r3, [r7, #32]
    5e30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    5e34:	b25b      	sxtb	r3, r3
    5e36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5e3a:	d103      	bne.n	5e44 <xQueueGenericSend+0xda>
    5e3c:	6a3b      	ldr	r3, [r7, #32]
    5e3e:	2200      	movs	r2, #0
    5e40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    5e44:	f002 fec4 	bl	8bd0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    5e48:	1d3a      	adds	r2, r7, #4
    5e4a:	f107 0314 	add.w	r3, r7, #20
    5e4e:	4611      	mov	r1, r2
    5e50:	4618      	mov	r0, r3
    5e52:	f001 fc6f 	bl	7734 <xTaskCheckForTimeOut>
    5e56:	4603      	mov	r3, r0
    5e58:	2b00      	cmp	r3, #0
    5e5a:	d124      	bne.n	5ea6 <xQueueGenericSend+0x13c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    5e5c:	6a38      	ldr	r0, [r7, #32]
    5e5e:	f000 fcd2 	bl	6806 <prvIsQueueFull>
    5e62:	4603      	mov	r3, r0
    5e64:	2b00      	cmp	r3, #0
    5e66:	d018      	beq.n	5e9a <xQueueGenericSend+0x130>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    5e68:	6a3b      	ldr	r3, [r7, #32]
    5e6a:	3310      	adds	r3, #16
    5e6c:	687a      	ldr	r2, [r7, #4]
    5e6e:	4611      	mov	r1, r2
    5e70:	4618      	mov	r0, r3
    5e72:	f001 fb67 	bl	7544 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    5e76:	6a38      	ldr	r0, [r7, #32]
    5e78:	f000 fc4a 	bl	6710 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    5e7c:	f001 f99a 	bl	71b4 <xTaskResumeAll>
    5e80:	4603      	mov	r3, r0
    5e82:	2b00      	cmp	r3, #0
    5e84:	f47f af7c 	bne.w	5d80 <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
    5e88:	4b0c      	ldr	r3, [pc, #48]	; (5ebc <xQueueGenericSend+0x152>)
    5e8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5e8e:	601a      	str	r2, [r3, #0]
    5e90:	f3bf 8f4f 	dsb	sy
    5e94:	f3bf 8f6f 	isb	sy
    5e98:	e772      	b.n	5d80 <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    5e9a:	6a38      	ldr	r0, [r7, #32]
    5e9c:	f000 fc38 	bl	6710 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    5ea0:	f001 f988 	bl	71b4 <xTaskResumeAll>
    5ea4:	e76c      	b.n	5d80 <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    5ea6:	6a38      	ldr	r0, [r7, #32]
    5ea8:	f000 fc32 	bl	6710 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    5eac:	f001 f982 	bl	71b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    5eb0:	2300      	movs	r3, #0
		}
	}
}
    5eb2:	4618      	mov	r0, r3
    5eb4:	3728      	adds	r7, #40	; 0x28
    5eb6:	46bd      	mov	sp, r7
    5eb8:	bd80      	pop	{r7, pc}
    5eba:	bf00      	nop
    5ebc:	e000ed04 	.word	0xe000ed04

00005ec0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    5ec0:	b580      	push	{r7, lr}
    5ec2:	b08c      	sub	sp, #48	; 0x30
    5ec4:	af00      	add	r7, sp, #0
    5ec6:	60f8      	str	r0, [r7, #12]
    5ec8:	60b9      	str	r1, [r7, #8]
    5eca:	607a      	str	r2, [r7, #4]
    5ecc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5ece:	68fb      	ldr	r3, [r7, #12]
    5ed0:	62bb      	str	r3, [r7, #40]	; 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    5ed2:	f3ef 8211 	mrs	r2, BASEPRI
    5ed6:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    5eda:	f383 8811 	msr	BASEPRI, r3
    5ede:	f3bf 8f6f 	isb	sy
    5ee2:	f3bf 8f4f 	dsb	sy
    5ee6:	61fa      	str	r2, [r7, #28]
    5ee8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    5eea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    5eec:	627b      	str	r3, [r7, #36]	; 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    5eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5ef0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    5ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5ef6:	429a      	cmp	r2, r3
    5ef8:	d302      	bcc.n	5f00 <xQueueGenericSendFromISR+0x40>
    5efa:	683b      	ldr	r3, [r7, #0]
    5efc:	2b02      	cmp	r3, #2
    5efe:	d12c      	bne.n	5f5a <xQueueGenericSendFromISR+0x9a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    5f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5f02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    5f06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    5f0a:	683a      	ldr	r2, [r7, #0]
    5f0c:	68b9      	ldr	r1, [r7, #8]
    5f0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    5f10:	f000 fb6e 	bl	65f0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    5f14:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
    5f18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5f1c:	d112      	bne.n	5f44 <xQueueGenericSendFromISR+0x84>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5f22:	2b00      	cmp	r3, #0
    5f24:	d016      	beq.n	5f54 <xQueueGenericSendFromISR+0x94>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5f28:	3324      	adds	r3, #36	; 0x24
    5f2a:	4618      	mov	r0, r3
    5f2c:	f001 fb3e 	bl	75ac <xTaskRemoveFromEventList>
    5f30:	4603      	mov	r3, r0
    5f32:	2b00      	cmp	r3, #0
    5f34:	d00e      	beq.n	5f54 <xQueueGenericSendFromISR+0x94>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    5f36:	687b      	ldr	r3, [r7, #4]
    5f38:	2b00      	cmp	r3, #0
    5f3a:	d00b      	beq.n	5f54 <xQueueGenericSendFromISR+0x94>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    5f3c:	687b      	ldr	r3, [r7, #4]
    5f3e:	2201      	movs	r2, #1
    5f40:	601a      	str	r2, [r3, #0]
    5f42:	e007      	b.n	5f54 <xQueueGenericSendFromISR+0x94>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    5f44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    5f48:	3301      	adds	r3, #1
    5f4a:	b2db      	uxtb	r3, r3
    5f4c:	b25a      	sxtb	r2, r3
    5f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    5f50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
    5f54:	2301      	movs	r3, #1
    5f56:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
    5f58:	e001      	b.n	5f5e <xQueueGenericSendFromISR+0x9e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    5f5a:	2300      	movs	r3, #0
    5f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    5f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5f60:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    5f62:	697b      	ldr	r3, [r7, #20]
    5f64:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    5f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    5f6a:	4618      	mov	r0, r3
    5f6c:	3730      	adds	r7, #48	; 0x30
    5f6e:	46bd      	mov	sp, r7
    5f70:	bd80      	pop	{r7, pc}

00005f72 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    5f72:	b580      	push	{r7, lr}
    5f74:	b08a      	sub	sp, #40	; 0x28
    5f76:	af00      	add	r7, sp, #0
    5f78:	6078      	str	r0, [r7, #4]
    5f7a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5f7c:	687b      	ldr	r3, [r7, #4]
    5f7e:	623b      	str	r3, [r7, #32]
	__asm volatile
    5f80:	f3ef 8211 	mrs	r2, BASEPRI
    5f84:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    5f88:	f383 8811 	msr	BASEPRI, r3
    5f8c:	f3bf 8f6f 	isb	sy
    5f90:	f3bf 8f4f 	dsb	sy
    5f94:	613a      	str	r2, [r7, #16]
    5f96:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    5f98:	693b      	ldr	r3, [r7, #16]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    5f9a:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    5f9c:	6a3b      	ldr	r3, [r7, #32]
    5f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    5fa0:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    5fa2:	6a3b      	ldr	r3, [r7, #32]
    5fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5fa6:	69ba      	ldr	r2, [r7, #24]
    5fa8:	429a      	cmp	r2, r3
    5faa:	d229      	bcs.n	6000 <xQueueGiveFromISR+0x8e>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    5fac:	6a3b      	ldr	r3, [r7, #32]
    5fae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    5fb2:	75fb      	strb	r3, [r7, #23]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    5fb4:	69bb      	ldr	r3, [r7, #24]
    5fb6:	1c5a      	adds	r2, r3, #1
    5fb8:	6a3b      	ldr	r3, [r7, #32]
    5fba:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    5fbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
    5fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5fc4:	d112      	bne.n	5fec <xQueueGiveFromISR+0x7a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5fc6:	6a3b      	ldr	r3, [r7, #32]
    5fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5fca:	2b00      	cmp	r3, #0
    5fcc:	d015      	beq.n	5ffa <xQueueGiveFromISR+0x88>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5fce:	6a3b      	ldr	r3, [r7, #32]
    5fd0:	3324      	adds	r3, #36	; 0x24
    5fd2:	4618      	mov	r0, r3
    5fd4:	f001 faea 	bl	75ac <xTaskRemoveFromEventList>
    5fd8:	4603      	mov	r3, r0
    5fda:	2b00      	cmp	r3, #0
    5fdc:	d00d      	beq.n	5ffa <xQueueGiveFromISR+0x88>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    5fde:	683b      	ldr	r3, [r7, #0]
    5fe0:	2b00      	cmp	r3, #0
    5fe2:	d00a      	beq.n	5ffa <xQueueGiveFromISR+0x88>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    5fe4:	683b      	ldr	r3, [r7, #0]
    5fe6:	2201      	movs	r2, #1
    5fe8:	601a      	str	r2, [r3, #0]
    5fea:	e006      	b.n	5ffa <xQueueGiveFromISR+0x88>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    5fec:	7dfb      	ldrb	r3, [r7, #23]
    5fee:	3301      	adds	r3, #1
    5ff0:	b2db      	uxtb	r3, r3
    5ff2:	b25a      	sxtb	r2, r3
    5ff4:	6a3b      	ldr	r3, [r7, #32]
    5ff6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
    5ffa:	2301      	movs	r3, #1
    5ffc:	627b      	str	r3, [r7, #36]	; 0x24
    5ffe:	e001      	b.n	6004 <xQueueGiveFromISR+0x92>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    6000:	2300      	movs	r3, #0
    6002:	627b      	str	r3, [r7, #36]	; 0x24
    6004:	69fb      	ldr	r3, [r7, #28]
    6006:	60bb      	str	r3, [r7, #8]
	__asm volatile
    6008:	68bb      	ldr	r3, [r7, #8]
    600a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    600e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    6010:	4618      	mov	r0, r3
    6012:	3728      	adds	r7, #40	; 0x28
    6014:	46bd      	mov	sp, r7
    6016:	bd80      	pop	{r7, pc}

00006018 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    6018:	b580      	push	{r7, lr}
    601a:	b08a      	sub	sp, #40	; 0x28
    601c:	af00      	add	r7, sp, #0
    601e:	60f8      	str	r0, [r7, #12]
    6020:	60b9      	str	r1, [r7, #8]
    6022:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    6024:	2300      	movs	r3, #0
    6026:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6028:	68fb      	ldr	r3, [r7, #12]
    602a:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    602c:	f002 fdb8 	bl	8ba0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    6030:	6a3b      	ldr	r3, [r7, #32]
    6032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6034:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    6036:	69fb      	ldr	r3, [r7, #28]
    6038:	2b00      	cmp	r3, #0
    603a:	d01f      	beq.n	607c <xQueueReceive+0x64>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    603c:	68b9      	ldr	r1, [r7, #8]
    603e:	6a38      	ldr	r0, [r7, #32]
    6040:	f000 fb40 	bl	66c4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    6044:	69fb      	ldr	r3, [r7, #28]
    6046:	1e5a      	subs	r2, r3, #1
    6048:	6a3b      	ldr	r3, [r7, #32]
    604a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    604c:	6a3b      	ldr	r3, [r7, #32]
    604e:	691b      	ldr	r3, [r3, #16]
    6050:	2b00      	cmp	r3, #0
    6052:	d00f      	beq.n	6074 <xQueueReceive+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    6054:	6a3b      	ldr	r3, [r7, #32]
    6056:	3310      	adds	r3, #16
    6058:	4618      	mov	r0, r3
    605a:	f001 faa7 	bl	75ac <xTaskRemoveFromEventList>
    605e:	4603      	mov	r3, r0
    6060:	2b00      	cmp	r3, #0
    6062:	d007      	beq.n	6074 <xQueueReceive+0x5c>
					{
						queueYIELD_IF_USING_PREEMPTION();
    6064:	4b3c      	ldr	r3, [pc, #240]	; (6158 <xQueueReceive+0x140>)
    6066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    606a:	601a      	str	r2, [r3, #0]
    606c:	f3bf 8f4f 	dsb	sy
    6070:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    6074:	f002 fdac 	bl	8bd0 <vPortExitCritical>
				return pdPASS;
    6078:	2301      	movs	r3, #1
    607a:	e069      	b.n	6150 <xQueueReceive+0x138>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    607c:	687b      	ldr	r3, [r7, #4]
    607e:	2b00      	cmp	r3, #0
    6080:	d103      	bne.n	608a <xQueueReceive+0x72>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    6082:	f002 fda5 	bl	8bd0 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    6086:	2300      	movs	r3, #0
    6088:	e062      	b.n	6150 <xQueueReceive+0x138>
				}
				else if( xEntryTimeSet == pdFALSE )
    608a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    608c:	2b00      	cmp	r3, #0
    608e:	d106      	bne.n	609e <xQueueReceive+0x86>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    6090:	f107 0314 	add.w	r3, r7, #20
    6094:	4618      	mov	r0, r3
    6096:	f001 fb37 	bl	7708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    609a:	2301      	movs	r3, #1
    609c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    609e:	f002 fd97 	bl	8bd0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    60a2:	f001 f879 	bl	7198 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    60a6:	f002 fd7b 	bl	8ba0 <vPortEnterCritical>
    60aa:	6a3b      	ldr	r3, [r7, #32]
    60ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    60b0:	b25b      	sxtb	r3, r3
    60b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    60b6:	d103      	bne.n	60c0 <xQueueReceive+0xa8>
    60b8:	6a3b      	ldr	r3, [r7, #32]
    60ba:	2200      	movs	r2, #0
    60bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    60c0:	6a3b      	ldr	r3, [r7, #32]
    60c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    60c6:	b25b      	sxtb	r3, r3
    60c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    60cc:	d103      	bne.n	60d6 <xQueueReceive+0xbe>
    60ce:	6a3b      	ldr	r3, [r7, #32]
    60d0:	2200      	movs	r2, #0
    60d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    60d6:	f002 fd7b 	bl	8bd0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    60da:	1d3a      	adds	r2, r7, #4
    60dc:	f107 0314 	add.w	r3, r7, #20
    60e0:	4611      	mov	r1, r2
    60e2:	4618      	mov	r0, r3
    60e4:	f001 fb26 	bl	7734 <xTaskCheckForTimeOut>
    60e8:	4603      	mov	r3, r0
    60ea:	2b00      	cmp	r3, #0
    60ec:	d123      	bne.n	6136 <xQueueReceive+0x11e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    60ee:	6a38      	ldr	r0, [r7, #32]
    60f0:	f000 fb60 	bl	67b4 <prvIsQueueEmpty>
    60f4:	4603      	mov	r3, r0
    60f6:	2b00      	cmp	r3, #0
    60f8:	d017      	beq.n	612a <xQueueReceive+0x112>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    60fa:	6a3b      	ldr	r3, [r7, #32]
    60fc:	3324      	adds	r3, #36	; 0x24
    60fe:	687a      	ldr	r2, [r7, #4]
    6100:	4611      	mov	r1, r2
    6102:	4618      	mov	r0, r3
    6104:	f001 fa1e 	bl	7544 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    6108:	6a38      	ldr	r0, [r7, #32]
    610a:	f000 fb01 	bl	6710 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    610e:	f001 f851 	bl	71b4 <xTaskResumeAll>
    6112:	4603      	mov	r3, r0
    6114:	2b00      	cmp	r3, #0
    6116:	d189      	bne.n	602c <xQueueReceive+0x14>
				{
					portYIELD_WITHIN_API();
    6118:	4b0f      	ldr	r3, [pc, #60]	; (6158 <xQueueReceive+0x140>)
    611a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    611e:	601a      	str	r2, [r3, #0]
    6120:	f3bf 8f4f 	dsb	sy
    6124:	f3bf 8f6f 	isb	sy
    6128:	e780      	b.n	602c <xQueueReceive+0x14>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    612a:	6a38      	ldr	r0, [r7, #32]
    612c:	f000 faf0 	bl	6710 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    6130:	f001 f840 	bl	71b4 <xTaskResumeAll>
    6134:	e77a      	b.n	602c <xQueueReceive+0x14>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    6136:	6a38      	ldr	r0, [r7, #32]
    6138:	f000 faea 	bl	6710 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    613c:	f001 f83a 	bl	71b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6140:	6a38      	ldr	r0, [r7, #32]
    6142:	f000 fb37 	bl	67b4 <prvIsQueueEmpty>
    6146:	4603      	mov	r3, r0
    6148:	2b00      	cmp	r3, #0
    614a:	f43f af6f 	beq.w	602c <xQueueReceive+0x14>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    614e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    6150:	4618      	mov	r0, r3
    6152:	3728      	adds	r7, #40	; 0x28
    6154:	46bd      	mov	sp, r7
    6156:	bd80      	pop	{r7, pc}
    6158:	e000ed04 	.word	0xe000ed04

0000615c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    615c:	b580      	push	{r7, lr}
    615e:	b08a      	sub	sp, #40	; 0x28
    6160:	af00      	add	r7, sp, #0
    6162:	6078      	str	r0, [r7, #4]
    6164:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    6166:	2300      	movs	r3, #0
    6168:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    616a:	687b      	ldr	r3, [r7, #4]
    616c:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    616e:	2300      	movs	r3, #0
    6170:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    6172:	f002 fd15 	bl	8ba0 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    6176:	69fb      	ldr	r3, [r7, #28]
    6178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    617a:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    617c:	69bb      	ldr	r3, [r7, #24]
    617e:	2b00      	cmp	r3, #0
    6180:	d024      	beq.n	61cc <xQueueSemaphoreTake+0x70>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    6182:	69bb      	ldr	r3, [r7, #24]
    6184:	1e5a      	subs	r2, r3, #1
    6186:	69fb      	ldr	r3, [r7, #28]
    6188:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    618a:	69fb      	ldr	r3, [r7, #28]
    618c:	681b      	ldr	r3, [r3, #0]
    618e:	2b00      	cmp	r3, #0
    6190:	d104      	bne.n	619c <xQueueSemaphoreTake+0x40>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    6192:	f001 fd67 	bl	7c64 <pvTaskIncrementMutexHeldCount>
    6196:	4602      	mov	r2, r0
    6198:	69fb      	ldr	r3, [r7, #28]
    619a:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    619c:	69fb      	ldr	r3, [r7, #28]
    619e:	691b      	ldr	r3, [r3, #16]
    61a0:	2b00      	cmp	r3, #0
    61a2:	d00f      	beq.n	61c4 <xQueueSemaphoreTake+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    61a4:	69fb      	ldr	r3, [r7, #28]
    61a6:	3310      	adds	r3, #16
    61a8:	4618      	mov	r0, r3
    61aa:	f001 f9ff 	bl	75ac <xTaskRemoveFromEventList>
    61ae:	4603      	mov	r3, r0
    61b0:	2b00      	cmp	r3, #0
    61b2:	d007      	beq.n	61c4 <xQueueSemaphoreTake+0x68>
					{
						queueYIELD_IF_USING_PREEMPTION();
    61b4:	4b4c      	ldr	r3, [pc, #304]	; (62e8 <xQueueSemaphoreTake+0x18c>)
    61b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    61ba:	601a      	str	r2, [r3, #0]
    61bc:	f3bf 8f4f 	dsb	sy
    61c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    61c4:	f002 fd04 	bl	8bd0 <vPortExitCritical>
				return pdPASS;
    61c8:	2301      	movs	r3, #1
    61ca:	e089      	b.n	62e0 <xQueueSemaphoreTake+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    61cc:	683b      	ldr	r3, [r7, #0]
    61ce:	2b00      	cmp	r3, #0
    61d0:	d103      	bne.n	61da <xQueueSemaphoreTake+0x7e>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    61d2:	f002 fcfd 	bl	8bd0 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    61d6:	2300      	movs	r3, #0
    61d8:	e082      	b.n	62e0 <xQueueSemaphoreTake+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
    61da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    61dc:	2b00      	cmp	r3, #0
    61de:	d106      	bne.n	61ee <xQueueSemaphoreTake+0x92>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    61e0:	f107 030c 	add.w	r3, r7, #12
    61e4:	4618      	mov	r0, r3
    61e6:	f001 fa8f 	bl	7708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    61ea:	2301      	movs	r3, #1
    61ec:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    61ee:	f002 fcef 	bl	8bd0 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    61f2:	f000 ffd1 	bl	7198 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    61f6:	f002 fcd3 	bl	8ba0 <vPortEnterCritical>
    61fa:	69fb      	ldr	r3, [r7, #28]
    61fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    6200:	b25b      	sxtb	r3, r3
    6202:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    6206:	d103      	bne.n	6210 <xQueueSemaphoreTake+0xb4>
    6208:	69fb      	ldr	r3, [r7, #28]
    620a:	2200      	movs	r2, #0
    620c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    6210:	69fb      	ldr	r3, [r7, #28]
    6212:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    6216:	b25b      	sxtb	r3, r3
    6218:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    621c:	d103      	bne.n	6226 <xQueueSemaphoreTake+0xca>
    621e:	69fb      	ldr	r3, [r7, #28]
    6220:	2200      	movs	r2, #0
    6222:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    6226:	f002 fcd3 	bl	8bd0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    622a:	463a      	mov	r2, r7
    622c:	f107 030c 	add.w	r3, r7, #12
    6230:	4611      	mov	r1, r2
    6232:	4618      	mov	r0, r3
    6234:	f001 fa7e 	bl	7734 <xTaskCheckForTimeOut>
    6238:	4603      	mov	r3, r0
    623a:	2b00      	cmp	r3, #0
    623c:	d132      	bne.n	62a4 <xQueueSemaphoreTake+0x148>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    623e:	69f8      	ldr	r0, [r7, #28]
    6240:	f000 fab8 	bl	67b4 <prvIsQueueEmpty>
    6244:	4603      	mov	r3, r0
    6246:	2b00      	cmp	r3, #0
    6248:	d026      	beq.n	6298 <xQueueSemaphoreTake+0x13c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    624a:	69fb      	ldr	r3, [r7, #28]
    624c:	681b      	ldr	r3, [r3, #0]
    624e:	2b00      	cmp	r3, #0
    6250:	d109      	bne.n	6266 <xQueueSemaphoreTake+0x10a>
					{
						taskENTER_CRITICAL();
    6252:	f002 fca5 	bl	8ba0 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    6256:	69fb      	ldr	r3, [r7, #28]
    6258:	685b      	ldr	r3, [r3, #4]
    625a:	4618      	mov	r0, r3
    625c:	f001 fb82 	bl	7964 <xTaskPriorityInherit>
    6260:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
    6262:	f002 fcb5 	bl	8bd0 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    6266:	69fb      	ldr	r3, [r7, #28]
    6268:	3324      	adds	r3, #36	; 0x24
    626a:	683a      	ldr	r2, [r7, #0]
    626c:	4611      	mov	r1, r2
    626e:	4618      	mov	r0, r3
    6270:	f001 f968 	bl	7544 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    6274:	69f8      	ldr	r0, [r7, #28]
    6276:	f000 fa4b 	bl	6710 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    627a:	f000 ff9b 	bl	71b4 <xTaskResumeAll>
    627e:	4603      	mov	r3, r0
    6280:	2b00      	cmp	r3, #0
    6282:	f47f af76 	bne.w	6172 <xQueueSemaphoreTake+0x16>
				{
					portYIELD_WITHIN_API();
    6286:	4b18      	ldr	r3, [pc, #96]	; (62e8 <xQueueSemaphoreTake+0x18c>)
    6288:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    628c:	601a      	str	r2, [r3, #0]
    628e:	f3bf 8f4f 	dsb	sy
    6292:	f3bf 8f6f 	isb	sy
    6296:	e76c      	b.n	6172 <xQueueSemaphoreTake+0x16>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    6298:	69f8      	ldr	r0, [r7, #28]
    629a:	f000 fa39 	bl	6710 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    629e:	f000 ff89 	bl	71b4 <xTaskResumeAll>
    62a2:	e766      	b.n	6172 <xQueueSemaphoreTake+0x16>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    62a4:	69f8      	ldr	r0, [r7, #28]
    62a6:	f000 fa33 	bl	6710 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    62aa:	f000 ff83 	bl	71b4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    62ae:	69f8      	ldr	r0, [r7, #28]
    62b0:	f000 fa80 	bl	67b4 <prvIsQueueEmpty>
    62b4:	4603      	mov	r3, r0
    62b6:	2b00      	cmp	r3, #0
    62b8:	f43f af5b 	beq.w	6172 <xQueueSemaphoreTake+0x16>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    62bc:	6a3b      	ldr	r3, [r7, #32]
    62be:	2b00      	cmp	r3, #0
    62c0:	d00d      	beq.n	62de <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
    62c2:	f002 fc6d 	bl	8ba0 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    62c6:	69f8      	ldr	r0, [r7, #28]
    62c8:	f000 f97b 	bl	65c2 <prvGetDisinheritPriorityAfterTimeout>
    62cc:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
    62ce:	69fb      	ldr	r3, [r7, #28]
    62d0:	685b      	ldr	r3, [r3, #4]
    62d2:	6979      	ldr	r1, [r7, #20]
    62d4:	4618      	mov	r0, r3
    62d6:	f001 fc2f 	bl	7b38 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
    62da:	f002 fc79 	bl	8bd0 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    62de:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    62e0:	4618      	mov	r0, r3
    62e2:	3728      	adds	r7, #40	; 0x28
    62e4:	46bd      	mov	sp, r7
    62e6:	bd80      	pop	{r7, pc}
    62e8:	e000ed04 	.word	0xe000ed04

000062ec <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    62ec:	b580      	push	{r7, lr}
    62ee:	b08a      	sub	sp, #40	; 0x28
    62f0:	af00      	add	r7, sp, #0
    62f2:	60f8      	str	r0, [r7, #12]
    62f4:	60b9      	str	r1, [r7, #8]
    62f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    62f8:	2300      	movs	r3, #0
    62fa:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    62fc:	68fb      	ldr	r3, [r7, #12]
    62fe:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    6300:	f002 fc4e 	bl	8ba0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    6304:	6a3b      	ldr	r3, [r7, #32]
    6306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6308:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    630a:	69fb      	ldr	r3, [r7, #28]
    630c:	2b00      	cmp	r3, #0
    630e:	d021      	beq.n	6354 <xQueuePeek+0x68>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    6310:	6a3b      	ldr	r3, [r7, #32]
    6312:	68db      	ldr	r3, [r3, #12]
    6314:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    6316:	68b9      	ldr	r1, [r7, #8]
    6318:	6a38      	ldr	r0, [r7, #32]
    631a:	f000 f9d3 	bl	66c4 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    631e:	6a3b      	ldr	r3, [r7, #32]
    6320:	69ba      	ldr	r2, [r7, #24]
    6322:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    6324:	6a3b      	ldr	r3, [r7, #32]
    6326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6328:	2b00      	cmp	r3, #0
    632a:	d00f      	beq.n	634c <xQueuePeek+0x60>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    632c:	6a3b      	ldr	r3, [r7, #32]
    632e:	3324      	adds	r3, #36	; 0x24
    6330:	4618      	mov	r0, r3
    6332:	f001 f93b 	bl	75ac <xTaskRemoveFromEventList>
    6336:	4603      	mov	r3, r0
    6338:	2b00      	cmp	r3, #0
    633a:	d007      	beq.n	634c <xQueuePeek+0x60>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
    633c:	4b3c      	ldr	r3, [pc, #240]	; (6430 <xQueuePeek+0x144>)
    633e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6342:	601a      	str	r2, [r3, #0]
    6344:	f3bf 8f4f 	dsb	sy
    6348:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    634c:	f002 fc40 	bl	8bd0 <vPortExitCritical>
				return pdPASS;
    6350:	2301      	movs	r3, #1
    6352:	e069      	b.n	6428 <xQueuePeek+0x13c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    6354:	687b      	ldr	r3, [r7, #4]
    6356:	2b00      	cmp	r3, #0
    6358:	d103      	bne.n	6362 <xQueuePeek+0x76>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    635a:	f002 fc39 	bl	8bd0 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    635e:	2300      	movs	r3, #0
    6360:	e062      	b.n	6428 <xQueuePeek+0x13c>
				}
				else if( xEntryTimeSet == pdFALSE )
    6362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6364:	2b00      	cmp	r3, #0
    6366:	d106      	bne.n	6376 <xQueuePeek+0x8a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    6368:	f107 0310 	add.w	r3, r7, #16
    636c:	4618      	mov	r0, r3
    636e:	f001 f9cb 	bl	7708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    6372:	2301      	movs	r3, #1
    6374:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    6376:	f002 fc2b 	bl	8bd0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    637a:	f000 ff0d 	bl	7198 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    637e:	f002 fc0f 	bl	8ba0 <vPortEnterCritical>
    6382:	6a3b      	ldr	r3, [r7, #32]
    6384:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    6388:	b25b      	sxtb	r3, r3
    638a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    638e:	d103      	bne.n	6398 <xQueuePeek+0xac>
    6390:	6a3b      	ldr	r3, [r7, #32]
    6392:	2200      	movs	r2, #0
    6394:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    6398:	6a3b      	ldr	r3, [r7, #32]
    639a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    639e:	b25b      	sxtb	r3, r3
    63a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    63a4:	d103      	bne.n	63ae <xQueuePeek+0xc2>
    63a6:	6a3b      	ldr	r3, [r7, #32]
    63a8:	2200      	movs	r2, #0
    63aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    63ae:	f002 fc0f 	bl	8bd0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    63b2:	1d3a      	adds	r2, r7, #4
    63b4:	f107 0310 	add.w	r3, r7, #16
    63b8:	4611      	mov	r1, r2
    63ba:	4618      	mov	r0, r3
    63bc:	f001 f9ba 	bl	7734 <xTaskCheckForTimeOut>
    63c0:	4603      	mov	r3, r0
    63c2:	2b00      	cmp	r3, #0
    63c4:	d123      	bne.n	640e <xQueuePeek+0x122>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    63c6:	6a38      	ldr	r0, [r7, #32]
    63c8:	f000 f9f4 	bl	67b4 <prvIsQueueEmpty>
    63cc:	4603      	mov	r3, r0
    63ce:	2b00      	cmp	r3, #0
    63d0:	d017      	beq.n	6402 <xQueuePeek+0x116>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    63d2:	6a3b      	ldr	r3, [r7, #32]
    63d4:	3324      	adds	r3, #36	; 0x24
    63d6:	687a      	ldr	r2, [r7, #4]
    63d8:	4611      	mov	r1, r2
    63da:	4618      	mov	r0, r3
    63dc:	f001 f8b2 	bl	7544 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    63e0:	6a38      	ldr	r0, [r7, #32]
    63e2:	f000 f995 	bl	6710 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    63e6:	f000 fee5 	bl	71b4 <xTaskResumeAll>
    63ea:	4603      	mov	r3, r0
    63ec:	2b00      	cmp	r3, #0
    63ee:	d187      	bne.n	6300 <xQueuePeek+0x14>
				{
					portYIELD_WITHIN_API();
    63f0:	4b0f      	ldr	r3, [pc, #60]	; (6430 <xQueuePeek+0x144>)
    63f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    63f6:	601a      	str	r2, [r3, #0]
    63f8:	f3bf 8f4f 	dsb	sy
    63fc:	f3bf 8f6f 	isb	sy
    6400:	e77e      	b.n	6300 <xQueuePeek+0x14>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
    6402:	6a38      	ldr	r0, [r7, #32]
    6404:	f000 f984 	bl	6710 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    6408:	f000 fed4 	bl	71b4 <xTaskResumeAll>
    640c:	e778      	b.n	6300 <xQueuePeek+0x14>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
    640e:	6a38      	ldr	r0, [r7, #32]
    6410:	f000 f97e 	bl	6710 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    6414:	f000 fece 	bl	71b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6418:	6a38      	ldr	r0, [r7, #32]
    641a:	f000 f9cb 	bl	67b4 <prvIsQueueEmpty>
    641e:	4603      	mov	r3, r0
    6420:	2b00      	cmp	r3, #0
    6422:	f43f af6d 	beq.w	6300 <xQueuePeek+0x14>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    6426:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    6428:	4618      	mov	r0, r3
    642a:	3728      	adds	r7, #40	; 0x28
    642c:	46bd      	mov	sp, r7
    642e:	bd80      	pop	{r7, pc}
    6430:	e000ed04 	.word	0xe000ed04

00006434 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    6434:	b580      	push	{r7, lr}
    6436:	b08c      	sub	sp, #48	; 0x30
    6438:	af00      	add	r7, sp, #0
    643a:	60f8      	str	r0, [r7, #12]
    643c:	60b9      	str	r1, [r7, #8]
    643e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6440:	68fb      	ldr	r3, [r7, #12]
    6442:	62bb      	str	r3, [r7, #40]	; 0x28
	__asm volatile
    6444:	f3ef 8211 	mrs	r2, BASEPRI
    6448:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    644c:	f383 8811 	msr	BASEPRI, r3
    6450:	f3bf 8f6f 	isb	sy
    6454:	f3bf 8f4f 	dsb	sy
    6458:	61ba      	str	r2, [r7, #24]
    645a:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
    645c:	69bb      	ldr	r3, [r7, #24]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    645e:	627b      	str	r3, [r7, #36]	; 0x24
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    6460:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6464:	623b      	str	r3, [r7, #32]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    6466:	6a3b      	ldr	r3, [r7, #32]
    6468:	2b00      	cmp	r3, #0
    646a:	d02d      	beq.n	64c8 <xQueueReceiveFromISR+0x94>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
    646c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    646e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    6472:	77fb      	strb	r3, [r7, #31]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    6474:	68b9      	ldr	r1, [r7, #8]
    6476:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    6478:	f000 f924 	bl	66c4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    647c:	6a3b      	ldr	r3, [r7, #32]
    647e:	1e5a      	subs	r2, r3, #1
    6480:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6482:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
    6484:	f997 301f 	ldrsb.w	r3, [r7, #31]
    6488:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    648c:	d112      	bne.n	64b4 <xQueueReceiveFromISR+0x80>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    648e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6490:	691b      	ldr	r3, [r3, #16]
    6492:	2b00      	cmp	r3, #0
    6494:	d015      	beq.n	64c2 <xQueueReceiveFromISR+0x8e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    6496:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6498:	3310      	adds	r3, #16
    649a:	4618      	mov	r0, r3
    649c:	f001 f886 	bl	75ac <xTaskRemoveFromEventList>
    64a0:	4603      	mov	r3, r0
    64a2:	2b00      	cmp	r3, #0
    64a4:	d00d      	beq.n	64c2 <xQueueReceiveFromISR+0x8e>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    64a6:	687b      	ldr	r3, [r7, #4]
    64a8:	2b00      	cmp	r3, #0
    64aa:	d00a      	beq.n	64c2 <xQueueReceiveFromISR+0x8e>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    64ac:	687b      	ldr	r3, [r7, #4]
    64ae:	2201      	movs	r2, #1
    64b0:	601a      	str	r2, [r3, #0]
    64b2:	e006      	b.n	64c2 <xQueueReceiveFromISR+0x8e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
    64b4:	7ffb      	ldrb	r3, [r7, #31]
    64b6:	3301      	adds	r3, #1
    64b8:	b2db      	uxtb	r3, r3
    64ba:	b25a      	sxtb	r2, r3
    64bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    64be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
    64c2:	2301      	movs	r3, #1
    64c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    64c6:	e001      	b.n	64cc <xQueueReceiveFromISR+0x98>
		}
		else
		{
			xReturn = pdFAIL;
    64c8:	2300      	movs	r3, #0
    64ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    64cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    64ce:	613b      	str	r3, [r7, #16]
	__asm volatile
    64d0:	693b      	ldr	r3, [r7, #16]
    64d2:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    64d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    64d8:	4618      	mov	r0, r3
    64da:	3730      	adds	r7, #48	; 0x30
    64dc:	46bd      	mov	sp, r7
    64de:	bd80      	pop	{r7, pc}

000064e0 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    64e0:	b580      	push	{r7, lr}
    64e2:	b08a      	sub	sp, #40	; 0x28
    64e4:	af00      	add	r7, sp, #0
    64e6:	6078      	str	r0, [r7, #4]
    64e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    64ea:	687b      	ldr	r3, [r7, #4]
    64ec:	623b      	str	r3, [r7, #32]
	__asm volatile
    64ee:	f3ef 8211 	mrs	r2, BASEPRI
    64f2:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    64f6:	f383 8811 	msr	BASEPRI, r3
    64fa:	f3bf 8f6f 	isb	sy
    64fe:	f3bf 8f4f 	dsb	sy
    6502:	617a      	str	r2, [r7, #20]
    6504:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
    6506:	697b      	ldr	r3, [r7, #20]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    6508:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    650a:	6a3b      	ldr	r3, [r7, #32]
    650c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    650e:	2b00      	cmp	r3, #0
    6510:	d00c      	beq.n	652c <xQueuePeekFromISR+0x4c>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    6512:	6a3b      	ldr	r3, [r7, #32]
    6514:	68db      	ldr	r3, [r3, #12]
    6516:	61bb      	str	r3, [r7, #24]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    6518:	6839      	ldr	r1, [r7, #0]
    651a:	6a38      	ldr	r0, [r7, #32]
    651c:	f000 f8d2 	bl	66c4 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    6520:	6a3b      	ldr	r3, [r7, #32]
    6522:	69ba      	ldr	r2, [r7, #24]
    6524:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
    6526:	2301      	movs	r3, #1
    6528:	627b      	str	r3, [r7, #36]	; 0x24
    652a:	e001      	b.n	6530 <xQueuePeekFromISR+0x50>
		}
		else
		{
			xReturn = pdFAIL;
    652c:	2300      	movs	r3, #0
    652e:	627b      	str	r3, [r7, #36]	; 0x24
    6530:	69fb      	ldr	r3, [r7, #28]
    6532:	60fb      	str	r3, [r7, #12]
	__asm volatile
    6534:	68fb      	ldr	r3, [r7, #12]
    6536:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    653a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    653c:	4618      	mov	r0, r3
    653e:	3728      	adds	r7, #40	; 0x28
    6540:	46bd      	mov	sp, r7
    6542:	bd80      	pop	{r7, pc}

00006544 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    6544:	b580      	push	{r7, lr}
    6546:	b084      	sub	sp, #16
    6548:	af00      	add	r7, sp, #0
    654a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    654c:	f002 fb28 	bl	8ba0 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    6550:	687b      	ldr	r3, [r7, #4]
    6552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6554:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
    6556:	f002 fb3b 	bl	8bd0 <vPortExitCritical>

	return uxReturn;
    655a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    655c:	4618      	mov	r0, r3
    655e:	3710      	adds	r7, #16
    6560:	46bd      	mov	sp, r7
    6562:	bd80      	pop	{r7, pc}

00006564 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    6564:	b580      	push	{r7, lr}
    6566:	b084      	sub	sp, #16
    6568:	af00      	add	r7, sp, #0
    656a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    656c:	687b      	ldr	r3, [r7, #4]
    656e:	60fb      	str	r3, [r7, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    6570:	f002 fb16 	bl	8ba0 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    6574:	68fb      	ldr	r3, [r7, #12]
    6576:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    6578:	68fb      	ldr	r3, [r7, #12]
    657a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    657c:	1ad3      	subs	r3, r2, r3
    657e:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
    6580:	f002 fb26 	bl	8bd0 <vPortExitCritical>

	return uxReturn;
    6584:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    6586:	4618      	mov	r0, r3
    6588:	3710      	adds	r7, #16
    658a:	46bd      	mov	sp, r7
    658c:	bd80      	pop	{r7, pc}

0000658e <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    658e:	b480      	push	{r7}
    6590:	b085      	sub	sp, #20
    6592:	af00      	add	r7, sp, #0
    6594:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    6596:	687b      	ldr	r3, [r7, #4]
    6598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    659a:	60fb      	str	r3, [r7, #12]

	return uxReturn;
    659c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    659e:	4618      	mov	r0, r3
    65a0:	3714      	adds	r7, #20
    65a2:	46bd      	mov	sp, r7
    65a4:	bc80      	pop	{r7}
    65a6:	4770      	bx	lr

000065a8 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    65a8:	b580      	push	{r7, lr}
    65aa:	b084      	sub	sp, #16
    65ac:	af00      	add	r7, sp, #0
    65ae:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    65b0:	687b      	ldr	r3, [r7, #4]
    65b2:	60fb      	str	r3, [r7, #12]

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
    65b4:	68f8      	ldr	r0, [r7, #12]
    65b6:	f7f9 fdef 	bl	198 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
    65ba:	bf00      	nop
    65bc:	3710      	adds	r7, #16
    65be:	46bd      	mov	sp, r7
    65c0:	bd80      	pop	{r7, pc}

000065c2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
    65c2:	b480      	push	{r7}
    65c4:	b085      	sub	sp, #20
    65c6:	af00      	add	r7, sp, #0
    65c8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
    65ca:	687b      	ldr	r3, [r7, #4]
    65cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    65ce:	2b00      	cmp	r3, #0
    65d0:	d006      	beq.n	65e0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
    65d2:	687b      	ldr	r3, [r7, #4]
    65d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    65d6:	681b      	ldr	r3, [r3, #0]
    65d8:	f1c3 0305 	rsb	r3, r3, #5
    65dc:	60fb      	str	r3, [r7, #12]
    65de:	e001      	b.n	65e4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
    65e0:	2300      	movs	r3, #0
    65e2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
    65e4:	68fb      	ldr	r3, [r7, #12]
	}
    65e6:	4618      	mov	r0, r3
    65e8:	3714      	adds	r7, #20
    65ea:	46bd      	mov	sp, r7
    65ec:	bc80      	pop	{r7}
    65ee:	4770      	bx	lr

000065f0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    65f0:	b580      	push	{r7, lr}
    65f2:	b086      	sub	sp, #24
    65f4:	af00      	add	r7, sp, #0
    65f6:	60f8      	str	r0, [r7, #12]
    65f8:	60b9      	str	r1, [r7, #8]
    65fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
    65fc:	2300      	movs	r3, #0
    65fe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    6600:	68fb      	ldr	r3, [r7, #12]
    6602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6604:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    6606:	68fb      	ldr	r3, [r7, #12]
    6608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    660a:	2b00      	cmp	r3, #0
    660c:	d10d      	bne.n	662a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    660e:	68fb      	ldr	r3, [r7, #12]
    6610:	681b      	ldr	r3, [r3, #0]
    6612:	2b00      	cmp	r3, #0
    6614:	d14d      	bne.n	66b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    6616:	68fb      	ldr	r3, [r7, #12]
    6618:	685b      	ldr	r3, [r3, #4]
    661a:	4618      	mov	r0, r3
    661c:	f001 fa28 	bl	7a70 <xTaskPriorityDisinherit>
    6620:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
    6622:	68fb      	ldr	r3, [r7, #12]
    6624:	2200      	movs	r2, #0
    6626:	605a      	str	r2, [r3, #4]
    6628:	e043      	b.n	66b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    662a:	687b      	ldr	r3, [r7, #4]
    662c:	2b00      	cmp	r3, #0
    662e:	d119      	bne.n	6664 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    6630:	68fb      	ldr	r3, [r7, #12]
    6632:	6898      	ldr	r0, [r3, #8]
    6634:	68fb      	ldr	r3, [r7, #12]
    6636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6638:	461a      	mov	r2, r3
    663a:	68b9      	ldr	r1, [r7, #8]
    663c:	f002 fb40 	bl	8cc0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    6640:	68fb      	ldr	r3, [r7, #12]
    6642:	689a      	ldr	r2, [r3, #8]
    6644:	68fb      	ldr	r3, [r7, #12]
    6646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6648:	441a      	add	r2, r3
    664a:	68fb      	ldr	r3, [r7, #12]
    664c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    664e:	68fb      	ldr	r3, [r7, #12]
    6650:	689a      	ldr	r2, [r3, #8]
    6652:	68fb      	ldr	r3, [r7, #12]
    6654:	685b      	ldr	r3, [r3, #4]
    6656:	429a      	cmp	r2, r3
    6658:	d32b      	bcc.n	66b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    665a:	68fb      	ldr	r3, [r7, #12]
    665c:	681a      	ldr	r2, [r3, #0]
    665e:	68fb      	ldr	r3, [r7, #12]
    6660:	609a      	str	r2, [r3, #8]
    6662:	e026      	b.n	66b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6664:	68fb      	ldr	r3, [r7, #12]
    6666:	68d8      	ldr	r0, [r3, #12]
    6668:	68fb      	ldr	r3, [r7, #12]
    666a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    666c:	461a      	mov	r2, r3
    666e:	68b9      	ldr	r1, [r7, #8]
    6670:	f002 fb26 	bl	8cc0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    6674:	68fb      	ldr	r3, [r7, #12]
    6676:	68da      	ldr	r2, [r3, #12]
    6678:	68fb      	ldr	r3, [r7, #12]
    667a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    667c:	425b      	negs	r3, r3
    667e:	441a      	add	r2, r3
    6680:	68fb      	ldr	r3, [r7, #12]
    6682:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    6684:	68fb      	ldr	r3, [r7, #12]
    6686:	68da      	ldr	r2, [r3, #12]
    6688:	68fb      	ldr	r3, [r7, #12]
    668a:	681b      	ldr	r3, [r3, #0]
    668c:	429a      	cmp	r2, r3
    668e:	d207      	bcs.n	66a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    6690:	68fb      	ldr	r3, [r7, #12]
    6692:	685a      	ldr	r2, [r3, #4]
    6694:	68fb      	ldr	r3, [r7, #12]
    6696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6698:	425b      	negs	r3, r3
    669a:	441a      	add	r2, r3
    669c:	68fb      	ldr	r3, [r7, #12]
    669e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    66a0:	687b      	ldr	r3, [r7, #4]
    66a2:	2b02      	cmp	r3, #2
    66a4:	d105      	bne.n	66b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    66a6:	693b      	ldr	r3, [r7, #16]
    66a8:	2b00      	cmp	r3, #0
    66aa:	d002      	beq.n	66b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
    66ac:	693b      	ldr	r3, [r7, #16]
    66ae:	3b01      	subs	r3, #1
    66b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    66b2:	693b      	ldr	r3, [r7, #16]
    66b4:	1c5a      	adds	r2, r3, #1
    66b6:	68fb      	ldr	r3, [r7, #12]
    66b8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
    66ba:	697b      	ldr	r3, [r7, #20]
}
    66bc:	4618      	mov	r0, r3
    66be:	3718      	adds	r7, #24
    66c0:	46bd      	mov	sp, r7
    66c2:	bd80      	pop	{r7, pc}

000066c4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    66c4:	b580      	push	{r7, lr}
    66c6:	b082      	sub	sp, #8
    66c8:	af00      	add	r7, sp, #0
    66ca:	6078      	str	r0, [r7, #4]
    66cc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    66ce:	687b      	ldr	r3, [r7, #4]
    66d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    66d2:	2b00      	cmp	r3, #0
    66d4:	d018      	beq.n	6708 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    66d6:	687b      	ldr	r3, [r7, #4]
    66d8:	68da      	ldr	r2, [r3, #12]
    66da:	687b      	ldr	r3, [r7, #4]
    66dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    66de:	441a      	add	r2, r3
    66e0:	687b      	ldr	r3, [r7, #4]
    66e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    66e4:	687b      	ldr	r3, [r7, #4]
    66e6:	68da      	ldr	r2, [r3, #12]
    66e8:	687b      	ldr	r3, [r7, #4]
    66ea:	685b      	ldr	r3, [r3, #4]
    66ec:	429a      	cmp	r2, r3
    66ee:	d303      	bcc.n	66f8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    66f0:	687b      	ldr	r3, [r7, #4]
    66f2:	681a      	ldr	r2, [r3, #0]
    66f4:	687b      	ldr	r3, [r7, #4]
    66f6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    66f8:	687b      	ldr	r3, [r7, #4]
    66fa:	68d9      	ldr	r1, [r3, #12]
    66fc:	687b      	ldr	r3, [r7, #4]
    66fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6700:	461a      	mov	r2, r3
    6702:	6838      	ldr	r0, [r7, #0]
    6704:	f002 fadc 	bl	8cc0 <memcpy>
	}
}
    6708:	bf00      	nop
    670a:	3708      	adds	r7, #8
    670c:	46bd      	mov	sp, r7
    670e:	bd80      	pop	{r7, pc}

00006710 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    6710:	b580      	push	{r7, lr}
    6712:	b084      	sub	sp, #16
    6714:	af00      	add	r7, sp, #0
    6716:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    6718:	f002 fa42 	bl	8ba0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
    671c:	687b      	ldr	r3, [r7, #4]
    671e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    6722:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
    6724:	e011      	b.n	674a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    6726:	687b      	ldr	r3, [r7, #4]
    6728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    672a:	2b00      	cmp	r3, #0
    672c:	d012      	beq.n	6754 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    672e:	687b      	ldr	r3, [r7, #4]
    6730:	3324      	adds	r3, #36	; 0x24
    6732:	4618      	mov	r0, r3
    6734:	f000 ff3a 	bl	75ac <xTaskRemoveFromEventList>
    6738:	4603      	mov	r3, r0
    673a:	2b00      	cmp	r3, #0
    673c:	d001      	beq.n	6742 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
    673e:	f001 f83f 	bl	77c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
    6742:	7bfb      	ldrb	r3, [r7, #15]
    6744:	3b01      	subs	r3, #1
    6746:	b2db      	uxtb	r3, r3
    6748:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
    674a:	f997 300f 	ldrsb.w	r3, [r7, #15]
    674e:	2b00      	cmp	r3, #0
    6750:	dce9      	bgt.n	6726 <prvUnlockQueue+0x16>
    6752:	e000      	b.n	6756 <prvUnlockQueue+0x46>
					break;
    6754:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
    6756:	687b      	ldr	r3, [r7, #4]
    6758:	22ff      	movs	r2, #255	; 0xff
    675a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
    675e:	f002 fa37 	bl	8bd0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    6762:	f002 fa1d 	bl	8ba0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
    6766:	687b      	ldr	r3, [r7, #4]
    6768:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    676c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
    676e:	e011      	b.n	6794 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    6770:	687b      	ldr	r3, [r7, #4]
    6772:	691b      	ldr	r3, [r3, #16]
    6774:	2b00      	cmp	r3, #0
    6776:	d012      	beq.n	679e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    6778:	687b      	ldr	r3, [r7, #4]
    677a:	3310      	adds	r3, #16
    677c:	4618      	mov	r0, r3
    677e:	f000 ff15 	bl	75ac <xTaskRemoveFromEventList>
    6782:	4603      	mov	r3, r0
    6784:	2b00      	cmp	r3, #0
    6786:	d001      	beq.n	678c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
    6788:	f001 f81a 	bl	77c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
    678c:	7bbb      	ldrb	r3, [r7, #14]
    678e:	3b01      	subs	r3, #1
    6790:	b2db      	uxtb	r3, r3
    6792:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
    6794:	f997 300e 	ldrsb.w	r3, [r7, #14]
    6798:	2b00      	cmp	r3, #0
    679a:	dce9      	bgt.n	6770 <prvUnlockQueue+0x60>
    679c:	e000      	b.n	67a0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
    679e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
    67a0:	687b      	ldr	r3, [r7, #4]
    67a2:	22ff      	movs	r2, #255	; 0xff
    67a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
    67a8:	f002 fa12 	bl	8bd0 <vPortExitCritical>
}
    67ac:	bf00      	nop
    67ae:	3710      	adds	r7, #16
    67b0:	46bd      	mov	sp, r7
    67b2:	bd80      	pop	{r7, pc}

000067b4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    67b4:	b580      	push	{r7, lr}
    67b6:	b084      	sub	sp, #16
    67b8:	af00      	add	r7, sp, #0
    67ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    67bc:	f002 f9f0 	bl	8ba0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    67c0:	687b      	ldr	r3, [r7, #4]
    67c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    67c4:	2b00      	cmp	r3, #0
    67c6:	d102      	bne.n	67ce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
    67c8:	2301      	movs	r3, #1
    67ca:	60fb      	str	r3, [r7, #12]
    67cc:	e001      	b.n	67d2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
    67ce:	2300      	movs	r3, #0
    67d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    67d2:	f002 f9fd 	bl	8bd0 <vPortExitCritical>

	return xReturn;
    67d6:	68fb      	ldr	r3, [r7, #12]
}
    67d8:	4618      	mov	r0, r3
    67da:	3710      	adds	r7, #16
    67dc:	46bd      	mov	sp, r7
    67de:	bd80      	pop	{r7, pc}

000067e0 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    67e0:	b480      	push	{r7}
    67e2:	b085      	sub	sp, #20
    67e4:	af00      	add	r7, sp, #0
    67e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    67e8:	687b      	ldr	r3, [r7, #4]
    67ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    67ec:	2b00      	cmp	r3, #0
    67ee:	d102      	bne.n	67f6 <xQueueIsQueueEmptyFromISR+0x16>
	{
		xReturn = pdTRUE;
    67f0:	2301      	movs	r3, #1
    67f2:	60fb      	str	r3, [r7, #12]
    67f4:	e001      	b.n	67fa <xQueueIsQueueEmptyFromISR+0x1a>
	}
	else
	{
		xReturn = pdFALSE;
    67f6:	2300      	movs	r3, #0
    67f8:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    67fa:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    67fc:	4618      	mov	r0, r3
    67fe:	3714      	adds	r7, #20
    6800:	46bd      	mov	sp, r7
    6802:	bc80      	pop	{r7}
    6804:	4770      	bx	lr

00006806 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    6806:	b580      	push	{r7, lr}
    6808:	b084      	sub	sp, #16
    680a:	af00      	add	r7, sp, #0
    680c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    680e:	f002 f9c7 	bl	8ba0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    6812:	687b      	ldr	r3, [r7, #4]
    6814:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6816:	687b      	ldr	r3, [r7, #4]
    6818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    681a:	429a      	cmp	r2, r3
    681c:	d102      	bne.n	6824 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
    681e:	2301      	movs	r3, #1
    6820:	60fb      	str	r3, [r7, #12]
    6822:	e001      	b.n	6828 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
    6824:	2300      	movs	r3, #0
    6826:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    6828:	f002 f9d2 	bl	8bd0 <vPortExitCritical>

	return xReturn;
    682c:	68fb      	ldr	r3, [r7, #12]
}
    682e:	4618      	mov	r0, r3
    6830:	3710      	adds	r7, #16
    6832:	46bd      	mov	sp, r7
    6834:	bd80      	pop	{r7, pc}

00006836 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    6836:	b480      	push	{r7}
    6838:	b085      	sub	sp, #20
    683a:	af00      	add	r7, sp, #0
    683c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    683e:	687b      	ldr	r3, [r7, #4]
    6840:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6842:	687b      	ldr	r3, [r7, #4]
    6844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6846:	429a      	cmp	r2, r3
    6848:	d102      	bne.n	6850 <xQueueIsQueueFullFromISR+0x1a>
	{
		xReturn = pdTRUE;
    684a:	2301      	movs	r3, #1
    684c:	60fb      	str	r3, [r7, #12]
    684e:	e001      	b.n	6854 <xQueueIsQueueFullFromISR+0x1e>
	}
	else
	{
		xReturn = pdFALSE;
    6850:	2300      	movs	r3, #0
    6852:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    6854:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    6856:	4618      	mov	r0, r3
    6858:	3714      	adds	r7, #20
    685a:	46bd      	mov	sp, r7
    685c:	bc80      	pop	{r7}
    685e:	4770      	bx	lr

00006860 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
    6860:	b580      	push	{r7, lr}
    6862:	b08c      	sub	sp, #48	; 0x30
    6864:	af04      	add	r7, sp, #16
    6866:	60f8      	str	r0, [r7, #12]
    6868:	60b9      	str	r1, [r7, #8]
    686a:	603b      	str	r3, [r7, #0]
    686c:	4613      	mov	r3, r2
    686e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6870:	88fb      	ldrh	r3, [r7, #6]
    6872:	009b      	lsls	r3, r3, #2
    6874:	4618      	mov	r0, r3
    6876:	f7f9 fc49 	bl	10c <pvPortMalloc>
    687a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
    687c:	697b      	ldr	r3, [r7, #20]
    687e:	2b00      	cmp	r3, #0
    6880:	d00e      	beq.n	68a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    6882:	2054      	movs	r0, #84	; 0x54
    6884:	f7f9 fc42 	bl	10c <pvPortMalloc>
    6888:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
    688a:	69fb      	ldr	r3, [r7, #28]
    688c:	2b00      	cmp	r3, #0
    688e:	d003      	beq.n	6898 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
    6890:	69fb      	ldr	r3, [r7, #28]
    6892:	697a      	ldr	r2, [r7, #20]
    6894:	631a      	str	r2, [r3, #48]	; 0x30
    6896:	e005      	b.n	68a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
    6898:	6978      	ldr	r0, [r7, #20]
    689a:	f7f9 fc7d 	bl	198 <vPortFree>
    689e:	e001      	b.n	68a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
    68a0:	2300      	movs	r3, #0
    68a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
    68a4:	69fb      	ldr	r3, [r7, #28]
    68a6:	2b00      	cmp	r3, #0
    68a8:	d013      	beq.n	68d2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
    68aa:	88fa      	ldrh	r2, [r7, #6]
    68ac:	2300      	movs	r3, #0
    68ae:	9303      	str	r3, [sp, #12]
    68b0:	69fb      	ldr	r3, [r7, #28]
    68b2:	9302      	str	r3, [sp, #8]
    68b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    68b6:	9301      	str	r3, [sp, #4]
    68b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    68ba:	9300      	str	r3, [sp, #0]
    68bc:	683b      	ldr	r3, [r7, #0]
    68be:	68b9      	ldr	r1, [r7, #8]
    68c0:	68f8      	ldr	r0, [r7, #12]
    68c2:	f000 f80e 	bl	68e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
    68c6:	69f8      	ldr	r0, [r7, #28]
    68c8:	f000 f87a 	bl	69c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
    68cc:	2301      	movs	r3, #1
    68ce:	61bb      	str	r3, [r7, #24]
    68d0:	e002      	b.n	68d8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    68d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    68d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
    68d8:	69bb      	ldr	r3, [r7, #24]
	}
    68da:	4618      	mov	r0, r3
    68dc:	3720      	adds	r7, #32
    68de:	46bd      	mov	sp, r7
    68e0:	bd80      	pop	{r7, pc}

000068e2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
    68e2:	b580      	push	{r7, lr}
    68e4:	b086      	sub	sp, #24
    68e6:	af00      	add	r7, sp, #0
    68e8:	60f8      	str	r0, [r7, #12]
    68ea:	60b9      	str	r1, [r7, #8]
    68ec:	607a      	str	r2, [r7, #4]
    68ee:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    68f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    68f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    68f4:	687b      	ldr	r3, [r7, #4]
    68f6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    68fa:	3b01      	subs	r3, #1
    68fc:	009b      	lsls	r3, r3, #2
    68fe:	4413      	add	r3, r2
    6900:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    6902:	693b      	ldr	r3, [r7, #16]
    6904:	f023 0307 	bic.w	r3, r3, #7
    6908:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    690a:	2300      	movs	r3, #0
    690c:	617b      	str	r3, [r7, #20]
    690e:	e012      	b.n	6936 <prvInitialiseNewTask+0x54>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    6910:	68ba      	ldr	r2, [r7, #8]
    6912:	697b      	ldr	r3, [r7, #20]
    6914:	4413      	add	r3, r2
    6916:	7819      	ldrb	r1, [r3, #0]
    6918:	6aba      	ldr	r2, [r7, #40]	; 0x28
    691a:	697b      	ldr	r3, [r7, #20]
    691c:	4413      	add	r3, r2
    691e:	3334      	adds	r3, #52	; 0x34
    6920:	460a      	mov	r2, r1
    6922:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    6924:	68ba      	ldr	r2, [r7, #8]
    6926:	697b      	ldr	r3, [r7, #20]
    6928:	4413      	add	r3, r2
    692a:	781b      	ldrb	r3, [r3, #0]
    692c:	2b00      	cmp	r3, #0
    692e:	d006      	beq.n	693e <prvInitialiseNewTask+0x5c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    6930:	697b      	ldr	r3, [r7, #20]
    6932:	3301      	adds	r3, #1
    6934:	617b      	str	r3, [r7, #20]
    6936:	697b      	ldr	r3, [r7, #20]
    6938:	2b0f      	cmp	r3, #15
    693a:	d9e9      	bls.n	6910 <prvInitialiseNewTask+0x2e>
    693c:	e000      	b.n	6940 <prvInitialiseNewTask+0x5e>
		{
			break;
    693e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    6940:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6942:	2200      	movs	r2, #0
    6944:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    6948:	6a3b      	ldr	r3, [r7, #32]
    694a:	2b04      	cmp	r3, #4
    694c:	d901      	bls.n	6952 <prvInitialiseNewTask+0x70>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    694e:	2304      	movs	r3, #4
    6950:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
    6952:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6954:	6a3a      	ldr	r2, [r7, #32]
    6956:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
    6958:	6abb      	ldr	r3, [r7, #40]	; 0x28
    695a:	6a3a      	ldr	r2, [r7, #32]
    695c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
    695e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6960:	2200      	movs	r2, #0
    6962:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    6964:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6966:	3304      	adds	r3, #4
    6968:	4618      	mov	r0, r3
    696a:	f7ff f896 	bl	5a9a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    696e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6970:	3318      	adds	r3, #24
    6972:	4618      	mov	r0, r3
    6974:	f7ff f891 	bl	5a9a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    6978:	6abb      	ldr	r3, [r7, #40]	; 0x28
    697a:	6aba      	ldr	r2, [r7, #40]	; 0x28
    697c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    697e:	6a3b      	ldr	r3, [r7, #32]
    6980:	f1c3 0205 	rsb	r2, r3, #5
    6984:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6986:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    6988:	6abb      	ldr	r3, [r7, #40]	; 0x28
    698a:	6aba      	ldr	r2, [r7, #40]	; 0x28
    698c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
    698e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6990:	2200      	movs	r2, #0
    6992:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    6994:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6996:	2200      	movs	r2, #0
    6998:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    699c:	683a      	ldr	r2, [r7, #0]
    699e:	68f9      	ldr	r1, [r7, #12]
    69a0:	6938      	ldr	r0, [r7, #16]
    69a2:	f002 f86d 	bl	8a80 <pxPortInitialiseStack>
    69a6:	4602      	mov	r2, r0
    69a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    69aa:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
    69ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    69ae:	2b00      	cmp	r3, #0
    69b0:	d002      	beq.n	69b8 <prvInitialiseNewTask+0xd6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    69b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    69b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
    69b6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    69b8:	bf00      	nop
    69ba:	3718      	adds	r7, #24
    69bc:	46bd      	mov	sp, r7
    69be:	bd80      	pop	{r7, pc}

000069c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
    69c0:	b580      	push	{r7, lr}
    69c2:	b082      	sub	sp, #8
    69c4:	af00      	add	r7, sp, #0
    69c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
    69c8:	f002 f8ea 	bl	8ba0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
    69cc:	4b2a      	ldr	r3, [pc, #168]	; (6a78 <prvAddNewTaskToReadyList+0xb8>)
    69ce:	681b      	ldr	r3, [r3, #0]
    69d0:	3301      	adds	r3, #1
    69d2:	4a29      	ldr	r2, [pc, #164]	; (6a78 <prvAddNewTaskToReadyList+0xb8>)
    69d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
    69d6:	4b29      	ldr	r3, [pc, #164]	; (6a7c <prvAddNewTaskToReadyList+0xbc>)
    69d8:	681b      	ldr	r3, [r3, #0]
    69da:	2b00      	cmp	r3, #0
    69dc:	d109      	bne.n	69f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
    69de:	4a27      	ldr	r2, [pc, #156]	; (6a7c <prvAddNewTaskToReadyList+0xbc>)
    69e0:	687b      	ldr	r3, [r7, #4]
    69e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    69e4:	4b24      	ldr	r3, [pc, #144]	; (6a78 <prvAddNewTaskToReadyList+0xb8>)
    69e6:	681b      	ldr	r3, [r3, #0]
    69e8:	2b01      	cmp	r3, #1
    69ea:	d110      	bne.n	6a0e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
    69ec:	f000 ff0c 	bl	7808 <prvInitialiseTaskLists>
    69f0:	e00d      	b.n	6a0e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
    69f2:	4b23      	ldr	r3, [pc, #140]	; (6a80 <prvAddNewTaskToReadyList+0xc0>)
    69f4:	681b      	ldr	r3, [r3, #0]
    69f6:	2b00      	cmp	r3, #0
    69f8:	d109      	bne.n	6a0e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    69fa:	4b20      	ldr	r3, [pc, #128]	; (6a7c <prvAddNewTaskToReadyList+0xbc>)
    69fc:	681b      	ldr	r3, [r3, #0]
    69fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6a00:	687b      	ldr	r3, [r7, #4]
    6a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6a04:	429a      	cmp	r2, r3
    6a06:	d802      	bhi.n	6a0e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
    6a08:	4a1c      	ldr	r2, [pc, #112]	; (6a7c <prvAddNewTaskToReadyList+0xbc>)
    6a0a:	687b      	ldr	r3, [r7, #4]
    6a0c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
    6a0e:	4b1d      	ldr	r3, [pc, #116]	; (6a84 <prvAddNewTaskToReadyList+0xc4>)
    6a10:	681b      	ldr	r3, [r3, #0]
    6a12:	3301      	adds	r3, #1
    6a14:	4a1b      	ldr	r2, [pc, #108]	; (6a84 <prvAddNewTaskToReadyList+0xc4>)
    6a16:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
    6a18:	687b      	ldr	r3, [r7, #4]
    6a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6a1c:	2201      	movs	r2, #1
    6a1e:	409a      	lsls	r2, r3
    6a20:	4b19      	ldr	r3, [pc, #100]	; (6a88 <prvAddNewTaskToReadyList+0xc8>)
    6a22:	681b      	ldr	r3, [r3, #0]
    6a24:	4313      	orrs	r3, r2
    6a26:	4a18      	ldr	r2, [pc, #96]	; (6a88 <prvAddNewTaskToReadyList+0xc8>)
    6a28:	6013      	str	r3, [r2, #0]
    6a2a:	687b      	ldr	r3, [r7, #4]
    6a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6a2e:	4613      	mov	r3, r2
    6a30:	009b      	lsls	r3, r3, #2
    6a32:	4413      	add	r3, r2
    6a34:	009b      	lsls	r3, r3, #2
    6a36:	4a15      	ldr	r2, [pc, #84]	; (6a8c <prvAddNewTaskToReadyList+0xcc>)
    6a38:	441a      	add	r2, r3
    6a3a:	687b      	ldr	r3, [r7, #4]
    6a3c:	3304      	adds	r3, #4
    6a3e:	4619      	mov	r1, r3
    6a40:	4610      	mov	r0, r2
    6a42:	f7ff f836 	bl	5ab2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
    6a46:	f002 f8c3 	bl	8bd0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
    6a4a:	4b0d      	ldr	r3, [pc, #52]	; (6a80 <prvAddNewTaskToReadyList+0xc0>)
    6a4c:	681b      	ldr	r3, [r3, #0]
    6a4e:	2b00      	cmp	r3, #0
    6a50:	d00e      	beq.n	6a70 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    6a52:	4b0a      	ldr	r3, [pc, #40]	; (6a7c <prvAddNewTaskToReadyList+0xbc>)
    6a54:	681b      	ldr	r3, [r3, #0]
    6a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6a58:	687b      	ldr	r3, [r7, #4]
    6a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6a5c:	429a      	cmp	r2, r3
    6a5e:	d207      	bcs.n	6a70 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
    6a60:	4b0b      	ldr	r3, [pc, #44]	; (6a90 <prvAddNewTaskToReadyList+0xd0>)
    6a62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6a66:	601a      	str	r2, [r3, #0]
    6a68:	f3bf 8f4f 	dsb	sy
    6a6c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    6a70:	bf00      	nop
    6a72:	3708      	adds	r7, #8
    6a74:	46bd      	mov	sp, r7
    6a76:	bd80      	pop	{r7, pc}
    6a78:	2000450c 	.word	0x2000450c
    6a7c:	20004434 	.word	0x20004434
    6a80:	20004518 	.word	0x20004518
    6a84:	20004528 	.word	0x20004528
    6a88:	20004514 	.word	0x20004514
    6a8c:	20004438 	.word	0x20004438
    6a90:	e000ed04 	.word	0xe000ed04

00006a94 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    6a94:	b580      	push	{r7, lr}
    6a96:	b084      	sub	sp, #16
    6a98:	af00      	add	r7, sp, #0
    6a9a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    6a9c:	f002 f880 	bl	8ba0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    6aa0:	687b      	ldr	r3, [r7, #4]
    6aa2:	2b00      	cmp	r3, #0
    6aa4:	d102      	bne.n	6aac <vTaskDelete+0x18>
    6aa6:	4b31      	ldr	r3, [pc, #196]	; (6b6c <vTaskDelete+0xd8>)
    6aa8:	681b      	ldr	r3, [r3, #0]
    6aaa:	e000      	b.n	6aae <vTaskDelete+0x1a>
    6aac:	687b      	ldr	r3, [r7, #4]
    6aae:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6ab0:	68fb      	ldr	r3, [r7, #12]
    6ab2:	3304      	adds	r3, #4
    6ab4:	4618      	mov	r0, r3
    6ab6:	f7ff f857 	bl	5b68 <uxListRemove>
    6aba:	4603      	mov	r3, r0
    6abc:	2b00      	cmp	r3, #0
    6abe:	d115      	bne.n	6aec <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    6ac0:	68fb      	ldr	r3, [r7, #12]
    6ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6ac4:	492a      	ldr	r1, [pc, #168]	; (6b70 <vTaskDelete+0xdc>)
    6ac6:	4613      	mov	r3, r2
    6ac8:	009b      	lsls	r3, r3, #2
    6aca:	4413      	add	r3, r2
    6acc:	009b      	lsls	r3, r3, #2
    6ace:	440b      	add	r3, r1
    6ad0:	681b      	ldr	r3, [r3, #0]
    6ad2:	2b00      	cmp	r3, #0
    6ad4:	d10a      	bne.n	6aec <vTaskDelete+0x58>
    6ad6:	68fb      	ldr	r3, [r7, #12]
    6ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6ada:	2201      	movs	r2, #1
    6adc:	fa02 f303 	lsl.w	r3, r2, r3
    6ae0:	43da      	mvns	r2, r3
    6ae2:	4b24      	ldr	r3, [pc, #144]	; (6b74 <vTaskDelete+0xe0>)
    6ae4:	681b      	ldr	r3, [r3, #0]
    6ae6:	4013      	ands	r3, r2
    6ae8:	4a22      	ldr	r2, [pc, #136]	; (6b74 <vTaskDelete+0xe0>)
    6aea:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    6aec:	68fb      	ldr	r3, [r7, #12]
    6aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6af0:	2b00      	cmp	r3, #0
    6af2:	d004      	beq.n	6afe <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    6af4:	68fb      	ldr	r3, [r7, #12]
    6af6:	3318      	adds	r3, #24
    6af8:	4618      	mov	r0, r3
    6afa:	f7ff f835 	bl	5b68 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
    6afe:	4b1e      	ldr	r3, [pc, #120]	; (6b78 <vTaskDelete+0xe4>)
    6b00:	681b      	ldr	r3, [r3, #0]
    6b02:	3301      	adds	r3, #1
    6b04:	4a1c      	ldr	r2, [pc, #112]	; (6b78 <vTaskDelete+0xe4>)
    6b06:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
    6b08:	4b18      	ldr	r3, [pc, #96]	; (6b6c <vTaskDelete+0xd8>)
    6b0a:	681b      	ldr	r3, [r3, #0]
    6b0c:	68fa      	ldr	r2, [r7, #12]
    6b0e:	429a      	cmp	r2, r3
    6b10:	d10b      	bne.n	6b2a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
    6b12:	68fb      	ldr	r3, [r7, #12]
    6b14:	3304      	adds	r3, #4
    6b16:	4619      	mov	r1, r3
    6b18:	4818      	ldr	r0, [pc, #96]	; (6b7c <vTaskDelete+0xe8>)
    6b1a:	f7fe ffca 	bl	5ab2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
    6b1e:	4b18      	ldr	r3, [pc, #96]	; (6b80 <vTaskDelete+0xec>)
    6b20:	681b      	ldr	r3, [r3, #0]
    6b22:	3301      	adds	r3, #1
    6b24:	4a16      	ldr	r2, [pc, #88]	; (6b80 <vTaskDelete+0xec>)
    6b26:	6013      	str	r3, [r2, #0]
    6b28:	e009      	b.n	6b3e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
    6b2a:	4b16      	ldr	r3, [pc, #88]	; (6b84 <vTaskDelete+0xf0>)
    6b2c:	681b      	ldr	r3, [r3, #0]
    6b2e:	3b01      	subs	r3, #1
    6b30:	4a14      	ldr	r2, [pc, #80]	; (6b84 <vTaskDelete+0xf0>)
    6b32:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
    6b34:	68f8      	ldr	r0, [r7, #12]
    6b36:	f000 fed3 	bl	78e0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
    6b3a:	f000 fee1 	bl	7900 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    6b3e:	f002 f847 	bl	8bd0 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    6b42:	4b11      	ldr	r3, [pc, #68]	; (6b88 <vTaskDelete+0xf4>)
    6b44:	681b      	ldr	r3, [r3, #0]
    6b46:	2b00      	cmp	r3, #0
    6b48:	d00c      	beq.n	6b64 <vTaskDelete+0xd0>
		{
			if( pxTCB == pxCurrentTCB )
    6b4a:	4b08      	ldr	r3, [pc, #32]	; (6b6c <vTaskDelete+0xd8>)
    6b4c:	681b      	ldr	r3, [r3, #0]
    6b4e:	68fa      	ldr	r2, [r7, #12]
    6b50:	429a      	cmp	r2, r3
    6b52:	d107      	bne.n	6b64 <vTaskDelete+0xd0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
    6b54:	4b0d      	ldr	r3, [pc, #52]	; (6b8c <vTaskDelete+0xf8>)
    6b56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6b5a:	601a      	str	r2, [r3, #0]
    6b5c:	f3bf 8f4f 	dsb	sy
    6b60:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
    6b64:	bf00      	nop
    6b66:	3710      	adds	r7, #16
    6b68:	46bd      	mov	sp, r7
    6b6a:	bd80      	pop	{r7, pc}
    6b6c:	20004434 	.word	0x20004434
    6b70:	20004438 	.word	0x20004438
    6b74:	20004514 	.word	0x20004514
    6b78:	20004528 	.word	0x20004528
    6b7c:	200044e0 	.word	0x200044e0
    6b80:	200044f4 	.word	0x200044f4
    6b84:	2000450c 	.word	0x2000450c
    6b88:	20004518 	.word	0x20004518
    6b8c:	e000ed04 	.word	0xe000ed04

00006b90 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
    6b90:	b580      	push	{r7, lr}
    6b92:	b086      	sub	sp, #24
    6b94:	af00      	add	r7, sp, #0
    6b96:	6078      	str	r0, [r7, #4]
    6b98:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
    6b9a:	2300      	movs	r3, #0
    6b9c:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
    6b9e:	f000 fafb 	bl	7198 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    6ba2:	4b21      	ldr	r3, [pc, #132]	; (6c28 <vTaskDelayUntil+0x98>)
    6ba4:	681b      	ldr	r3, [r3, #0]
    6ba6:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    6ba8:	687b      	ldr	r3, [r7, #4]
    6baa:	681b      	ldr	r3, [r3, #0]
    6bac:	683a      	ldr	r2, [r7, #0]
    6bae:	4413      	add	r3, r2
    6bb0:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
    6bb2:	687b      	ldr	r3, [r7, #4]
    6bb4:	681b      	ldr	r3, [r3, #0]
    6bb6:	693a      	ldr	r2, [r7, #16]
    6bb8:	429a      	cmp	r2, r3
    6bba:	d20b      	bcs.n	6bd4 <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
    6bbc:	687b      	ldr	r3, [r7, #4]
    6bbe:	681b      	ldr	r3, [r3, #0]
    6bc0:	68fa      	ldr	r2, [r7, #12]
    6bc2:	429a      	cmp	r2, r3
    6bc4:	d211      	bcs.n	6bea <vTaskDelayUntil+0x5a>
    6bc6:	68fa      	ldr	r2, [r7, #12]
    6bc8:	693b      	ldr	r3, [r7, #16]
    6bca:	429a      	cmp	r2, r3
    6bcc:	d90d      	bls.n	6bea <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
    6bce:	2301      	movs	r3, #1
    6bd0:	617b      	str	r3, [r7, #20]
    6bd2:	e00a      	b.n	6bea <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
    6bd4:	687b      	ldr	r3, [r7, #4]
    6bd6:	681b      	ldr	r3, [r3, #0]
    6bd8:	68fa      	ldr	r2, [r7, #12]
    6bda:	429a      	cmp	r2, r3
    6bdc:	d303      	bcc.n	6be6 <vTaskDelayUntil+0x56>
    6bde:	68fa      	ldr	r2, [r7, #12]
    6be0:	693b      	ldr	r3, [r7, #16]
    6be2:	429a      	cmp	r2, r3
    6be4:	d901      	bls.n	6bea <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
    6be6:	2301      	movs	r3, #1
    6be8:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    6bea:	687b      	ldr	r3, [r7, #4]
    6bec:	68fa      	ldr	r2, [r7, #12]
    6bee:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
    6bf0:	697b      	ldr	r3, [r7, #20]
    6bf2:	2b00      	cmp	r3, #0
    6bf4:	d006      	beq.n	6c04 <vTaskDelayUntil+0x74>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
    6bf6:	68fa      	ldr	r2, [r7, #12]
    6bf8:	693b      	ldr	r3, [r7, #16]
    6bfa:	1ad3      	subs	r3, r2, r3
    6bfc:	2100      	movs	r1, #0
    6bfe:	4618      	mov	r0, r3
    6c00:	f001 faac 	bl	815c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    6c04:	f000 fad6 	bl	71b4 <xTaskResumeAll>
    6c08:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    6c0a:	68bb      	ldr	r3, [r7, #8]
    6c0c:	2b00      	cmp	r3, #0
    6c0e:	d107      	bne.n	6c20 <vTaskDelayUntil+0x90>
		{
			portYIELD_WITHIN_API();
    6c10:	4b06      	ldr	r3, [pc, #24]	; (6c2c <vTaskDelayUntil+0x9c>)
    6c12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6c16:	601a      	str	r2, [r3, #0]
    6c18:	f3bf 8f4f 	dsb	sy
    6c1c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6c20:	bf00      	nop
    6c22:	3718      	adds	r7, #24
    6c24:	46bd      	mov	sp, r7
    6c26:	bd80      	pop	{r7, pc}
    6c28:	20004510 	.word	0x20004510
    6c2c:	e000ed04 	.word	0xe000ed04

00006c30 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    6c30:	b580      	push	{r7, lr}
    6c32:	b084      	sub	sp, #16
    6c34:	af00      	add	r7, sp, #0
    6c36:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
    6c38:	2300      	movs	r3, #0
    6c3a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    6c3c:	687b      	ldr	r3, [r7, #4]
    6c3e:	2b00      	cmp	r3, #0
    6c40:	d008      	beq.n	6c54 <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    6c42:	f000 faa9 	bl	7198 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    6c46:	2100      	movs	r1, #0
    6c48:	6878      	ldr	r0, [r7, #4]
    6c4a:	f001 fa87 	bl	815c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    6c4e:	f000 fab1 	bl	71b4 <xTaskResumeAll>
    6c52:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    6c54:	68fb      	ldr	r3, [r7, #12]
    6c56:	2b00      	cmp	r3, #0
    6c58:	d107      	bne.n	6c6a <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
    6c5a:	4b06      	ldr	r3, [pc, #24]	; (6c74 <vTaskDelay+0x44>)
    6c5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6c60:	601a      	str	r2, [r3, #0]
    6c62:	f3bf 8f4f 	dsb	sy
    6c66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6c6a:	bf00      	nop
    6c6c:	3710      	adds	r7, #16
    6c6e:	46bd      	mov	sp, r7
    6c70:	bd80      	pop	{r7, pc}
    6c72:	bf00      	nop
    6c74:	e000ed04 	.word	0xe000ed04

00006c78 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask )
	{
    6c78:	b580      	push	{r7, lr}
    6c7a:	b084      	sub	sp, #16
    6c7c:	af00      	add	r7, sp, #0
    6c7e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
    6c80:	f001 ff8e 	bl	8ba0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the that
			called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
    6c84:	687b      	ldr	r3, [r7, #4]
    6c86:	2b00      	cmp	r3, #0
    6c88:	d102      	bne.n	6c90 <uxTaskPriorityGet+0x18>
    6c8a:	4b07      	ldr	r3, [pc, #28]	; (6ca8 <uxTaskPriorityGet+0x30>)
    6c8c:	681b      	ldr	r3, [r3, #0]
    6c8e:	e000      	b.n	6c92 <uxTaskPriorityGet+0x1a>
    6c90:	687b      	ldr	r3, [r7, #4]
    6c92:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
    6c94:	68fb      	ldr	r3, [r7, #12]
    6c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6c98:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
    6c9a:	f001 ff99 	bl	8bd0 <vPortExitCritical>

		return uxReturn;
    6c9e:	68bb      	ldr	r3, [r7, #8]
	}
    6ca0:	4618      	mov	r0, r3
    6ca2:	3710      	adds	r7, #16
    6ca4:	46bd      	mov	sp, r7
    6ca6:	bd80      	pop	{r7, pc}
    6ca8:	20004434 	.word	0x20004434

00006cac <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( TaskHandle_t xTask )
	{
    6cac:	b480      	push	{r7}
    6cae:	b089      	sub	sp, #36	; 0x24
    6cb0:	af00      	add	r7, sp, #0
    6cb2:	6078      	str	r0, [r7, #4]
	__asm volatile
    6cb4:	f3ef 8211 	mrs	r2, BASEPRI
    6cb8:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    6cbc:	f383 8811 	msr	BASEPRI, r3
    6cc0:	f3bf 8f6f 	isb	sy
    6cc4:	f3bf 8f4f 	dsb	sy
    6cc8:	613a      	str	r2, [r7, #16]
    6cca:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    6ccc:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
    6cce:	61fb      	str	r3, [r7, #28]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
    6cd0:	687b      	ldr	r3, [r7, #4]
    6cd2:	2b00      	cmp	r3, #0
    6cd4:	d102      	bne.n	6cdc <uxTaskPriorityGetFromISR+0x30>
    6cd6:	4b09      	ldr	r3, [pc, #36]	; (6cfc <uxTaskPriorityGetFromISR+0x50>)
    6cd8:	681b      	ldr	r3, [r3, #0]
    6cda:	e000      	b.n	6cde <uxTaskPriorityGetFromISR+0x32>
    6cdc:	687b      	ldr	r3, [r7, #4]
    6cde:	61bb      	str	r3, [r7, #24]
			uxReturn = pxTCB->uxPriority;
    6ce0:	69bb      	ldr	r3, [r7, #24]
    6ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6ce4:	617b      	str	r3, [r7, #20]
    6ce6:	69fb      	ldr	r3, [r7, #28]
    6ce8:	60bb      	str	r3, [r7, #8]
	__asm volatile
    6cea:	68bb      	ldr	r3, [r7, #8]
    6cec:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
    6cf0:	697b      	ldr	r3, [r7, #20]
	}
    6cf2:	4618      	mov	r0, r3
    6cf4:	3724      	adds	r7, #36	; 0x24
    6cf6:	46bd      	mov	sp, r7
    6cf8:	bc80      	pop	{r7}
    6cfa:	4770      	bx	lr
    6cfc:	20004434 	.word	0x20004434

00006d00 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
    6d00:	b580      	push	{r7, lr}
    6d02:	b086      	sub	sp, #24
    6d04:	af00      	add	r7, sp, #0
    6d06:	6078      	str	r0, [r7, #4]
    6d08:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
    6d0a:	2300      	movs	r3, #0
    6d0c:	617b      	str	r3, [r7, #20]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    6d0e:	683b      	ldr	r3, [r7, #0]
    6d10:	2b04      	cmp	r3, #4
    6d12:	d901      	bls.n	6d18 <vTaskPrioritySet+0x18>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    6d14:	2304      	movs	r3, #4
    6d16:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
    6d18:	f001 ff42 	bl	8ba0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
    6d1c:	687b      	ldr	r3, [r7, #4]
    6d1e:	2b00      	cmp	r3, #0
    6d20:	d102      	bne.n	6d28 <vTaskPrioritySet+0x28>
    6d22:	4b43      	ldr	r3, [pc, #268]	; (6e30 <vTaskPrioritySet+0x130>)
    6d24:	681b      	ldr	r3, [r3, #0]
    6d26:	e000      	b.n	6d2a <vTaskPrioritySet+0x2a>
    6d28:	687b      	ldr	r3, [r7, #4]
    6d2a:	613b      	str	r3, [r7, #16]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
    6d2c:	693b      	ldr	r3, [r7, #16]
    6d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6d30:	60fb      	str	r3, [r7, #12]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
    6d32:	68fa      	ldr	r2, [r7, #12]
    6d34:	683b      	ldr	r3, [r7, #0]
    6d36:	429a      	cmp	r2, r3
    6d38:	d074      	beq.n	6e24 <vTaskPrioritySet+0x124>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
    6d3a:	683a      	ldr	r2, [r7, #0]
    6d3c:	68fb      	ldr	r3, [r7, #12]
    6d3e:	429a      	cmp	r2, r3
    6d40:	d90d      	bls.n	6d5e <vTaskPrioritySet+0x5e>
				{
					if( pxTCB != pxCurrentTCB )
    6d42:	4b3b      	ldr	r3, [pc, #236]	; (6e30 <vTaskPrioritySet+0x130>)
    6d44:	681b      	ldr	r3, [r3, #0]
    6d46:	693a      	ldr	r2, [r7, #16]
    6d48:	429a      	cmp	r2, r3
    6d4a:	d00f      	beq.n	6d6c <vTaskPrioritySet+0x6c>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
    6d4c:	4b38      	ldr	r3, [pc, #224]	; (6e30 <vTaskPrioritySet+0x130>)
    6d4e:	681b      	ldr	r3, [r3, #0]
    6d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6d52:	683a      	ldr	r2, [r7, #0]
    6d54:	429a      	cmp	r2, r3
    6d56:	d309      	bcc.n	6d6c <vTaskPrioritySet+0x6c>
						{
							xYieldRequired = pdTRUE;
    6d58:	2301      	movs	r3, #1
    6d5a:	617b      	str	r3, [r7, #20]
    6d5c:	e006      	b.n	6d6c <vTaskPrioritySet+0x6c>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
    6d5e:	4b34      	ldr	r3, [pc, #208]	; (6e30 <vTaskPrioritySet+0x130>)
    6d60:	681b      	ldr	r3, [r3, #0]
    6d62:	693a      	ldr	r2, [r7, #16]
    6d64:	429a      	cmp	r2, r3
    6d66:	d101      	bne.n	6d6c <vTaskPrioritySet+0x6c>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
    6d68:	2301      	movs	r3, #1
    6d6a:	617b      	str	r3, [r7, #20]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
    6d6c:	693b      	ldr	r3, [r7, #16]
    6d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6d70:	60bb      	str	r3, [r7, #8]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
    6d72:	693b      	ldr	r3, [r7, #16]
    6d74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    6d76:	693b      	ldr	r3, [r7, #16]
    6d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6d7a:	429a      	cmp	r2, r3
    6d7c:	d102      	bne.n	6d84 <vTaskPrioritySet+0x84>
					{
						pxTCB->uxPriority = uxNewPriority;
    6d7e:	693b      	ldr	r3, [r7, #16]
    6d80:	683a      	ldr	r2, [r7, #0]
    6d82:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
    6d84:	693b      	ldr	r3, [r7, #16]
    6d86:	683a      	ldr	r2, [r7, #0]
    6d88:	645a      	str	r2, [r3, #68]	; 0x44
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    6d8a:	693b      	ldr	r3, [r7, #16]
    6d8c:	699b      	ldr	r3, [r3, #24]
    6d8e:	2b00      	cmp	r3, #0
    6d90:	db04      	blt.n	6d9c <vTaskPrioritySet+0x9c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6d92:	683b      	ldr	r3, [r7, #0]
    6d94:	f1c3 0205 	rsb	r2, r3, #5
    6d98:	693b      	ldr	r3, [r7, #16]
    6d9a:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
    6d9c:	693b      	ldr	r3, [r7, #16]
    6d9e:	6959      	ldr	r1, [r3, #20]
    6da0:	68ba      	ldr	r2, [r7, #8]
    6da2:	4613      	mov	r3, r2
    6da4:	009b      	lsls	r3, r3, #2
    6da6:	4413      	add	r3, r2
    6da8:	009b      	lsls	r3, r3, #2
    6daa:	4a22      	ldr	r2, [pc, #136]	; (6e34 <vTaskPrioritySet+0x134>)
    6dac:	4413      	add	r3, r2
    6dae:	4299      	cmp	r1, r3
    6db0:	d101      	bne.n	6db6 <vTaskPrioritySet+0xb6>
    6db2:	2301      	movs	r3, #1
    6db4:	e000      	b.n	6db8 <vTaskPrioritySet+0xb8>
    6db6:	2300      	movs	r3, #0
    6db8:	2b00      	cmp	r3, #0
    6dba:	d028      	beq.n	6e0e <vTaskPrioritySet+0x10e>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6dbc:	693b      	ldr	r3, [r7, #16]
    6dbe:	3304      	adds	r3, #4
    6dc0:	4618      	mov	r0, r3
    6dc2:	f7fe fed1 	bl	5b68 <uxListRemove>
    6dc6:	4603      	mov	r3, r0
    6dc8:	2b00      	cmp	r3, #0
    6dca:	d109      	bne.n	6de0 <vTaskPrioritySet+0xe0>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
    6dcc:	2201      	movs	r2, #1
    6dce:	68bb      	ldr	r3, [r7, #8]
    6dd0:	fa02 f303 	lsl.w	r3, r2, r3
    6dd4:	43da      	mvns	r2, r3
    6dd6:	4b18      	ldr	r3, [pc, #96]	; (6e38 <vTaskPrioritySet+0x138>)
    6dd8:	681b      	ldr	r3, [r3, #0]
    6dda:	4013      	ands	r3, r2
    6ddc:	4a16      	ldr	r2, [pc, #88]	; (6e38 <vTaskPrioritySet+0x138>)
    6dde:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
    6de0:	693b      	ldr	r3, [r7, #16]
    6de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6de4:	2201      	movs	r2, #1
    6de6:	409a      	lsls	r2, r3
    6de8:	4b13      	ldr	r3, [pc, #76]	; (6e38 <vTaskPrioritySet+0x138>)
    6dea:	681b      	ldr	r3, [r3, #0]
    6dec:	4313      	orrs	r3, r2
    6dee:	4a12      	ldr	r2, [pc, #72]	; (6e38 <vTaskPrioritySet+0x138>)
    6df0:	6013      	str	r3, [r2, #0]
    6df2:	693b      	ldr	r3, [r7, #16]
    6df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6df6:	4613      	mov	r3, r2
    6df8:	009b      	lsls	r3, r3, #2
    6dfa:	4413      	add	r3, r2
    6dfc:	009b      	lsls	r3, r3, #2
    6dfe:	4a0d      	ldr	r2, [pc, #52]	; (6e34 <vTaskPrioritySet+0x134>)
    6e00:	441a      	add	r2, r3
    6e02:	693b      	ldr	r3, [r7, #16]
    6e04:	3304      	adds	r3, #4
    6e06:	4619      	mov	r1, r3
    6e08:	4610      	mov	r0, r2
    6e0a:	f7fe fe52 	bl	5ab2 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
    6e0e:	697b      	ldr	r3, [r7, #20]
    6e10:	2b00      	cmp	r3, #0
    6e12:	d007      	beq.n	6e24 <vTaskPrioritySet+0x124>
				{
					taskYIELD_IF_USING_PREEMPTION();
    6e14:	4b09      	ldr	r3, [pc, #36]	; (6e3c <vTaskPrioritySet+0x13c>)
    6e16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6e1a:	601a      	str	r2, [r3, #0]
    6e1c:	f3bf 8f4f 	dsb	sy
    6e20:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
    6e24:	f001 fed4 	bl	8bd0 <vPortExitCritical>
	}
    6e28:	bf00      	nop
    6e2a:	3718      	adds	r7, #24
    6e2c:	46bd      	mov	sp, r7
    6e2e:	bd80      	pop	{r7, pc}
    6e30:	20004434 	.word	0x20004434
    6e34:	20004438 	.word	0x20004438
    6e38:	20004514 	.word	0x20004514
    6e3c:	e000ed04 	.word	0xe000ed04

00006e40 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
    6e40:	b580      	push	{r7, lr}
    6e42:	b084      	sub	sp, #16
    6e44:	af00      	add	r7, sp, #0
    6e46:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    6e48:	f001 feaa 	bl	8ba0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
    6e4c:	687b      	ldr	r3, [r7, #4]
    6e4e:	2b00      	cmp	r3, #0
    6e50:	d102      	bne.n	6e58 <vTaskSuspend+0x18>
    6e52:	4b35      	ldr	r3, [pc, #212]	; (6f28 <vTaskSuspend+0xe8>)
    6e54:	681b      	ldr	r3, [r3, #0]
    6e56:	e000      	b.n	6e5a <vTaskSuspend+0x1a>
    6e58:	687b      	ldr	r3, [r7, #4]
    6e5a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6e5c:	68fb      	ldr	r3, [r7, #12]
    6e5e:	3304      	adds	r3, #4
    6e60:	4618      	mov	r0, r3
    6e62:	f7fe fe81 	bl	5b68 <uxListRemove>
    6e66:	4603      	mov	r3, r0
    6e68:	2b00      	cmp	r3, #0
    6e6a:	d115      	bne.n	6e98 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    6e6c:	68fb      	ldr	r3, [r7, #12]
    6e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6e70:	492e      	ldr	r1, [pc, #184]	; (6f2c <vTaskSuspend+0xec>)
    6e72:	4613      	mov	r3, r2
    6e74:	009b      	lsls	r3, r3, #2
    6e76:	4413      	add	r3, r2
    6e78:	009b      	lsls	r3, r3, #2
    6e7a:	440b      	add	r3, r1
    6e7c:	681b      	ldr	r3, [r3, #0]
    6e7e:	2b00      	cmp	r3, #0
    6e80:	d10a      	bne.n	6e98 <vTaskSuspend+0x58>
    6e82:	68fb      	ldr	r3, [r7, #12]
    6e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6e86:	2201      	movs	r2, #1
    6e88:	fa02 f303 	lsl.w	r3, r2, r3
    6e8c:	43da      	mvns	r2, r3
    6e8e:	4b28      	ldr	r3, [pc, #160]	; (6f30 <vTaskSuspend+0xf0>)
    6e90:	681b      	ldr	r3, [r3, #0]
    6e92:	4013      	ands	r3, r2
    6e94:	4a26      	ldr	r2, [pc, #152]	; (6f30 <vTaskSuspend+0xf0>)
    6e96:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    6e98:	68fb      	ldr	r3, [r7, #12]
    6e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6e9c:	2b00      	cmp	r3, #0
    6e9e:	d004      	beq.n	6eaa <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    6ea0:	68fb      	ldr	r3, [r7, #12]
    6ea2:	3318      	adds	r3, #24
    6ea4:	4618      	mov	r0, r3
    6ea6:	f7fe fe5f 	bl	5b68 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
    6eaa:	68fb      	ldr	r3, [r7, #12]
    6eac:	3304      	adds	r3, #4
    6eae:	4619      	mov	r1, r3
    6eb0:	4820      	ldr	r0, [pc, #128]	; (6f34 <vTaskSuspend+0xf4>)
    6eb2:	f7fe fdfe 	bl	5ab2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
    6eb6:	68fb      	ldr	r3, [r7, #12]
    6eb8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    6ebc:	b2db      	uxtb	r3, r3
    6ebe:	2b01      	cmp	r3, #1
    6ec0:	d103      	bne.n	6eca <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    6ec2:	68fb      	ldr	r3, [r7, #12]
    6ec4:	2200      	movs	r2, #0
    6ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
    6eca:	f001 fe81 	bl	8bd0 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
    6ece:	4b1a      	ldr	r3, [pc, #104]	; (6f38 <vTaskSuspend+0xf8>)
    6ed0:	681b      	ldr	r3, [r3, #0]
    6ed2:	2b00      	cmp	r3, #0
    6ed4:	d005      	beq.n	6ee2 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
    6ed6:	f001 fe63 	bl	8ba0 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
    6eda:	f000 fd11 	bl	7900 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
    6ede:	f001 fe77 	bl	8bd0 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
    6ee2:	4b11      	ldr	r3, [pc, #68]	; (6f28 <vTaskSuspend+0xe8>)
    6ee4:	681b      	ldr	r3, [r3, #0]
    6ee6:	68fa      	ldr	r2, [r7, #12]
    6ee8:	429a      	cmp	r2, r3
    6eea:	d118      	bne.n	6f1e <vTaskSuspend+0xde>
		{
			if( xSchedulerRunning != pdFALSE )
    6eec:	4b12      	ldr	r3, [pc, #72]	; (6f38 <vTaskSuspend+0xf8>)
    6eee:	681b      	ldr	r3, [r3, #0]
    6ef0:	2b00      	cmp	r3, #0
    6ef2:	d008      	beq.n	6f06 <vTaskSuspend+0xc6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
    6ef4:	4b11      	ldr	r3, [pc, #68]	; (6f3c <vTaskSuspend+0xfc>)
    6ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    6efa:	601a      	str	r2, [r3, #0]
    6efc:	f3bf 8f4f 	dsb	sy
    6f00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6f04:	e00b      	b.n	6f1e <vTaskSuspend+0xde>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
    6f06:	4b0b      	ldr	r3, [pc, #44]	; (6f34 <vTaskSuspend+0xf4>)
    6f08:	681a      	ldr	r2, [r3, #0]
    6f0a:	4b0d      	ldr	r3, [pc, #52]	; (6f40 <vTaskSuspend+0x100>)
    6f0c:	681b      	ldr	r3, [r3, #0]
    6f0e:	429a      	cmp	r2, r3
    6f10:	d103      	bne.n	6f1a <vTaskSuspend+0xda>
					pxCurrentTCB = NULL;
    6f12:	4b05      	ldr	r3, [pc, #20]	; (6f28 <vTaskSuspend+0xe8>)
    6f14:	2200      	movs	r2, #0
    6f16:	601a      	str	r2, [r3, #0]
	}
    6f18:	e001      	b.n	6f1e <vTaskSuspend+0xde>
					vTaskSwitchContext();
    6f1a:	f000 facd 	bl	74b8 <vTaskSwitchContext>
	}
    6f1e:	bf00      	nop
    6f20:	3710      	adds	r7, #16
    6f22:	46bd      	mov	sp, r7
    6f24:	bd80      	pop	{r7, pc}
    6f26:	bf00      	nop
    6f28:	20004434 	.word	0x20004434
    6f2c:	20004438 	.word	0x20004438
    6f30:	20004514 	.word	0x20004514
    6f34:	200044f8 	.word	0x200044f8
    6f38:	20004518 	.word	0x20004518
    6f3c:	e000ed04 	.word	0xe000ed04
    6f40:	2000450c 	.word	0x2000450c

00006f44 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
    6f44:	b480      	push	{r7}
    6f46:	b085      	sub	sp, #20
    6f48:	af00      	add	r7, sp, #0
    6f4a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
    6f4c:	2300      	movs	r3, #0
    6f4e:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
    6f50:	687b      	ldr	r3, [r7, #4]
    6f52:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
    6f54:	68bb      	ldr	r3, [r7, #8]
    6f56:	695b      	ldr	r3, [r3, #20]
    6f58:	4a0e      	ldr	r2, [pc, #56]	; (6f94 <prvTaskIsTaskSuspended+0x50>)
    6f5a:	4293      	cmp	r3, r2
    6f5c:	d101      	bne.n	6f62 <prvTaskIsTaskSuspended+0x1e>
    6f5e:	2301      	movs	r3, #1
    6f60:	e000      	b.n	6f64 <prvTaskIsTaskSuspended+0x20>
    6f62:	2300      	movs	r3, #0
    6f64:	2b00      	cmp	r3, #0
    6f66:	d00f      	beq.n	6f88 <prvTaskIsTaskSuspended+0x44>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
    6f68:	68bb      	ldr	r3, [r7, #8]
    6f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6f6c:	4a0a      	ldr	r2, [pc, #40]	; (6f98 <prvTaskIsTaskSuspended+0x54>)
    6f6e:	4293      	cmp	r3, r2
    6f70:	d00a      	beq.n	6f88 <prvTaskIsTaskSuspended+0x44>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
    6f72:	68bb      	ldr	r3, [r7, #8]
    6f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6f76:	2b00      	cmp	r3, #0
    6f78:	d101      	bne.n	6f7e <prvTaskIsTaskSuspended+0x3a>
    6f7a:	2301      	movs	r3, #1
    6f7c:	e000      	b.n	6f80 <prvTaskIsTaskSuspended+0x3c>
    6f7e:	2300      	movs	r3, #0
    6f80:	2b00      	cmp	r3, #0
    6f82:	d001      	beq.n	6f88 <prvTaskIsTaskSuspended+0x44>
				{
					xReturn = pdTRUE;
    6f84:	2301      	movs	r3, #1
    6f86:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    6f88:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
    6f8a:	4618      	mov	r0, r3
    6f8c:	3714      	adds	r7, #20
    6f8e:	46bd      	mov	sp, r7
    6f90:	bc80      	pop	{r7}
    6f92:	4770      	bx	lr
    6f94:	200044f8 	.word	0x200044f8
    6f98:	200044cc 	.word	0x200044cc

00006f9c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
    6f9c:	b580      	push	{r7, lr}
    6f9e:	b084      	sub	sp, #16
    6fa0:	af00      	add	r7, sp, #0
    6fa2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
    6fa4:	687b      	ldr	r3, [r7, #4]
    6fa6:	60fb      	str	r3, [r7, #12]
		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
    6fa8:	68fb      	ldr	r3, [r7, #12]
    6faa:	2b00      	cmp	r3, #0
    6fac:	d039      	beq.n	7022 <vTaskResume+0x86>
    6fae:	4b1f      	ldr	r3, [pc, #124]	; (702c <vTaskResume+0x90>)
    6fb0:	681b      	ldr	r3, [r3, #0]
    6fb2:	68fa      	ldr	r2, [r7, #12]
    6fb4:	429a      	cmp	r2, r3
    6fb6:	d034      	beq.n	7022 <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
    6fb8:	f001 fdf2 	bl	8ba0 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
    6fbc:	68f8      	ldr	r0, [r7, #12]
    6fbe:	f7ff ffc1 	bl	6f44 <prvTaskIsTaskSuspended>
    6fc2:	4603      	mov	r3, r0
    6fc4:	2b00      	cmp	r3, #0
    6fc6:	d02a      	beq.n	701e <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
    6fc8:	68fb      	ldr	r3, [r7, #12]
    6fca:	3304      	adds	r3, #4
    6fcc:	4618      	mov	r0, r3
    6fce:	f7fe fdcb 	bl	5b68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    6fd2:	68fb      	ldr	r3, [r7, #12]
    6fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6fd6:	2201      	movs	r2, #1
    6fd8:	409a      	lsls	r2, r3
    6fda:	4b15      	ldr	r3, [pc, #84]	; (7030 <vTaskResume+0x94>)
    6fdc:	681b      	ldr	r3, [r3, #0]
    6fde:	4313      	orrs	r3, r2
    6fe0:	4a13      	ldr	r2, [pc, #76]	; (7030 <vTaskResume+0x94>)
    6fe2:	6013      	str	r3, [r2, #0]
    6fe4:	68fb      	ldr	r3, [r7, #12]
    6fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6fe8:	4613      	mov	r3, r2
    6fea:	009b      	lsls	r3, r3, #2
    6fec:	4413      	add	r3, r2
    6fee:	009b      	lsls	r3, r3, #2
    6ff0:	4a10      	ldr	r2, [pc, #64]	; (7034 <vTaskResume+0x98>)
    6ff2:	441a      	add	r2, r3
    6ff4:	68fb      	ldr	r3, [r7, #12]
    6ff6:	3304      	adds	r3, #4
    6ff8:	4619      	mov	r1, r3
    6ffa:	4610      	mov	r0, r2
    6ffc:	f7fe fd59 	bl	5ab2 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    7000:	68fb      	ldr	r3, [r7, #12]
    7002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7004:	4b09      	ldr	r3, [pc, #36]	; (702c <vTaskResume+0x90>)
    7006:	681b      	ldr	r3, [r3, #0]
    7008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    700a:	429a      	cmp	r2, r3
    700c:	d307      	bcc.n	701e <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
    700e:	4b0a      	ldr	r3, [pc, #40]	; (7038 <vTaskResume+0x9c>)
    7010:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7014:	601a      	str	r2, [r3, #0]
    7016:	f3bf 8f4f 	dsb	sy
    701a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
    701e:	f001 fdd7 	bl	8bd0 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    7022:	bf00      	nop
    7024:	3710      	adds	r7, #16
    7026:	46bd      	mov	sp, r7
    7028:	bd80      	pop	{r7, pc}
    702a:	bf00      	nop
    702c:	20004434 	.word	0x20004434
    7030:	20004514 	.word	0x20004514
    7034:	20004438 	.word	0x20004438
    7038:	e000ed04 	.word	0xe000ed04

0000703c <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
    703c:	b580      	push	{r7, lr}
    703e:	b088      	sub	sp, #32
    7040:	af00      	add	r7, sp, #0
    7042:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
    7044:	2300      	movs	r3, #0
    7046:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
    7048:	687b      	ldr	r3, [r7, #4]
    704a:	61bb      	str	r3, [r7, #24]
	__asm volatile
    704c:	f3ef 8211 	mrs	r2, BASEPRI
    7050:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    7054:	f383 8811 	msr	BASEPRI, r3
    7058:	f3bf 8f6f 	isb	sy
    705c:	f3bf 8f4f 	dsb	sy
    7060:	613a      	str	r2, [r7, #16]
    7062:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    7064:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    7066:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
    7068:	69b8      	ldr	r0, [r7, #24]
    706a:	f7ff ff6b 	bl	6f44 <prvTaskIsTaskSuspended>
    706e:	4603      	mov	r3, r0
    7070:	2b00      	cmp	r3, #0
    7072:	d02f      	beq.n	70d4 <xTaskResumeFromISR+0x98>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7074:	4b1c      	ldr	r3, [pc, #112]	; (70e8 <xTaskResumeFromISR+0xac>)
    7076:	681b      	ldr	r3, [r3, #0]
    7078:	2b00      	cmp	r3, #0
    707a:	d125      	bne.n	70c8 <xTaskResumeFromISR+0x8c>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    707c:	69bb      	ldr	r3, [r7, #24]
    707e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7080:	4b1a      	ldr	r3, [pc, #104]	; (70ec <xTaskResumeFromISR+0xb0>)
    7082:	681b      	ldr	r3, [r3, #0]
    7084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7086:	429a      	cmp	r2, r3
    7088:	d301      	bcc.n	708e <xTaskResumeFromISR+0x52>
					{
						xYieldRequired = pdTRUE;
    708a:	2301      	movs	r3, #1
    708c:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    708e:	69bb      	ldr	r3, [r7, #24]
    7090:	3304      	adds	r3, #4
    7092:	4618      	mov	r0, r3
    7094:	f7fe fd68 	bl	5b68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    7098:	69bb      	ldr	r3, [r7, #24]
    709a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    709c:	2201      	movs	r2, #1
    709e:	409a      	lsls	r2, r3
    70a0:	4b13      	ldr	r3, [pc, #76]	; (70f0 <xTaskResumeFromISR+0xb4>)
    70a2:	681b      	ldr	r3, [r3, #0]
    70a4:	4313      	orrs	r3, r2
    70a6:	4a12      	ldr	r2, [pc, #72]	; (70f0 <xTaskResumeFromISR+0xb4>)
    70a8:	6013      	str	r3, [r2, #0]
    70aa:	69bb      	ldr	r3, [r7, #24]
    70ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    70ae:	4613      	mov	r3, r2
    70b0:	009b      	lsls	r3, r3, #2
    70b2:	4413      	add	r3, r2
    70b4:	009b      	lsls	r3, r3, #2
    70b6:	4a0f      	ldr	r2, [pc, #60]	; (70f4 <xTaskResumeFromISR+0xb8>)
    70b8:	441a      	add	r2, r3
    70ba:	69bb      	ldr	r3, [r7, #24]
    70bc:	3304      	adds	r3, #4
    70be:	4619      	mov	r1, r3
    70c0:	4610      	mov	r0, r2
    70c2:	f7fe fcf6 	bl	5ab2 <vListInsertEnd>
    70c6:	e005      	b.n	70d4 <xTaskResumeFromISR+0x98>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    70c8:	69bb      	ldr	r3, [r7, #24]
    70ca:	3318      	adds	r3, #24
    70cc:	4619      	mov	r1, r3
    70ce:	480a      	ldr	r0, [pc, #40]	; (70f8 <xTaskResumeFromISR+0xbc>)
    70d0:	f7fe fcef 	bl	5ab2 <vListInsertEnd>
    70d4:	697b      	ldr	r3, [r7, #20]
    70d6:	60bb      	str	r3, [r7, #8]
	__asm volatile
    70d8:	68bb      	ldr	r3, [r7, #8]
    70da:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
    70de:	69fb      	ldr	r3, [r7, #28]
	}
    70e0:	4618      	mov	r0, r3
    70e2:	3720      	adds	r7, #32
    70e4:	46bd      	mov	sp, r7
    70e6:	bd80      	pop	{r7, pc}
    70e8:	20004534 	.word	0x20004534
    70ec:	20004434 	.word	0x20004434
    70f0:	20004514 	.word	0x20004514
    70f4:	20004438 	.word	0x20004438
    70f8:	200044cc 	.word	0x200044cc

000070fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    70fc:	b580      	push	{r7, lr}
    70fe:	b084      	sub	sp, #16
    7100:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
    7102:	4b13      	ldr	r3, [pc, #76]	; (7150 <vTaskStartScheduler+0x54>)
    7104:	9301      	str	r3, [sp, #4]
    7106:	2300      	movs	r3, #0
    7108:	9300      	str	r3, [sp, #0]
    710a:	2300      	movs	r3, #0
    710c:	2280      	movs	r2, #128	; 0x80
    710e:	4911      	ldr	r1, [pc, #68]	; (7154 <vTaskStartScheduler+0x58>)
    7110:	4811      	ldr	r0, [pc, #68]	; (7158 <vTaskStartScheduler+0x5c>)
    7112:	f7ff fba5 	bl	6860 <xTaskCreate>
    7116:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    7118:	687b      	ldr	r3, [r7, #4]
    711a:	2b01      	cmp	r3, #1
    711c:	d114      	bne.n	7148 <vTaskStartScheduler+0x4c>
	__asm volatile
    711e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    7122:	f383 8811 	msr	BASEPRI, r3
    7126:	f3bf 8f6f 	isb	sy
    712a:	f3bf 8f4f 	dsb	sy
    712e:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
    7130:	4b0a      	ldr	r3, [pc, #40]	; (715c <vTaskStartScheduler+0x60>)
    7132:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7136:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    7138:	4b09      	ldr	r3, [pc, #36]	; (7160 <vTaskStartScheduler+0x64>)
    713a:	2201      	movs	r2, #1
    713c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    713e:	4b09      	ldr	r3, [pc, #36]	; (7164 <vTaskStartScheduler+0x68>)
    7140:	2200      	movs	r2, #0
    7142:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    7144:	f001 fd05 	bl	8b52 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
    7148:	bf00      	nop
    714a:	3708      	adds	r7, #8
    714c:	46bd      	mov	sp, r7
    714e:	bd80      	pop	{r7, pc}
    7150:	20004530 	.word	0x20004530
    7154:	00008eec 	.word	0x00008eec
    7158:	000077d9 	.word	0x000077d9
    715c:	2000452c 	.word	0x2000452c
    7160:	20004518 	.word	0x20004518
    7164:	20004510 	.word	0x20004510

00007168 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    7168:	b580      	push	{r7, lr}
    716a:	b082      	sub	sp, #8
    716c:	af00      	add	r7, sp, #0
    716e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    7172:	f383 8811 	msr	BASEPRI, r3
    7176:	f3bf 8f6f 	isb	sy
    717a:	f3bf 8f4f 	dsb	sy
    717e:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    7180:	4b04      	ldr	r3, [pc, #16]	; (7194 <vTaskEndScheduler+0x2c>)
    7182:	2200      	movs	r2, #0
    7184:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
    7186:	f001 fd05 	bl	8b94 <vPortEndScheduler>
}
    718a:	bf00      	nop
    718c:	3708      	adds	r7, #8
    718e:	46bd      	mov	sp, r7
    7190:	bd80      	pop	{r7, pc}
    7192:	bf00      	nop
    7194:	20004518 	.word	0x20004518

00007198 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    7198:	b480      	push	{r7}
    719a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    719c:	4b04      	ldr	r3, [pc, #16]	; (71b0 <vTaskSuspendAll+0x18>)
    719e:	681b      	ldr	r3, [r3, #0]
    71a0:	3301      	adds	r3, #1
    71a2:	4a03      	ldr	r2, [pc, #12]	; (71b0 <vTaskSuspendAll+0x18>)
    71a4:	6013      	str	r3, [r2, #0]
}
    71a6:	bf00      	nop
    71a8:	46bd      	mov	sp, r7
    71aa:	bc80      	pop	{r7}
    71ac:	4770      	bx	lr
    71ae:	bf00      	nop
    71b0:	20004534 	.word	0x20004534

000071b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    71b4:	b580      	push	{r7, lr}
    71b6:	b084      	sub	sp, #16
    71b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
    71ba:	2300      	movs	r3, #0
    71bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
    71be:	2300      	movs	r3, #0
    71c0:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    71c2:	f001 fced 	bl	8ba0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
    71c6:	4b39      	ldr	r3, [pc, #228]	; (72ac <xTaskResumeAll+0xf8>)
    71c8:	681b      	ldr	r3, [r3, #0]
    71ca:	3b01      	subs	r3, #1
    71cc:	4a37      	ldr	r2, [pc, #220]	; (72ac <xTaskResumeAll+0xf8>)
    71ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    71d0:	4b36      	ldr	r3, [pc, #216]	; (72ac <xTaskResumeAll+0xf8>)
    71d2:	681b      	ldr	r3, [r3, #0]
    71d4:	2b00      	cmp	r3, #0
    71d6:	d161      	bne.n	729c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    71d8:	4b35      	ldr	r3, [pc, #212]	; (72b0 <xTaskResumeAll+0xfc>)
    71da:	681b      	ldr	r3, [r3, #0]
    71dc:	2b00      	cmp	r3, #0
    71de:	d05d      	beq.n	729c <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    71e0:	e02e      	b.n	7240 <xTaskResumeAll+0x8c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    71e2:	4b34      	ldr	r3, [pc, #208]	; (72b4 <xTaskResumeAll+0x100>)
    71e4:	68db      	ldr	r3, [r3, #12]
    71e6:	68db      	ldr	r3, [r3, #12]
    71e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    71ea:	68fb      	ldr	r3, [r7, #12]
    71ec:	3318      	adds	r3, #24
    71ee:	4618      	mov	r0, r3
    71f0:	f7fe fcba 	bl	5b68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    71f4:	68fb      	ldr	r3, [r7, #12]
    71f6:	3304      	adds	r3, #4
    71f8:	4618      	mov	r0, r3
    71fa:	f7fe fcb5 	bl	5b68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    71fe:	68fb      	ldr	r3, [r7, #12]
    7200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7202:	2201      	movs	r2, #1
    7204:	409a      	lsls	r2, r3
    7206:	4b2c      	ldr	r3, [pc, #176]	; (72b8 <xTaskResumeAll+0x104>)
    7208:	681b      	ldr	r3, [r3, #0]
    720a:	4313      	orrs	r3, r2
    720c:	4a2a      	ldr	r2, [pc, #168]	; (72b8 <xTaskResumeAll+0x104>)
    720e:	6013      	str	r3, [r2, #0]
    7210:	68fb      	ldr	r3, [r7, #12]
    7212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7214:	4613      	mov	r3, r2
    7216:	009b      	lsls	r3, r3, #2
    7218:	4413      	add	r3, r2
    721a:	009b      	lsls	r3, r3, #2
    721c:	4a27      	ldr	r2, [pc, #156]	; (72bc <xTaskResumeAll+0x108>)
    721e:	441a      	add	r2, r3
    7220:	68fb      	ldr	r3, [r7, #12]
    7222:	3304      	adds	r3, #4
    7224:	4619      	mov	r1, r3
    7226:	4610      	mov	r0, r2
    7228:	f7fe fc43 	bl	5ab2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    722c:	68fb      	ldr	r3, [r7, #12]
    722e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7230:	4b23      	ldr	r3, [pc, #140]	; (72c0 <xTaskResumeAll+0x10c>)
    7232:	681b      	ldr	r3, [r3, #0]
    7234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7236:	429a      	cmp	r2, r3
    7238:	d302      	bcc.n	7240 <xTaskResumeAll+0x8c>
					{
						xYieldPending = pdTRUE;
    723a:	4b22      	ldr	r3, [pc, #136]	; (72c4 <xTaskResumeAll+0x110>)
    723c:	2201      	movs	r2, #1
    723e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    7240:	4b1c      	ldr	r3, [pc, #112]	; (72b4 <xTaskResumeAll+0x100>)
    7242:	681b      	ldr	r3, [r3, #0]
    7244:	2b00      	cmp	r3, #0
    7246:	d1cc      	bne.n	71e2 <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
    7248:	68fb      	ldr	r3, [r7, #12]
    724a:	2b00      	cmp	r3, #0
    724c:	d001      	beq.n	7252 <xTaskResumeAll+0x9e>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
    724e:	f000 fb57 	bl	7900 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    7252:	4b1d      	ldr	r3, [pc, #116]	; (72c8 <xTaskResumeAll+0x114>)
    7254:	681b      	ldr	r3, [r3, #0]
    7256:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
    7258:	687b      	ldr	r3, [r7, #4]
    725a:	2b00      	cmp	r3, #0
    725c:	d010      	beq.n	7280 <xTaskResumeAll+0xcc>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
    725e:	f000 f875 	bl	734c <xTaskIncrementTick>
    7262:	4603      	mov	r3, r0
    7264:	2b00      	cmp	r3, #0
    7266:	d002      	beq.n	726e <xTaskResumeAll+0xba>
							{
								xYieldPending = pdTRUE;
    7268:	4b16      	ldr	r3, [pc, #88]	; (72c4 <xTaskResumeAll+0x110>)
    726a:	2201      	movs	r2, #1
    726c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
    726e:	687b      	ldr	r3, [r7, #4]
    7270:	3b01      	subs	r3, #1
    7272:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    7274:	687b      	ldr	r3, [r7, #4]
    7276:	2b00      	cmp	r3, #0
    7278:	d1f1      	bne.n	725e <xTaskResumeAll+0xaa>

						uxPendedTicks = 0;
    727a:	4b13      	ldr	r3, [pc, #76]	; (72c8 <xTaskResumeAll+0x114>)
    727c:	2200      	movs	r2, #0
    727e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
    7280:	4b10      	ldr	r3, [pc, #64]	; (72c4 <xTaskResumeAll+0x110>)
    7282:	681b      	ldr	r3, [r3, #0]
    7284:	2b00      	cmp	r3, #0
    7286:	d009      	beq.n	729c <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    7288:	2301      	movs	r3, #1
    728a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    728c:	4b0f      	ldr	r3, [pc, #60]	; (72cc <xTaskResumeAll+0x118>)
    728e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7292:	601a      	str	r2, [r3, #0]
    7294:	f3bf 8f4f 	dsb	sy
    7298:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    729c:	f001 fc98 	bl	8bd0 <vPortExitCritical>

	return xAlreadyYielded;
    72a0:	68bb      	ldr	r3, [r7, #8]
}
    72a2:	4618      	mov	r0, r3
    72a4:	3710      	adds	r7, #16
    72a6:	46bd      	mov	sp, r7
    72a8:	bd80      	pop	{r7, pc}
    72aa:	bf00      	nop
    72ac:	20004534 	.word	0x20004534
    72b0:	2000450c 	.word	0x2000450c
    72b4:	200044cc 	.word	0x200044cc
    72b8:	20004514 	.word	0x20004514
    72bc:	20004438 	.word	0x20004438
    72c0:	20004434 	.word	0x20004434
    72c4:	20004520 	.word	0x20004520
    72c8:	2000451c 	.word	0x2000451c
    72cc:	e000ed04 	.word	0xe000ed04

000072d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    72d0:	b480      	push	{r7}
    72d2:	b083      	sub	sp, #12
    72d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    72d6:	4b04      	ldr	r3, [pc, #16]	; (72e8 <xTaskGetTickCount+0x18>)
    72d8:	681b      	ldr	r3, [r3, #0]
    72da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    72dc:	687b      	ldr	r3, [r7, #4]
}
    72de:	4618      	mov	r0, r3
    72e0:	370c      	adds	r7, #12
    72e2:	46bd      	mov	sp, r7
    72e4:	bc80      	pop	{r7}
    72e6:	4770      	bx	lr
    72e8:	20004510 	.word	0x20004510

000072ec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    72ec:	b480      	push	{r7}
    72ee:	b083      	sub	sp, #12
    72f0:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    72f2:	2300      	movs	r3, #0
    72f4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
    72f6:	4b04      	ldr	r3, [pc, #16]	; (7308 <xTaskGetTickCountFromISR+0x1c>)
    72f8:	681b      	ldr	r3, [r3, #0]
    72fa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    72fc:	683b      	ldr	r3, [r7, #0]
}
    72fe:	4618      	mov	r0, r3
    7300:	370c      	adds	r7, #12
    7302:	46bd      	mov	sp, r7
    7304:	bc80      	pop	{r7}
    7306:	4770      	bx	lr
    7308:	20004510 	.word	0x20004510

0000730c <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    730c:	b480      	push	{r7}
    730e:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    7310:	4b02      	ldr	r3, [pc, #8]	; (731c <uxTaskGetNumberOfTasks+0x10>)
    7312:	681b      	ldr	r3, [r3, #0]
}
    7314:	4618      	mov	r0, r3
    7316:	46bd      	mov	sp, r7
    7318:	bc80      	pop	{r7}
    731a:	4770      	bx	lr
    731c:	2000450c 	.word	0x2000450c

00007320 <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    7320:	b480      	push	{r7}
    7322:	b085      	sub	sp, #20
    7324:	af00      	add	r7, sp, #0
    7326:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
    7328:	687b      	ldr	r3, [r7, #4]
    732a:	2b00      	cmp	r3, #0
    732c:	d102      	bne.n	7334 <pcTaskGetName+0x14>
    732e:	4b06      	ldr	r3, [pc, #24]	; (7348 <pcTaskGetName+0x28>)
    7330:	681b      	ldr	r3, [r3, #0]
    7332:	e000      	b.n	7336 <pcTaskGetName+0x16>
    7334:	687b      	ldr	r3, [r7, #4]
    7336:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
	return &( pxTCB->pcTaskName[ 0 ] );
    7338:	68fb      	ldr	r3, [r7, #12]
    733a:	3334      	adds	r3, #52	; 0x34
}
    733c:	4618      	mov	r0, r3
    733e:	3714      	adds	r7, #20
    7340:	46bd      	mov	sp, r7
    7342:	bc80      	pop	{r7}
    7344:	4770      	bx	lr
    7346:	bf00      	nop
    7348:	20004434 	.word	0x20004434

0000734c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    734c:	b580      	push	{r7, lr}
    734e:	b086      	sub	sp, #24
    7350:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    7352:	2300      	movs	r3, #0
    7354:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7356:	4b4d      	ldr	r3, [pc, #308]	; (748c <xTaskIncrementTick+0x140>)
    7358:	681b      	ldr	r3, [r3, #0]
    735a:	2b00      	cmp	r3, #0
    735c:	f040 8083 	bne.w	7466 <xTaskIncrementTick+0x11a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
    7360:	4b4b      	ldr	r3, [pc, #300]	; (7490 <xTaskIncrementTick+0x144>)
    7362:	681b      	ldr	r3, [r3, #0]
    7364:	3301      	adds	r3, #1
    7366:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
    7368:	4a49      	ldr	r2, [pc, #292]	; (7490 <xTaskIncrementTick+0x144>)
    736a:	693b      	ldr	r3, [r7, #16]
    736c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
    736e:	693b      	ldr	r3, [r7, #16]
    7370:	2b00      	cmp	r3, #0
    7372:	d110      	bne.n	7396 <xTaskIncrementTick+0x4a>
		{
			taskSWITCH_DELAYED_LISTS();
    7374:	4b47      	ldr	r3, [pc, #284]	; (7494 <xTaskIncrementTick+0x148>)
    7376:	681b      	ldr	r3, [r3, #0]
    7378:	60fb      	str	r3, [r7, #12]
    737a:	4b47      	ldr	r3, [pc, #284]	; (7498 <xTaskIncrementTick+0x14c>)
    737c:	681b      	ldr	r3, [r3, #0]
    737e:	4a45      	ldr	r2, [pc, #276]	; (7494 <xTaskIncrementTick+0x148>)
    7380:	6013      	str	r3, [r2, #0]
    7382:	4a45      	ldr	r2, [pc, #276]	; (7498 <xTaskIncrementTick+0x14c>)
    7384:	68fb      	ldr	r3, [r7, #12]
    7386:	6013      	str	r3, [r2, #0]
    7388:	4b44      	ldr	r3, [pc, #272]	; (749c <xTaskIncrementTick+0x150>)
    738a:	681b      	ldr	r3, [r3, #0]
    738c:	3301      	adds	r3, #1
    738e:	4a43      	ldr	r2, [pc, #268]	; (749c <xTaskIncrementTick+0x150>)
    7390:	6013      	str	r3, [r2, #0]
    7392:	f000 fab5 	bl	7900 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
    7396:	4b42      	ldr	r3, [pc, #264]	; (74a0 <xTaskIncrementTick+0x154>)
    7398:	681b      	ldr	r3, [r3, #0]
    739a:	693a      	ldr	r2, [r7, #16]
    739c:	429a      	cmp	r2, r3
    739e:	d34d      	bcc.n	743c <xTaskIncrementTick+0xf0>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    73a0:	4b3c      	ldr	r3, [pc, #240]	; (7494 <xTaskIncrementTick+0x148>)
    73a2:	681b      	ldr	r3, [r3, #0]
    73a4:	681b      	ldr	r3, [r3, #0]
    73a6:	2b00      	cmp	r3, #0
    73a8:	d101      	bne.n	73ae <xTaskIncrementTick+0x62>
    73aa:	2301      	movs	r3, #1
    73ac:	e000      	b.n	73b0 <xTaskIncrementTick+0x64>
    73ae:	2300      	movs	r3, #0
    73b0:	2b00      	cmp	r3, #0
    73b2:	d004      	beq.n	73be <xTaskIncrementTick+0x72>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    73b4:	4b3a      	ldr	r3, [pc, #232]	; (74a0 <xTaskIncrementTick+0x154>)
    73b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    73ba:	601a      	str	r2, [r3, #0]
					break;
    73bc:	e03e      	b.n	743c <xTaskIncrementTick+0xf0>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    73be:	4b35      	ldr	r3, [pc, #212]	; (7494 <xTaskIncrementTick+0x148>)
    73c0:	681b      	ldr	r3, [r3, #0]
    73c2:	68db      	ldr	r3, [r3, #12]
    73c4:	68db      	ldr	r3, [r3, #12]
    73c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    73c8:	68bb      	ldr	r3, [r7, #8]
    73ca:	685b      	ldr	r3, [r3, #4]
    73cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
    73ce:	693a      	ldr	r2, [r7, #16]
    73d0:	687b      	ldr	r3, [r7, #4]
    73d2:	429a      	cmp	r2, r3
    73d4:	d203      	bcs.n	73de <xTaskIncrementTick+0x92>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
    73d6:	4a32      	ldr	r2, [pc, #200]	; (74a0 <xTaskIncrementTick+0x154>)
    73d8:	687b      	ldr	r3, [r7, #4]
    73da:	6013      	str	r3, [r2, #0]
						break;
    73dc:	e02e      	b.n	743c <xTaskIncrementTick+0xf0>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    73de:	68bb      	ldr	r3, [r7, #8]
    73e0:	3304      	adds	r3, #4
    73e2:	4618      	mov	r0, r3
    73e4:	f7fe fbc0 	bl	5b68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    73e8:	68bb      	ldr	r3, [r7, #8]
    73ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    73ec:	2b00      	cmp	r3, #0
    73ee:	d004      	beq.n	73fa <xTaskIncrementTick+0xae>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    73f0:	68bb      	ldr	r3, [r7, #8]
    73f2:	3318      	adds	r3, #24
    73f4:	4618      	mov	r0, r3
    73f6:	f7fe fbb7 	bl	5b68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
    73fa:	68bb      	ldr	r3, [r7, #8]
    73fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    73fe:	2201      	movs	r2, #1
    7400:	409a      	lsls	r2, r3
    7402:	4b28      	ldr	r3, [pc, #160]	; (74a4 <xTaskIncrementTick+0x158>)
    7404:	681b      	ldr	r3, [r3, #0]
    7406:	4313      	orrs	r3, r2
    7408:	4a26      	ldr	r2, [pc, #152]	; (74a4 <xTaskIncrementTick+0x158>)
    740a:	6013      	str	r3, [r2, #0]
    740c:	68bb      	ldr	r3, [r7, #8]
    740e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7410:	4613      	mov	r3, r2
    7412:	009b      	lsls	r3, r3, #2
    7414:	4413      	add	r3, r2
    7416:	009b      	lsls	r3, r3, #2
    7418:	4a23      	ldr	r2, [pc, #140]	; (74a8 <xTaskIncrementTick+0x15c>)
    741a:	441a      	add	r2, r3
    741c:	68bb      	ldr	r3, [r7, #8]
    741e:	3304      	adds	r3, #4
    7420:	4619      	mov	r1, r3
    7422:	4610      	mov	r0, r2
    7424:	f7fe fb45 	bl	5ab2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    7428:	68bb      	ldr	r3, [r7, #8]
    742a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    742c:	4b1f      	ldr	r3, [pc, #124]	; (74ac <xTaskIncrementTick+0x160>)
    742e:	681b      	ldr	r3, [r3, #0]
    7430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7432:	429a      	cmp	r2, r3
    7434:	d3b4      	bcc.n	73a0 <xTaskIncrementTick+0x54>
						{
							xSwitchRequired = pdTRUE;
    7436:	2301      	movs	r3, #1
    7438:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    743a:	e7b1      	b.n	73a0 <xTaskIncrementTick+0x54>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    743c:	4b1b      	ldr	r3, [pc, #108]	; (74ac <xTaskIncrementTick+0x160>)
    743e:	681b      	ldr	r3, [r3, #0]
    7440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7442:	4919      	ldr	r1, [pc, #100]	; (74a8 <xTaskIncrementTick+0x15c>)
    7444:	4613      	mov	r3, r2
    7446:	009b      	lsls	r3, r3, #2
    7448:	4413      	add	r3, r2
    744a:	009b      	lsls	r3, r3, #2
    744c:	440b      	add	r3, r1
    744e:	681b      	ldr	r3, [r3, #0]
    7450:	2b01      	cmp	r3, #1
    7452:	d901      	bls.n	7458 <xTaskIncrementTick+0x10c>
			{
				xSwitchRequired = pdTRUE;
    7454:	2301      	movs	r3, #1
    7456:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
    7458:	4b15      	ldr	r3, [pc, #84]	; (74b0 <xTaskIncrementTick+0x164>)
    745a:	681b      	ldr	r3, [r3, #0]
    745c:	2b00      	cmp	r3, #0
    745e:	d109      	bne.n	7474 <xTaskIncrementTick+0x128>
			{
				vApplicationTickHook();
    7460:	f7f8 fee6 	bl	230 <vApplicationTickHook>
    7464:	e006      	b.n	7474 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    7466:	4b12      	ldr	r3, [pc, #72]	; (74b0 <xTaskIncrementTick+0x164>)
    7468:	681b      	ldr	r3, [r3, #0]
    746a:	3301      	adds	r3, #1
    746c:	4a10      	ldr	r2, [pc, #64]	; (74b0 <xTaskIncrementTick+0x164>)
    746e:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
    7470:	f7f8 fede 	bl	230 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    7474:	4b0f      	ldr	r3, [pc, #60]	; (74b4 <xTaskIncrementTick+0x168>)
    7476:	681b      	ldr	r3, [r3, #0]
    7478:	2b00      	cmp	r3, #0
    747a:	d001      	beq.n	7480 <xTaskIncrementTick+0x134>
		{
			xSwitchRequired = pdTRUE;
    747c:	2301      	movs	r3, #1
    747e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    7480:	697b      	ldr	r3, [r7, #20]
}
    7482:	4618      	mov	r0, r3
    7484:	3718      	adds	r7, #24
    7486:	46bd      	mov	sp, r7
    7488:	bd80      	pop	{r7, pc}
    748a:	bf00      	nop
    748c:	20004534 	.word	0x20004534
    7490:	20004510 	.word	0x20004510
    7494:	200044c4 	.word	0x200044c4
    7498:	200044c8 	.word	0x200044c8
    749c:	20004524 	.word	0x20004524
    74a0:	2000452c 	.word	0x2000452c
    74a4:	20004514 	.word	0x20004514
    74a8:	20004438 	.word	0x20004438
    74ac:	20004434 	.word	0x20004434
    74b0:	2000451c 	.word	0x2000451c
    74b4:	20004520 	.word	0x20004520

000074b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    74b8:	b480      	push	{r7}
    74ba:	b085      	sub	sp, #20
    74bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    74be:	4b1c      	ldr	r3, [pc, #112]	; (7530 <vTaskSwitchContext+0x78>)
    74c0:	681b      	ldr	r3, [r3, #0]
    74c2:	2b00      	cmp	r3, #0
    74c4:	d003      	beq.n	74ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    74c6:	4b1b      	ldr	r3, [pc, #108]	; (7534 <vTaskSwitchContext+0x7c>)
    74c8:	2201      	movs	r2, #1
    74ca:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    74cc:	e02a      	b.n	7524 <vTaskSwitchContext+0x6c>
		xYieldPending = pdFALSE;
    74ce:	4b19      	ldr	r3, [pc, #100]	; (7534 <vTaskSwitchContext+0x7c>)
    74d0:	2200      	movs	r2, #0
    74d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
    74d4:	4b18      	ldr	r3, [pc, #96]	; (7538 <vTaskSwitchContext+0x80>)
    74d6:	681b      	ldr	r3, [r3, #0]
    74d8:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
    74da:	687b      	ldr	r3, [r7, #4]
    74dc:	fab3 f383 	clz	r3, r3
    74e0:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
    74e2:	78fb      	ldrb	r3, [r7, #3]
    74e4:	f1c3 031f 	rsb	r3, r3, #31
    74e8:	60fb      	str	r3, [r7, #12]
    74ea:	68fa      	ldr	r2, [r7, #12]
    74ec:	4613      	mov	r3, r2
    74ee:	009b      	lsls	r3, r3, #2
    74f0:	4413      	add	r3, r2
    74f2:	009b      	lsls	r3, r3, #2
    74f4:	4a11      	ldr	r2, [pc, #68]	; (753c <vTaskSwitchContext+0x84>)
    74f6:	4413      	add	r3, r2
    74f8:	60bb      	str	r3, [r7, #8]
    74fa:	68bb      	ldr	r3, [r7, #8]
    74fc:	685b      	ldr	r3, [r3, #4]
    74fe:	685a      	ldr	r2, [r3, #4]
    7500:	68bb      	ldr	r3, [r7, #8]
    7502:	605a      	str	r2, [r3, #4]
    7504:	68bb      	ldr	r3, [r7, #8]
    7506:	685a      	ldr	r2, [r3, #4]
    7508:	68bb      	ldr	r3, [r7, #8]
    750a:	3308      	adds	r3, #8
    750c:	429a      	cmp	r2, r3
    750e:	d104      	bne.n	751a <vTaskSwitchContext+0x62>
    7510:	68bb      	ldr	r3, [r7, #8]
    7512:	685b      	ldr	r3, [r3, #4]
    7514:	685a      	ldr	r2, [r3, #4]
    7516:	68bb      	ldr	r3, [r7, #8]
    7518:	605a      	str	r2, [r3, #4]
    751a:	68bb      	ldr	r3, [r7, #8]
    751c:	685b      	ldr	r3, [r3, #4]
    751e:	68db      	ldr	r3, [r3, #12]
    7520:	4a07      	ldr	r2, [pc, #28]	; (7540 <vTaskSwitchContext+0x88>)
    7522:	6013      	str	r3, [r2, #0]
}
    7524:	bf00      	nop
    7526:	3714      	adds	r7, #20
    7528:	46bd      	mov	sp, r7
    752a:	bc80      	pop	{r7}
    752c:	4770      	bx	lr
    752e:	bf00      	nop
    7530:	20004534 	.word	0x20004534
    7534:	20004520 	.word	0x20004520
    7538:	20004514 	.word	0x20004514
    753c:	20004438 	.word	0x20004438
    7540:	20004434 	.word	0x20004434

00007544 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    7544:	b580      	push	{r7, lr}
    7546:	b082      	sub	sp, #8
    7548:	af00      	add	r7, sp, #0
    754a:	6078      	str	r0, [r7, #4]
    754c:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    754e:	4b07      	ldr	r3, [pc, #28]	; (756c <vTaskPlaceOnEventList+0x28>)
    7550:	681b      	ldr	r3, [r3, #0]
    7552:	3318      	adds	r3, #24
    7554:	4619      	mov	r1, r3
    7556:	6878      	ldr	r0, [r7, #4]
    7558:	f7fe face 	bl	5af8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    755c:	2101      	movs	r1, #1
    755e:	6838      	ldr	r0, [r7, #0]
    7560:	f000 fdfc 	bl	815c <prvAddCurrentTaskToDelayedList>
}
    7564:	bf00      	nop
    7566:	3708      	adds	r7, #8
    7568:	46bd      	mov	sp, r7
    756a:	bd80      	pop	{r7, pc}
    756c:	20004434 	.word	0x20004434

00007570 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    7570:	b580      	push	{r7, lr}
    7572:	b084      	sub	sp, #16
    7574:	af00      	add	r7, sp, #0
    7576:	60f8      	str	r0, [r7, #12]
    7578:	60b9      	str	r1, [r7, #8]
    757a:	607a      	str	r2, [r7, #4]
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    757c:	4b0a      	ldr	r3, [pc, #40]	; (75a8 <vTaskPlaceOnUnorderedEventList+0x38>)
    757e:	681b      	ldr	r3, [r3, #0]
    7580:	68ba      	ldr	r2, [r7, #8]
    7582:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    7586:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    7588:	4b07      	ldr	r3, [pc, #28]	; (75a8 <vTaskPlaceOnUnorderedEventList+0x38>)
    758a:	681b      	ldr	r3, [r3, #0]
    758c:	3318      	adds	r3, #24
    758e:	4619      	mov	r1, r3
    7590:	68f8      	ldr	r0, [r7, #12]
    7592:	f7fe fa8e 	bl	5ab2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7596:	2101      	movs	r1, #1
    7598:	6878      	ldr	r0, [r7, #4]
    759a:	f000 fddf 	bl	815c <prvAddCurrentTaskToDelayedList>
}
    759e:	bf00      	nop
    75a0:	3710      	adds	r7, #16
    75a2:	46bd      	mov	sp, r7
    75a4:	bd80      	pop	{r7, pc}
    75a6:	bf00      	nop
    75a8:	20004434 	.word	0x20004434

000075ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    75ac:	b580      	push	{r7, lr}
    75ae:	b084      	sub	sp, #16
    75b0:	af00      	add	r7, sp, #0
    75b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    75b4:	687b      	ldr	r3, [r7, #4]
    75b6:	68db      	ldr	r3, [r3, #12]
    75b8:	68db      	ldr	r3, [r3, #12]
    75ba:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    75bc:	68bb      	ldr	r3, [r7, #8]
    75be:	3318      	adds	r3, #24
    75c0:	4618      	mov	r0, r3
    75c2:	f7fe fad1 	bl	5b68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    75c6:	4b1d      	ldr	r3, [pc, #116]	; (763c <xTaskRemoveFromEventList+0x90>)
    75c8:	681b      	ldr	r3, [r3, #0]
    75ca:	2b00      	cmp	r3, #0
    75cc:	d11c      	bne.n	7608 <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    75ce:	68bb      	ldr	r3, [r7, #8]
    75d0:	3304      	adds	r3, #4
    75d2:	4618      	mov	r0, r3
    75d4:	f7fe fac8 	bl	5b68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    75d8:	68bb      	ldr	r3, [r7, #8]
    75da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    75dc:	2201      	movs	r2, #1
    75de:	409a      	lsls	r2, r3
    75e0:	4b17      	ldr	r3, [pc, #92]	; (7640 <xTaskRemoveFromEventList+0x94>)
    75e2:	681b      	ldr	r3, [r3, #0]
    75e4:	4313      	orrs	r3, r2
    75e6:	4a16      	ldr	r2, [pc, #88]	; (7640 <xTaskRemoveFromEventList+0x94>)
    75e8:	6013      	str	r3, [r2, #0]
    75ea:	68bb      	ldr	r3, [r7, #8]
    75ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    75ee:	4613      	mov	r3, r2
    75f0:	009b      	lsls	r3, r3, #2
    75f2:	4413      	add	r3, r2
    75f4:	009b      	lsls	r3, r3, #2
    75f6:	4a13      	ldr	r2, [pc, #76]	; (7644 <xTaskRemoveFromEventList+0x98>)
    75f8:	441a      	add	r2, r3
    75fa:	68bb      	ldr	r3, [r7, #8]
    75fc:	3304      	adds	r3, #4
    75fe:	4619      	mov	r1, r3
    7600:	4610      	mov	r0, r2
    7602:	f7fe fa56 	bl	5ab2 <vListInsertEnd>
    7606:	e005      	b.n	7614 <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    7608:	68bb      	ldr	r3, [r7, #8]
    760a:	3318      	adds	r3, #24
    760c:	4619      	mov	r1, r3
    760e:	480e      	ldr	r0, [pc, #56]	; (7648 <xTaskRemoveFromEventList+0x9c>)
    7610:	f7fe fa4f 	bl	5ab2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    7614:	68bb      	ldr	r3, [r7, #8]
    7616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7618:	4b0c      	ldr	r3, [pc, #48]	; (764c <xTaskRemoveFromEventList+0xa0>)
    761a:	681b      	ldr	r3, [r3, #0]
    761c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    761e:	429a      	cmp	r2, r3
    7620:	d905      	bls.n	762e <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    7622:	2301      	movs	r3, #1
    7624:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    7626:	4b0a      	ldr	r3, [pc, #40]	; (7650 <xTaskRemoveFromEventList+0xa4>)
    7628:	2201      	movs	r2, #1
    762a:	601a      	str	r2, [r3, #0]
    762c:	e001      	b.n	7632 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
    762e:	2300      	movs	r3, #0
    7630:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    7632:	68fb      	ldr	r3, [r7, #12]
}
    7634:	4618      	mov	r0, r3
    7636:	3710      	adds	r7, #16
    7638:	46bd      	mov	sp, r7
    763a:	bd80      	pop	{r7, pc}
    763c:	20004534 	.word	0x20004534
    7640:	20004514 	.word	0x20004514
    7644:	20004438 	.word	0x20004438
    7648:	200044cc 	.word	0x200044cc
    764c:	20004434 	.word	0x20004434
    7650:	20004520 	.word	0x20004520

00007654 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    7654:	b580      	push	{r7, lr}
    7656:	b084      	sub	sp, #16
    7658:	af00      	add	r7, sp, #0
    765a:	6078      	str	r0, [r7, #4]
    765c:	6039      	str	r1, [r7, #0]
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    765e:	683b      	ldr	r3, [r7, #0]
    7660:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    7664:	687b      	ldr	r3, [r7, #4]
    7666:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    7668:	687b      	ldr	r3, [r7, #4]
    766a:	68db      	ldr	r3, [r3, #12]
    766c:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    766e:	6878      	ldr	r0, [r7, #4]
    7670:	f7fe fa7a 	bl	5b68 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    7674:	68fb      	ldr	r3, [r7, #12]
    7676:	3304      	adds	r3, #4
    7678:	4618      	mov	r0, r3
    767a:	f7fe fa75 	bl	5b68 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    767e:	68fb      	ldr	r3, [r7, #12]
    7680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7682:	2201      	movs	r2, #1
    7684:	409a      	lsls	r2, r3
    7686:	4b10      	ldr	r3, [pc, #64]	; (76c8 <vTaskRemoveFromUnorderedEventList+0x74>)
    7688:	681b      	ldr	r3, [r3, #0]
    768a:	4313      	orrs	r3, r2
    768c:	4a0e      	ldr	r2, [pc, #56]	; (76c8 <vTaskRemoveFromUnorderedEventList+0x74>)
    768e:	6013      	str	r3, [r2, #0]
    7690:	68fb      	ldr	r3, [r7, #12]
    7692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7694:	4613      	mov	r3, r2
    7696:	009b      	lsls	r3, r3, #2
    7698:	4413      	add	r3, r2
    769a:	009b      	lsls	r3, r3, #2
    769c:	4a0b      	ldr	r2, [pc, #44]	; (76cc <vTaskRemoveFromUnorderedEventList+0x78>)
    769e:	441a      	add	r2, r3
    76a0:	68fb      	ldr	r3, [r7, #12]
    76a2:	3304      	adds	r3, #4
    76a4:	4619      	mov	r1, r3
    76a6:	4610      	mov	r0, r2
    76a8:	f7fe fa03 	bl	5ab2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    76ac:	68fb      	ldr	r3, [r7, #12]
    76ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    76b0:	4b07      	ldr	r3, [pc, #28]	; (76d0 <vTaskRemoveFromUnorderedEventList+0x7c>)
    76b2:	681b      	ldr	r3, [r3, #0]
    76b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    76b6:	429a      	cmp	r2, r3
    76b8:	d902      	bls.n	76c0 <vTaskRemoveFromUnorderedEventList+0x6c>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
    76ba:	4b06      	ldr	r3, [pc, #24]	; (76d4 <vTaskRemoveFromUnorderedEventList+0x80>)
    76bc:	2201      	movs	r2, #1
    76be:	601a      	str	r2, [r3, #0]
	}
}
    76c0:	bf00      	nop
    76c2:	3710      	adds	r7, #16
    76c4:	46bd      	mov	sp, r7
    76c6:	bd80      	pop	{r7, pc}
    76c8:	20004514 	.word	0x20004514
    76cc:	20004438 	.word	0x20004438
    76d0:	20004434 	.word	0x20004434
    76d4:	20004520 	.word	0x20004520

000076d8 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    76d8:	b580      	push	{r7, lr}
    76da:	b082      	sub	sp, #8
    76dc:	af00      	add	r7, sp, #0
    76de:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	taskENTER_CRITICAL();
    76e0:	f001 fa5e 	bl	8ba0 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
    76e4:	4b06      	ldr	r3, [pc, #24]	; (7700 <vTaskSetTimeOutState+0x28>)
    76e6:	681a      	ldr	r2, [r3, #0]
    76e8:	687b      	ldr	r3, [r7, #4]
    76ea:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
    76ec:	4b05      	ldr	r3, [pc, #20]	; (7704 <vTaskSetTimeOutState+0x2c>)
    76ee:	681a      	ldr	r2, [r3, #0]
    76f0:	687b      	ldr	r3, [r7, #4]
    76f2:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
    76f4:	f001 fa6c 	bl	8bd0 <vPortExitCritical>
}
    76f8:	bf00      	nop
    76fa:	3708      	adds	r7, #8
    76fc:	46bd      	mov	sp, r7
    76fe:	bd80      	pop	{r7, pc}
    7700:	20004524 	.word	0x20004524
    7704:	20004510 	.word	0x20004510

00007708 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    7708:	b480      	push	{r7}
    770a:	b083      	sub	sp, #12
    770c:	af00      	add	r7, sp, #0
    770e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    7710:	4b06      	ldr	r3, [pc, #24]	; (772c <vTaskInternalSetTimeOutState+0x24>)
    7712:	681a      	ldr	r2, [r3, #0]
    7714:	687b      	ldr	r3, [r7, #4]
    7716:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    7718:	4b05      	ldr	r3, [pc, #20]	; (7730 <vTaskInternalSetTimeOutState+0x28>)
    771a:	681a      	ldr	r2, [r3, #0]
    771c:	687b      	ldr	r3, [r7, #4]
    771e:	605a      	str	r2, [r3, #4]
}
    7720:	bf00      	nop
    7722:	370c      	adds	r7, #12
    7724:	46bd      	mov	sp, r7
    7726:	bc80      	pop	{r7}
    7728:	4770      	bx	lr
    772a:	bf00      	nop
    772c:	20004524 	.word	0x20004524
    7730:	20004510 	.word	0x20004510

00007734 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    7734:	b580      	push	{r7, lr}
    7736:	b086      	sub	sp, #24
    7738:	af00      	add	r7, sp, #0
    773a:	6078      	str	r0, [r7, #4]
    773c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    773e:	f001 fa2f 	bl	8ba0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    7742:	4b1d      	ldr	r3, [pc, #116]	; (77b8 <xTaskCheckForTimeOut+0x84>)
    7744:	681b      	ldr	r3, [r3, #0]
    7746:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    7748:	687b      	ldr	r3, [r7, #4]
    774a:	685b      	ldr	r3, [r3, #4]
    774c:	693a      	ldr	r2, [r7, #16]
    774e:	1ad3      	subs	r3, r2, r3
    7750:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
    7752:	683b      	ldr	r3, [r7, #0]
    7754:	681b      	ldr	r3, [r3, #0]
    7756:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    775a:	d102      	bne.n	7762 <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
    775c:	2300      	movs	r3, #0
    775e:	617b      	str	r3, [r7, #20]
    7760:	e023      	b.n	77aa <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    7762:	687b      	ldr	r3, [r7, #4]
    7764:	681a      	ldr	r2, [r3, #0]
    7766:	4b15      	ldr	r3, [pc, #84]	; (77bc <xTaskCheckForTimeOut+0x88>)
    7768:	681b      	ldr	r3, [r3, #0]
    776a:	429a      	cmp	r2, r3
    776c:	d007      	beq.n	777e <xTaskCheckForTimeOut+0x4a>
    776e:	687b      	ldr	r3, [r7, #4]
    7770:	685b      	ldr	r3, [r3, #4]
    7772:	693a      	ldr	r2, [r7, #16]
    7774:	429a      	cmp	r2, r3
    7776:	d302      	bcc.n	777e <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
    7778:	2301      	movs	r3, #1
    777a:	617b      	str	r3, [r7, #20]
    777c:	e015      	b.n	77aa <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    777e:	683b      	ldr	r3, [r7, #0]
    7780:	681b      	ldr	r3, [r3, #0]
    7782:	68fa      	ldr	r2, [r7, #12]
    7784:	429a      	cmp	r2, r3
    7786:	d20b      	bcs.n	77a0 <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
    7788:	683b      	ldr	r3, [r7, #0]
    778a:	681a      	ldr	r2, [r3, #0]
    778c:	68fb      	ldr	r3, [r7, #12]
    778e:	1ad2      	subs	r2, r2, r3
    7790:	683b      	ldr	r3, [r7, #0]
    7792:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
    7794:	6878      	ldr	r0, [r7, #4]
    7796:	f7ff ffb7 	bl	7708 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
    779a:	2300      	movs	r3, #0
    779c:	617b      	str	r3, [r7, #20]
    779e:	e004      	b.n	77aa <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
    77a0:	683b      	ldr	r3, [r7, #0]
    77a2:	2200      	movs	r2, #0
    77a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
    77a6:	2301      	movs	r3, #1
    77a8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    77aa:	f001 fa11 	bl	8bd0 <vPortExitCritical>

	return xReturn;
    77ae:	697b      	ldr	r3, [r7, #20]
}
    77b0:	4618      	mov	r0, r3
    77b2:	3718      	adds	r7, #24
    77b4:	46bd      	mov	sp, r7
    77b6:	bd80      	pop	{r7, pc}
    77b8:	20004510 	.word	0x20004510
    77bc:	20004524 	.word	0x20004524

000077c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    77c0:	b480      	push	{r7}
    77c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
    77c4:	4b03      	ldr	r3, [pc, #12]	; (77d4 <vTaskMissedYield+0x14>)
    77c6:	2201      	movs	r2, #1
    77c8:	601a      	str	r2, [r3, #0]
}
    77ca:	bf00      	nop
    77cc:	46bd      	mov	sp, r7
    77ce:	bc80      	pop	{r7}
    77d0:	4770      	bx	lr
    77d2:	bf00      	nop
    77d4:	20004520 	.word	0x20004520

000077d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    77d8:	b580      	push	{r7, lr}
    77da:	b082      	sub	sp, #8
    77dc:	af00      	add	r7, sp, #0
    77de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
    77e0:	f000 f852 	bl	7888 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    77e4:	4b06      	ldr	r3, [pc, #24]	; (7800 <prvIdleTask+0x28>)
    77e6:	681b      	ldr	r3, [r3, #0]
    77e8:	2b01      	cmp	r3, #1
    77ea:	d9f9      	bls.n	77e0 <prvIdleTask+0x8>
			{
				taskYIELD();
    77ec:	4b05      	ldr	r3, [pc, #20]	; (7804 <prvIdleTask+0x2c>)
    77ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    77f2:	601a      	str	r2, [r3, #0]
    77f4:	f3bf 8f4f 	dsb	sy
    77f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
    77fc:	e7f0      	b.n	77e0 <prvIdleTask+0x8>
    77fe:	bf00      	nop
    7800:	20004438 	.word	0x20004438
    7804:	e000ed04 	.word	0xe000ed04

00007808 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    7808:	b580      	push	{r7, lr}
    780a:	b082      	sub	sp, #8
    780c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    780e:	2300      	movs	r3, #0
    7810:	607b      	str	r3, [r7, #4]
    7812:	e00c      	b.n	782e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    7814:	687a      	ldr	r2, [r7, #4]
    7816:	4613      	mov	r3, r2
    7818:	009b      	lsls	r3, r3, #2
    781a:	4413      	add	r3, r2
    781c:	009b      	lsls	r3, r3, #2
    781e:	4a12      	ldr	r2, [pc, #72]	; (7868 <prvInitialiseTaskLists+0x60>)
    7820:	4413      	add	r3, r2
    7822:	4618      	mov	r0, r3
    7824:	f7fe f91a 	bl	5a5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    7828:	687b      	ldr	r3, [r7, #4]
    782a:	3301      	adds	r3, #1
    782c:	607b      	str	r3, [r7, #4]
    782e:	687b      	ldr	r3, [r7, #4]
    7830:	2b04      	cmp	r3, #4
    7832:	d9ef      	bls.n	7814 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
    7834:	480d      	ldr	r0, [pc, #52]	; (786c <prvInitialiseTaskLists+0x64>)
    7836:	f7fe f911 	bl	5a5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    783a:	480d      	ldr	r0, [pc, #52]	; (7870 <prvInitialiseTaskLists+0x68>)
    783c:	f7fe f90e 	bl	5a5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
    7840:	480c      	ldr	r0, [pc, #48]	; (7874 <prvInitialiseTaskLists+0x6c>)
    7842:	f7fe f90b 	bl	5a5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    7846:	480c      	ldr	r0, [pc, #48]	; (7878 <prvInitialiseTaskLists+0x70>)
    7848:	f7fe f908 	bl	5a5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    784c:	480b      	ldr	r0, [pc, #44]	; (787c <prvInitialiseTaskLists+0x74>)
    784e:	f7fe f905 	bl	5a5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    7852:	4b0b      	ldr	r3, [pc, #44]	; (7880 <prvInitialiseTaskLists+0x78>)
    7854:	4a05      	ldr	r2, [pc, #20]	; (786c <prvInitialiseTaskLists+0x64>)
    7856:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    7858:	4b0a      	ldr	r3, [pc, #40]	; (7884 <prvInitialiseTaskLists+0x7c>)
    785a:	4a05      	ldr	r2, [pc, #20]	; (7870 <prvInitialiseTaskLists+0x68>)
    785c:	601a      	str	r2, [r3, #0]
}
    785e:	bf00      	nop
    7860:	3708      	adds	r7, #8
    7862:	46bd      	mov	sp, r7
    7864:	bd80      	pop	{r7, pc}
    7866:	bf00      	nop
    7868:	20004438 	.word	0x20004438
    786c:	2000449c 	.word	0x2000449c
    7870:	200044b0 	.word	0x200044b0
    7874:	200044cc 	.word	0x200044cc
    7878:	200044e0 	.word	0x200044e0
    787c:	200044f8 	.word	0x200044f8
    7880:	200044c4 	.word	0x200044c4
    7884:	200044c8 	.word	0x200044c8

00007888 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    7888:	b580      	push	{r7, lr}
    788a:	b082      	sub	sp, #8
    788c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    788e:	e019      	b.n	78c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
    7890:	f001 f986 	bl	8ba0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    7894:	4b0f      	ldr	r3, [pc, #60]	; (78d4 <prvCheckTasksWaitingTermination+0x4c>)
    7896:	68db      	ldr	r3, [r3, #12]
    7898:	68db      	ldr	r3, [r3, #12]
    789a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    789c:	687b      	ldr	r3, [r7, #4]
    789e:	3304      	adds	r3, #4
    78a0:	4618      	mov	r0, r3
    78a2:	f7fe f961 	bl	5b68 <uxListRemove>
				--uxCurrentNumberOfTasks;
    78a6:	4b0c      	ldr	r3, [pc, #48]	; (78d8 <prvCheckTasksWaitingTermination+0x50>)
    78a8:	681b      	ldr	r3, [r3, #0]
    78aa:	3b01      	subs	r3, #1
    78ac:	4a0a      	ldr	r2, [pc, #40]	; (78d8 <prvCheckTasksWaitingTermination+0x50>)
    78ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
    78b0:	4b0a      	ldr	r3, [pc, #40]	; (78dc <prvCheckTasksWaitingTermination+0x54>)
    78b2:	681b      	ldr	r3, [r3, #0]
    78b4:	3b01      	subs	r3, #1
    78b6:	4a09      	ldr	r2, [pc, #36]	; (78dc <prvCheckTasksWaitingTermination+0x54>)
    78b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
    78ba:	f001 f989 	bl	8bd0 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
    78be:	6878      	ldr	r0, [r7, #4]
    78c0:	f000 f80e 	bl	78e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    78c4:	4b05      	ldr	r3, [pc, #20]	; (78dc <prvCheckTasksWaitingTermination+0x54>)
    78c6:	681b      	ldr	r3, [r3, #0]
    78c8:	2b00      	cmp	r3, #0
    78ca:	d1e1      	bne.n	7890 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
    78cc:	bf00      	nop
    78ce:	3708      	adds	r7, #8
    78d0:	46bd      	mov	sp, r7
    78d2:	bd80      	pop	{r7, pc}
    78d4:	200044e0 	.word	0x200044e0
    78d8:	2000450c 	.word	0x2000450c
    78dc:	200044f4 	.word	0x200044f4

000078e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    78e0:	b580      	push	{r7, lr}
    78e2:	b082      	sub	sp, #8
    78e4:	af00      	add	r7, sp, #0
    78e6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
    78e8:	687b      	ldr	r3, [r7, #4]
    78ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    78ec:	4618      	mov	r0, r3
    78ee:	f7f8 fc53 	bl	198 <vPortFree>
			vPortFree( pxTCB );
    78f2:	6878      	ldr	r0, [r7, #4]
    78f4:	f7f8 fc50 	bl	198 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
    78f8:	bf00      	nop
    78fa:	3708      	adds	r7, #8
    78fc:	46bd      	mov	sp, r7
    78fe:	bd80      	pop	{r7, pc}

00007900 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    7900:	b480      	push	{r7}
    7902:	b083      	sub	sp, #12
    7904:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    7906:	4b0e      	ldr	r3, [pc, #56]	; (7940 <prvResetNextTaskUnblockTime+0x40>)
    7908:	681b      	ldr	r3, [r3, #0]
    790a:	681b      	ldr	r3, [r3, #0]
    790c:	2b00      	cmp	r3, #0
    790e:	d101      	bne.n	7914 <prvResetNextTaskUnblockTime+0x14>
    7910:	2301      	movs	r3, #1
    7912:	e000      	b.n	7916 <prvResetNextTaskUnblockTime+0x16>
    7914:	2300      	movs	r3, #0
    7916:	2b00      	cmp	r3, #0
    7918:	d004      	beq.n	7924 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    791a:	4b0a      	ldr	r3, [pc, #40]	; (7944 <prvResetNextTaskUnblockTime+0x44>)
    791c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7920:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
    7922:	e008      	b.n	7936 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    7924:	4b06      	ldr	r3, [pc, #24]	; (7940 <prvResetNextTaskUnblockTime+0x40>)
    7926:	681b      	ldr	r3, [r3, #0]
    7928:	68db      	ldr	r3, [r3, #12]
    792a:	68db      	ldr	r3, [r3, #12]
    792c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    792e:	687b      	ldr	r3, [r7, #4]
    7930:	685b      	ldr	r3, [r3, #4]
    7932:	4a04      	ldr	r2, [pc, #16]	; (7944 <prvResetNextTaskUnblockTime+0x44>)
    7934:	6013      	str	r3, [r2, #0]
}
    7936:	bf00      	nop
    7938:	370c      	adds	r7, #12
    793a:	46bd      	mov	sp, r7
    793c:	bc80      	pop	{r7}
    793e:	4770      	bx	lr
    7940:	200044c4 	.word	0x200044c4
    7944:	2000452c 	.word	0x2000452c

00007948 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    7948:	b480      	push	{r7}
    794a:	b083      	sub	sp, #12
    794c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    794e:	4b04      	ldr	r3, [pc, #16]	; (7960 <xTaskGetCurrentTaskHandle+0x18>)
    7950:	681b      	ldr	r3, [r3, #0]
    7952:	607b      	str	r3, [r7, #4]

		return xReturn;
    7954:	687b      	ldr	r3, [r7, #4]
	}
    7956:	4618      	mov	r0, r3
    7958:	370c      	adds	r7, #12
    795a:	46bd      	mov	sp, r7
    795c:	bc80      	pop	{r7}
    795e:	4770      	bx	lr
    7960:	20004434 	.word	0x20004434

00007964 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    7964:	b580      	push	{r7, lr}
    7966:	b084      	sub	sp, #16
    7968:	af00      	add	r7, sp, #0
    796a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
    796c:	687b      	ldr	r3, [r7, #4]
    796e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    7970:	2300      	movs	r3, #0
    7972:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
    7974:	687b      	ldr	r3, [r7, #4]
    7976:	2b00      	cmp	r3, #0
    7978:	d06e      	beq.n	7a58 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
    797a:	68bb      	ldr	r3, [r7, #8]
    797c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    797e:	4b39      	ldr	r3, [pc, #228]	; (7a64 <xTaskPriorityInherit+0x100>)
    7980:	681b      	ldr	r3, [r3, #0]
    7982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7984:	429a      	cmp	r2, r3
    7986:	d25e      	bcs.n	7a46 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    7988:	68bb      	ldr	r3, [r7, #8]
    798a:	699b      	ldr	r3, [r3, #24]
    798c:	2b00      	cmp	r3, #0
    798e:	db06      	blt.n	799e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7990:	4b34      	ldr	r3, [pc, #208]	; (7a64 <xTaskPriorityInherit+0x100>)
    7992:	681b      	ldr	r3, [r3, #0]
    7994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7996:	f1c3 0205 	rsb	r2, r3, #5
    799a:	68bb      	ldr	r3, [r7, #8]
    799c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
    799e:	68bb      	ldr	r3, [r7, #8]
    79a0:	6959      	ldr	r1, [r3, #20]
    79a2:	68bb      	ldr	r3, [r7, #8]
    79a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    79a6:	4613      	mov	r3, r2
    79a8:	009b      	lsls	r3, r3, #2
    79aa:	4413      	add	r3, r2
    79ac:	009b      	lsls	r3, r3, #2
    79ae:	4a2e      	ldr	r2, [pc, #184]	; (7a68 <xTaskPriorityInherit+0x104>)
    79b0:	4413      	add	r3, r2
    79b2:	4299      	cmp	r1, r3
    79b4:	d101      	bne.n	79ba <xTaskPriorityInherit+0x56>
    79b6:	2301      	movs	r3, #1
    79b8:	e000      	b.n	79bc <xTaskPriorityInherit+0x58>
    79ba:	2300      	movs	r3, #0
    79bc:	2b00      	cmp	r3, #0
    79be:	d03a      	beq.n	7a36 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    79c0:	68bb      	ldr	r3, [r7, #8]
    79c2:	3304      	adds	r3, #4
    79c4:	4618      	mov	r0, r3
    79c6:	f7fe f8cf 	bl	5b68 <uxListRemove>
    79ca:	4603      	mov	r3, r0
    79cc:	2b00      	cmp	r3, #0
    79ce:	d115      	bne.n	79fc <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
    79d0:	68bb      	ldr	r3, [r7, #8]
    79d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    79d4:	4924      	ldr	r1, [pc, #144]	; (7a68 <xTaskPriorityInherit+0x104>)
    79d6:	4613      	mov	r3, r2
    79d8:	009b      	lsls	r3, r3, #2
    79da:	4413      	add	r3, r2
    79dc:	009b      	lsls	r3, r3, #2
    79de:	440b      	add	r3, r1
    79e0:	681b      	ldr	r3, [r3, #0]
    79e2:	2b00      	cmp	r3, #0
    79e4:	d10a      	bne.n	79fc <xTaskPriorityInherit+0x98>
    79e6:	68bb      	ldr	r3, [r7, #8]
    79e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    79ea:	2201      	movs	r2, #1
    79ec:	fa02 f303 	lsl.w	r3, r2, r3
    79f0:	43da      	mvns	r2, r3
    79f2:	4b1e      	ldr	r3, [pc, #120]	; (7a6c <xTaskPriorityInherit+0x108>)
    79f4:	681b      	ldr	r3, [r3, #0]
    79f6:	4013      	ands	r3, r2
    79f8:	4a1c      	ldr	r2, [pc, #112]	; (7a6c <xTaskPriorityInherit+0x108>)
    79fa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    79fc:	4b19      	ldr	r3, [pc, #100]	; (7a64 <xTaskPriorityInherit+0x100>)
    79fe:	681b      	ldr	r3, [r3, #0]
    7a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7a02:	68bb      	ldr	r3, [r7, #8]
    7a04:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
    7a06:	68bb      	ldr	r3, [r7, #8]
    7a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7a0a:	2201      	movs	r2, #1
    7a0c:	409a      	lsls	r2, r3
    7a0e:	4b17      	ldr	r3, [pc, #92]	; (7a6c <xTaskPriorityInherit+0x108>)
    7a10:	681b      	ldr	r3, [r3, #0]
    7a12:	4313      	orrs	r3, r2
    7a14:	4a15      	ldr	r2, [pc, #84]	; (7a6c <xTaskPriorityInherit+0x108>)
    7a16:	6013      	str	r3, [r2, #0]
    7a18:	68bb      	ldr	r3, [r7, #8]
    7a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7a1c:	4613      	mov	r3, r2
    7a1e:	009b      	lsls	r3, r3, #2
    7a20:	4413      	add	r3, r2
    7a22:	009b      	lsls	r3, r3, #2
    7a24:	4a10      	ldr	r2, [pc, #64]	; (7a68 <xTaskPriorityInherit+0x104>)
    7a26:	441a      	add	r2, r3
    7a28:	68bb      	ldr	r3, [r7, #8]
    7a2a:	3304      	adds	r3, #4
    7a2c:	4619      	mov	r1, r3
    7a2e:	4610      	mov	r0, r2
    7a30:	f7fe f83f 	bl	5ab2 <vListInsertEnd>
    7a34:	e004      	b.n	7a40 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    7a36:	4b0b      	ldr	r3, [pc, #44]	; (7a64 <xTaskPriorityInherit+0x100>)
    7a38:	681b      	ldr	r3, [r3, #0]
    7a3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7a3c:	68bb      	ldr	r3, [r7, #8]
    7a3e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
    7a40:	2301      	movs	r3, #1
    7a42:	60fb      	str	r3, [r7, #12]
    7a44:	e008      	b.n	7a58 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
    7a46:	68bb      	ldr	r3, [r7, #8]
    7a48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    7a4a:	4b06      	ldr	r3, [pc, #24]	; (7a64 <xTaskPriorityInherit+0x100>)
    7a4c:	681b      	ldr	r3, [r3, #0]
    7a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7a50:	429a      	cmp	r2, r3
    7a52:	d201      	bcs.n	7a58 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
    7a54:	2301      	movs	r3, #1
    7a56:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    7a58:	68fb      	ldr	r3, [r7, #12]
	}
    7a5a:	4618      	mov	r0, r3
    7a5c:	3710      	adds	r7, #16
    7a5e:	46bd      	mov	sp, r7
    7a60:	bd80      	pop	{r7, pc}
    7a62:	bf00      	nop
    7a64:	20004434 	.word	0x20004434
    7a68:	20004438 	.word	0x20004438
    7a6c:	20004514 	.word	0x20004514

00007a70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    7a70:	b580      	push	{r7, lr}
    7a72:	b084      	sub	sp, #16
    7a74:	af00      	add	r7, sp, #0
    7a76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    7a78:	687b      	ldr	r3, [r7, #4]
    7a7a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    7a7c:	2300      	movs	r3, #0
    7a7e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    7a80:	687b      	ldr	r3, [r7, #4]
    7a82:	2b00      	cmp	r3, #0
    7a84:	d04f      	beq.n	7b26 <xTaskPriorityDisinherit+0xb6>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    7a86:	68bb      	ldr	r3, [r7, #8]
    7a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7a8a:	1e5a      	subs	r2, r3, #1
    7a8c:	68bb      	ldr	r3, [r7, #8]
    7a8e:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    7a90:	68bb      	ldr	r3, [r7, #8]
    7a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7a94:	68bb      	ldr	r3, [r7, #8]
    7a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7a98:	429a      	cmp	r2, r3
    7a9a:	d044      	beq.n	7b26 <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    7a9c:	68bb      	ldr	r3, [r7, #8]
    7a9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7aa0:	2b00      	cmp	r3, #0
    7aa2:	d140      	bne.n	7b26 <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    7aa4:	68bb      	ldr	r3, [r7, #8]
    7aa6:	3304      	adds	r3, #4
    7aa8:	4618      	mov	r0, r3
    7aaa:	f7fe f85d 	bl	5b68 <uxListRemove>
    7aae:	4603      	mov	r3, r0
    7ab0:	2b00      	cmp	r3, #0
    7ab2:	d115      	bne.n	7ae0 <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    7ab4:	68bb      	ldr	r3, [r7, #8]
    7ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7ab8:	491d      	ldr	r1, [pc, #116]	; (7b30 <xTaskPriorityDisinherit+0xc0>)
    7aba:	4613      	mov	r3, r2
    7abc:	009b      	lsls	r3, r3, #2
    7abe:	4413      	add	r3, r2
    7ac0:	009b      	lsls	r3, r3, #2
    7ac2:	440b      	add	r3, r1
    7ac4:	681b      	ldr	r3, [r3, #0]
    7ac6:	2b00      	cmp	r3, #0
    7ac8:	d10a      	bne.n	7ae0 <xTaskPriorityDisinherit+0x70>
    7aca:	68bb      	ldr	r3, [r7, #8]
    7acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7ace:	2201      	movs	r2, #1
    7ad0:	fa02 f303 	lsl.w	r3, r2, r3
    7ad4:	43da      	mvns	r2, r3
    7ad6:	4b17      	ldr	r3, [pc, #92]	; (7b34 <xTaskPriorityDisinherit+0xc4>)
    7ad8:	681b      	ldr	r3, [r3, #0]
    7ada:	4013      	ands	r3, r2
    7adc:	4a15      	ldr	r2, [pc, #84]	; (7b34 <xTaskPriorityDisinherit+0xc4>)
    7ade:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    7ae0:	68bb      	ldr	r3, [r7, #8]
    7ae2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    7ae4:	68bb      	ldr	r3, [r7, #8]
    7ae6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7ae8:	68bb      	ldr	r3, [r7, #8]
    7aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7aec:	f1c3 0205 	rsb	r2, r3, #5
    7af0:	68bb      	ldr	r3, [r7, #8]
    7af2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
    7af4:	68bb      	ldr	r3, [r7, #8]
    7af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7af8:	2201      	movs	r2, #1
    7afa:	409a      	lsls	r2, r3
    7afc:	4b0d      	ldr	r3, [pc, #52]	; (7b34 <xTaskPriorityDisinherit+0xc4>)
    7afe:	681b      	ldr	r3, [r3, #0]
    7b00:	4313      	orrs	r3, r2
    7b02:	4a0c      	ldr	r2, [pc, #48]	; (7b34 <xTaskPriorityDisinherit+0xc4>)
    7b04:	6013      	str	r3, [r2, #0]
    7b06:	68bb      	ldr	r3, [r7, #8]
    7b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b0a:	4613      	mov	r3, r2
    7b0c:	009b      	lsls	r3, r3, #2
    7b0e:	4413      	add	r3, r2
    7b10:	009b      	lsls	r3, r3, #2
    7b12:	4a07      	ldr	r2, [pc, #28]	; (7b30 <xTaskPriorityDisinherit+0xc0>)
    7b14:	441a      	add	r2, r3
    7b16:	68bb      	ldr	r3, [r7, #8]
    7b18:	3304      	adds	r3, #4
    7b1a:	4619      	mov	r1, r3
    7b1c:	4610      	mov	r0, r2
    7b1e:	f7fd ffc8 	bl	5ab2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    7b22:	2301      	movs	r3, #1
    7b24:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    7b26:	68fb      	ldr	r3, [r7, #12]
	}
    7b28:	4618      	mov	r0, r3
    7b2a:	3710      	adds	r7, #16
    7b2c:	46bd      	mov	sp, r7
    7b2e:	bd80      	pop	{r7, pc}
    7b30:	20004438 	.word	0x20004438
    7b34:	20004514 	.word	0x20004514

00007b38 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
    7b38:	b580      	push	{r7, lr}
    7b3a:	b086      	sub	sp, #24
    7b3c:	af00      	add	r7, sp, #0
    7b3e:	6078      	str	r0, [r7, #4]
    7b40:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    7b42:	687b      	ldr	r3, [r7, #4]
    7b44:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
    7b46:	2301      	movs	r3, #1
    7b48:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    7b4a:	687b      	ldr	r3, [r7, #4]
    7b4c:	2b00      	cmp	r3, #0
    7b4e:	d068      	beq.n	7c22 <vTaskPriorityDisinheritAfterTimeout+0xea>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
    7b50:	693b      	ldr	r3, [r7, #16]
    7b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7b54:	683a      	ldr	r2, [r7, #0]
    7b56:	429a      	cmp	r2, r3
    7b58:	d902      	bls.n	7b60 <vTaskPriorityDisinheritAfterTimeout+0x28>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
    7b5a:	683b      	ldr	r3, [r7, #0]
    7b5c:	617b      	str	r3, [r7, #20]
    7b5e:	e002      	b.n	7b66 <vTaskPriorityDisinheritAfterTimeout+0x2e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
    7b60:	693b      	ldr	r3, [r7, #16]
    7b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7b64:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
    7b66:	693b      	ldr	r3, [r7, #16]
    7b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7b6a:	697a      	ldr	r2, [r7, #20]
    7b6c:	429a      	cmp	r2, r3
    7b6e:	d058      	beq.n	7c22 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
    7b70:	693b      	ldr	r3, [r7, #16]
    7b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    7b74:	68fa      	ldr	r2, [r7, #12]
    7b76:	429a      	cmp	r2, r3
    7b78:	d153      	bne.n	7c22 <vTaskPriorityDisinheritAfterTimeout+0xea>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
    7b7a:	693b      	ldr	r3, [r7, #16]
    7b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7b7e:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
    7b80:	693b      	ldr	r3, [r7, #16]
    7b82:	697a      	ldr	r2, [r7, #20]
    7b84:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    7b86:	693b      	ldr	r3, [r7, #16]
    7b88:	699b      	ldr	r3, [r3, #24]
    7b8a:	2b00      	cmp	r3, #0
    7b8c:	db04      	blt.n	7b98 <vTaskPriorityDisinheritAfterTimeout+0x60>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7b8e:	697b      	ldr	r3, [r7, #20]
    7b90:	f1c3 0205 	rsb	r2, r3, #5
    7b94:	693b      	ldr	r3, [r7, #16]
    7b96:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
    7b98:	693b      	ldr	r3, [r7, #16]
    7b9a:	6959      	ldr	r1, [r3, #20]
    7b9c:	68ba      	ldr	r2, [r7, #8]
    7b9e:	4613      	mov	r3, r2
    7ba0:	009b      	lsls	r3, r3, #2
    7ba2:	4413      	add	r3, r2
    7ba4:	009b      	lsls	r3, r3, #2
    7ba6:	4a21      	ldr	r2, [pc, #132]	; (7c2c <vTaskPriorityDisinheritAfterTimeout+0xf4>)
    7ba8:	4413      	add	r3, r2
    7baa:	4299      	cmp	r1, r3
    7bac:	d101      	bne.n	7bb2 <vTaskPriorityDisinheritAfterTimeout+0x7a>
    7bae:	2301      	movs	r3, #1
    7bb0:	e000      	b.n	7bb4 <vTaskPriorityDisinheritAfterTimeout+0x7c>
    7bb2:	2300      	movs	r3, #0
    7bb4:	2b00      	cmp	r3, #0
    7bb6:	d034      	beq.n	7c22 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    7bb8:	693b      	ldr	r3, [r7, #16]
    7bba:	3304      	adds	r3, #4
    7bbc:	4618      	mov	r0, r3
    7bbe:	f7fd ffd3 	bl	5b68 <uxListRemove>
    7bc2:	4603      	mov	r3, r0
    7bc4:	2b00      	cmp	r3, #0
    7bc6:	d115      	bne.n	7bf4 <vTaskPriorityDisinheritAfterTimeout+0xbc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
    7bc8:	693b      	ldr	r3, [r7, #16]
    7bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7bcc:	4917      	ldr	r1, [pc, #92]	; (7c2c <vTaskPriorityDisinheritAfterTimeout+0xf4>)
    7bce:	4613      	mov	r3, r2
    7bd0:	009b      	lsls	r3, r3, #2
    7bd2:	4413      	add	r3, r2
    7bd4:	009b      	lsls	r3, r3, #2
    7bd6:	440b      	add	r3, r1
    7bd8:	681b      	ldr	r3, [r3, #0]
    7bda:	2b00      	cmp	r3, #0
    7bdc:	d10a      	bne.n	7bf4 <vTaskPriorityDisinheritAfterTimeout+0xbc>
    7bde:	693b      	ldr	r3, [r7, #16]
    7be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7be2:	2201      	movs	r2, #1
    7be4:	fa02 f303 	lsl.w	r3, r2, r3
    7be8:	43da      	mvns	r2, r3
    7bea:	4b11      	ldr	r3, [pc, #68]	; (7c30 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7bec:	681b      	ldr	r3, [r3, #0]
    7bee:	4013      	ands	r3, r2
    7bf0:	4a0f      	ldr	r2, [pc, #60]	; (7c30 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7bf2:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
    7bf4:	693b      	ldr	r3, [r7, #16]
    7bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7bf8:	2201      	movs	r2, #1
    7bfa:	409a      	lsls	r2, r3
    7bfc:	4b0c      	ldr	r3, [pc, #48]	; (7c30 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7bfe:	681b      	ldr	r3, [r3, #0]
    7c00:	4313      	orrs	r3, r2
    7c02:	4a0b      	ldr	r2, [pc, #44]	; (7c30 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
    7c04:	6013      	str	r3, [r2, #0]
    7c06:	693b      	ldr	r3, [r7, #16]
    7c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7c0a:	4613      	mov	r3, r2
    7c0c:	009b      	lsls	r3, r3, #2
    7c0e:	4413      	add	r3, r2
    7c10:	009b      	lsls	r3, r3, #2
    7c12:	4a06      	ldr	r2, [pc, #24]	; (7c2c <vTaskPriorityDisinheritAfterTimeout+0xf4>)
    7c14:	441a      	add	r2, r3
    7c16:	693b      	ldr	r3, [r7, #16]
    7c18:	3304      	adds	r3, #4
    7c1a:	4619      	mov	r1, r3
    7c1c:	4610      	mov	r0, r2
    7c1e:	f7fd ff48 	bl	5ab2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    7c22:	bf00      	nop
    7c24:	3718      	adds	r7, #24
    7c26:	46bd      	mov	sp, r7
    7c28:	bd80      	pop	{r7, pc}
    7c2a:	bf00      	nop
    7c2c:	20004438 	.word	0x20004438
    7c30:	20004514 	.word	0x20004514

00007c34 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    7c34:	b480      	push	{r7}
    7c36:	b083      	sub	sp, #12
    7c38:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    7c3a:	4b09      	ldr	r3, [pc, #36]	; (7c60 <uxTaskResetEventItemValue+0x2c>)
    7c3c:	681b      	ldr	r3, [r3, #0]
    7c3e:	699b      	ldr	r3, [r3, #24]
    7c40:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7c42:	4b07      	ldr	r3, [pc, #28]	; (7c60 <uxTaskResetEventItemValue+0x2c>)
    7c44:	681b      	ldr	r3, [r3, #0]
    7c46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7c48:	4b05      	ldr	r3, [pc, #20]	; (7c60 <uxTaskResetEventItemValue+0x2c>)
    7c4a:	681b      	ldr	r3, [r3, #0]
    7c4c:	f1c2 0205 	rsb	r2, r2, #5
    7c50:	619a      	str	r2, [r3, #24]

	return uxReturn;
    7c52:	687b      	ldr	r3, [r7, #4]
}
    7c54:	4618      	mov	r0, r3
    7c56:	370c      	adds	r7, #12
    7c58:	46bd      	mov	sp, r7
    7c5a:	bc80      	pop	{r7}
    7c5c:	4770      	bx	lr
    7c5e:	bf00      	nop
    7c60:	20004434 	.word	0x20004434

00007c64 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    7c64:	b480      	push	{r7}
    7c66:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    7c68:	4b07      	ldr	r3, [pc, #28]	; (7c88 <pvTaskIncrementMutexHeldCount+0x24>)
    7c6a:	681b      	ldr	r3, [r3, #0]
    7c6c:	2b00      	cmp	r3, #0
    7c6e:	d004      	beq.n	7c7a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    7c70:	4b05      	ldr	r3, [pc, #20]	; (7c88 <pvTaskIncrementMutexHeldCount+0x24>)
    7c72:	681b      	ldr	r3, [r3, #0]
    7c74:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    7c76:	3201      	adds	r2, #1
    7c78:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
    7c7a:	4b03      	ldr	r3, [pc, #12]	; (7c88 <pvTaskIncrementMutexHeldCount+0x24>)
    7c7c:	681b      	ldr	r3, [r3, #0]
	}
    7c7e:	4618      	mov	r0, r3
    7c80:	46bd      	mov	sp, r7
    7c82:	bc80      	pop	{r7}
    7c84:	4770      	bx	lr
    7c86:	bf00      	nop
    7c88:	20004434 	.word	0x20004434

00007c8c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    7c8c:	b580      	push	{r7, lr}
    7c8e:	b084      	sub	sp, #16
    7c90:	af00      	add	r7, sp, #0
    7c92:	6078      	str	r0, [r7, #4]
    7c94:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    7c96:	f000 ff83 	bl	8ba0 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    7c9a:	4b1e      	ldr	r3, [pc, #120]	; (7d14 <ulTaskNotifyTake+0x88>)
    7c9c:	681b      	ldr	r3, [r3, #0]
    7c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7ca0:	2b00      	cmp	r3, #0
    7ca2:	d113      	bne.n	7ccc <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
    7ca4:	4b1b      	ldr	r3, [pc, #108]	; (7d14 <ulTaskNotifyTake+0x88>)
    7ca6:	681b      	ldr	r3, [r3, #0]
    7ca8:	2201      	movs	r2, #1
    7caa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
    7cae:	683b      	ldr	r3, [r7, #0]
    7cb0:	2b00      	cmp	r3, #0
    7cb2:	d00b      	beq.n	7ccc <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7cb4:	2101      	movs	r1, #1
    7cb6:	6838      	ldr	r0, [r7, #0]
    7cb8:	f000 fa50 	bl	815c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    7cbc:	4b16      	ldr	r3, [pc, #88]	; (7d18 <ulTaskNotifyTake+0x8c>)
    7cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7cc2:	601a      	str	r2, [r3, #0]
    7cc4:	f3bf 8f4f 	dsb	sy
    7cc8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    7ccc:	f000 ff80 	bl	8bd0 <vPortExitCritical>

		taskENTER_CRITICAL();
    7cd0:	f000 ff66 	bl	8ba0 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    7cd4:	4b0f      	ldr	r3, [pc, #60]	; (7d14 <ulTaskNotifyTake+0x88>)
    7cd6:	681b      	ldr	r3, [r3, #0]
    7cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7cda:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
    7cdc:	68fb      	ldr	r3, [r7, #12]
    7cde:	2b00      	cmp	r3, #0
    7ce0:	d00c      	beq.n	7cfc <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
    7ce2:	687b      	ldr	r3, [r7, #4]
    7ce4:	2b00      	cmp	r3, #0
    7ce6:	d004      	beq.n	7cf2 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    7ce8:	4b0a      	ldr	r3, [pc, #40]	; (7d14 <ulTaskNotifyTake+0x88>)
    7cea:	681b      	ldr	r3, [r3, #0]
    7cec:	2200      	movs	r2, #0
    7cee:	64da      	str	r2, [r3, #76]	; 0x4c
    7cf0:	e004      	b.n	7cfc <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
    7cf2:	4b08      	ldr	r3, [pc, #32]	; (7d14 <ulTaskNotifyTake+0x88>)
    7cf4:	681b      	ldr	r3, [r3, #0]
    7cf6:	68fa      	ldr	r2, [r7, #12]
    7cf8:	3a01      	subs	r2, #1
    7cfa:	64da      	str	r2, [r3, #76]	; 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    7cfc:	4b05      	ldr	r3, [pc, #20]	; (7d14 <ulTaskNotifyTake+0x88>)
    7cfe:	681b      	ldr	r3, [r3, #0]
    7d00:	2200      	movs	r2, #0
    7d02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
    7d06:	f000 ff63 	bl	8bd0 <vPortExitCritical>

		return ulReturn;
    7d0a:	68fb      	ldr	r3, [r7, #12]
	}
    7d0c:	4618      	mov	r0, r3
    7d0e:	3710      	adds	r7, #16
    7d10:	46bd      	mov	sp, r7
    7d12:	bd80      	pop	{r7, pc}
    7d14:	20004434 	.word	0x20004434
    7d18:	e000ed04 	.word	0xe000ed04

00007d1c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    7d1c:	b580      	push	{r7, lr}
    7d1e:	b086      	sub	sp, #24
    7d20:	af00      	add	r7, sp, #0
    7d22:	60f8      	str	r0, [r7, #12]
    7d24:	60b9      	str	r1, [r7, #8]
    7d26:	607a      	str	r2, [r7, #4]
    7d28:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    7d2a:	f000 ff39 	bl	8ba0 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
    7d2e:	4b26      	ldr	r3, [pc, #152]	; (7dc8 <xTaskNotifyWait+0xac>)
    7d30:	681b      	ldr	r3, [r3, #0]
    7d32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7d36:	b2db      	uxtb	r3, r3
    7d38:	2b02      	cmp	r3, #2
    7d3a:	d01a      	beq.n	7d72 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    7d3c:	4b22      	ldr	r3, [pc, #136]	; (7dc8 <xTaskNotifyWait+0xac>)
    7d3e:	681b      	ldr	r3, [r3, #0]
    7d40:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
    7d42:	68fa      	ldr	r2, [r7, #12]
    7d44:	43d2      	mvns	r2, r2
    7d46:	400a      	ands	r2, r1
    7d48:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
    7d4a:	4b1f      	ldr	r3, [pc, #124]	; (7dc8 <xTaskNotifyWait+0xac>)
    7d4c:	681b      	ldr	r3, [r3, #0]
    7d4e:	2201      	movs	r2, #1
    7d50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
    7d54:	683b      	ldr	r3, [r7, #0]
    7d56:	2b00      	cmp	r3, #0
    7d58:	d00b      	beq.n	7d72 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7d5a:	2101      	movs	r1, #1
    7d5c:	6838      	ldr	r0, [r7, #0]
    7d5e:	f000 f9fd 	bl	815c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    7d62:	4b1a      	ldr	r3, [pc, #104]	; (7dcc <xTaskNotifyWait+0xb0>)
    7d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7d68:	601a      	str	r2, [r3, #0]
    7d6a:	f3bf 8f4f 	dsb	sy
    7d6e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    7d72:	f000 ff2d 	bl	8bd0 <vPortExitCritical>

		taskENTER_CRITICAL();
    7d76:	f000 ff13 	bl	8ba0 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
    7d7a:	687b      	ldr	r3, [r7, #4]
    7d7c:	2b00      	cmp	r3, #0
    7d7e:	d004      	beq.n	7d8a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    7d80:	4b11      	ldr	r3, [pc, #68]	; (7dc8 <xTaskNotifyWait+0xac>)
    7d82:	681b      	ldr	r3, [r3, #0]
    7d84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7d86:	687b      	ldr	r3, [r7, #4]
    7d88:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
    7d8a:	4b0f      	ldr	r3, [pc, #60]	; (7dc8 <xTaskNotifyWait+0xac>)
    7d8c:	681b      	ldr	r3, [r3, #0]
    7d8e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7d92:	b2db      	uxtb	r3, r3
    7d94:	2b02      	cmp	r3, #2
    7d96:	d002      	beq.n	7d9e <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    7d98:	2300      	movs	r3, #0
    7d9a:	617b      	str	r3, [r7, #20]
    7d9c:	e008      	b.n	7db0 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    7d9e:	4b0a      	ldr	r3, [pc, #40]	; (7dc8 <xTaskNotifyWait+0xac>)
    7da0:	681b      	ldr	r3, [r3, #0]
    7da2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
    7da4:	68ba      	ldr	r2, [r7, #8]
    7da6:	43d2      	mvns	r2, r2
    7da8:	400a      	ands	r2, r1
    7daa:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
    7dac:	2301      	movs	r3, #1
    7dae:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    7db0:	4b05      	ldr	r3, [pc, #20]	; (7dc8 <xTaskNotifyWait+0xac>)
    7db2:	681b      	ldr	r3, [r3, #0]
    7db4:	2200      	movs	r2, #0
    7db6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
    7dba:	f000 ff09 	bl	8bd0 <vPortExitCritical>

		return xReturn;
    7dbe:	697b      	ldr	r3, [r7, #20]
	}
    7dc0:	4618      	mov	r0, r3
    7dc2:	3718      	adds	r7, #24
    7dc4:	46bd      	mov	sp, r7
    7dc6:	bd80      	pop	{r7, pc}
    7dc8:	20004434 	.word	0x20004434
    7dcc:	e000ed04 	.word	0xe000ed04

00007dd0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
    7dd0:	b580      	push	{r7, lr}
    7dd2:	b088      	sub	sp, #32
    7dd4:	af00      	add	r7, sp, #0
    7dd6:	60f8      	str	r0, [r7, #12]
    7dd8:	60b9      	str	r1, [r7, #8]
    7dda:	603b      	str	r3, [r7, #0]
    7ddc:	4613      	mov	r3, r2
    7dde:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
    7de0:	2301      	movs	r3, #1
    7de2:	61fb      	str	r3, [r7, #28]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    7de4:	68fb      	ldr	r3, [r7, #12]
    7de6:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
    7de8:	f000 feda 	bl	8ba0 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
    7dec:	683b      	ldr	r3, [r7, #0]
    7dee:	2b00      	cmp	r3, #0
    7df0:	d003      	beq.n	7dfa <xTaskGenericNotify+0x2a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
    7df2:	69bb      	ldr	r3, [r7, #24]
    7df4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7df6:	683b      	ldr	r3, [r7, #0]
    7df8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
    7dfa:	69bb      	ldr	r3, [r7, #24]
    7dfc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7e00:	75fb      	strb	r3, [r7, #23]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
    7e02:	69bb      	ldr	r3, [r7, #24]
    7e04:	2202      	movs	r2, #2
    7e06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
    7e0a:	79fb      	ldrb	r3, [r7, #7]
    7e0c:	2b04      	cmp	r3, #4
    7e0e:	d828      	bhi.n	7e62 <xTaskGenericNotify+0x92>
    7e10:	a201      	add	r2, pc, #4	; (adr r2, 7e18 <xTaskGenericNotify+0x48>)
    7e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7e16:	bf00      	nop
    7e18:	00007e63 	.word	0x00007e63
    7e1c:	00007e2d 	.word	0x00007e2d
    7e20:	00007e3b 	.word	0x00007e3b
    7e24:	00007e47 	.word	0x00007e47
    7e28:	00007e4f 	.word	0x00007e4f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    7e2c:	69bb      	ldr	r3, [r7, #24]
    7e2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7e30:	68bb      	ldr	r3, [r7, #8]
    7e32:	431a      	orrs	r2, r3
    7e34:	69bb      	ldr	r3, [r7, #24]
    7e36:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7e38:	e013      	b.n	7e62 <xTaskGenericNotify+0x92>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    7e3a:	69bb      	ldr	r3, [r7, #24]
    7e3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7e3e:	1c5a      	adds	r2, r3, #1
    7e40:	69bb      	ldr	r3, [r7, #24]
    7e42:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7e44:	e00d      	b.n	7e62 <xTaskGenericNotify+0x92>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    7e46:	69bb      	ldr	r3, [r7, #24]
    7e48:	68ba      	ldr	r2, [r7, #8]
    7e4a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7e4c:	e009      	b.n	7e62 <xTaskGenericNotify+0x92>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
    7e4e:	7dfb      	ldrb	r3, [r7, #23]
    7e50:	2b02      	cmp	r3, #2
    7e52:	d003      	beq.n	7e5c <xTaskGenericNotify+0x8c>
					{
						pxTCB->ulNotifiedValue = ulValue;
    7e54:	69bb      	ldr	r3, [r7, #24]
    7e56:	68ba      	ldr	r2, [r7, #8]
    7e58:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    7e5a:	e001      	b.n	7e60 <xTaskGenericNotify+0x90>
						xReturn = pdFAIL;
    7e5c:	2300      	movs	r3, #0
    7e5e:	61fb      	str	r3, [r7, #28]
					break;
    7e60:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
    7e62:	7dfb      	ldrb	r3, [r7, #23]
    7e64:	2b01      	cmp	r3, #1
    7e66:	d12a      	bne.n	7ebe <xTaskGenericNotify+0xee>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7e68:	69bb      	ldr	r3, [r7, #24]
    7e6a:	3304      	adds	r3, #4
    7e6c:	4618      	mov	r0, r3
    7e6e:	f7fd fe7b 	bl	5b68 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    7e72:	69bb      	ldr	r3, [r7, #24]
    7e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7e76:	2201      	movs	r2, #1
    7e78:	409a      	lsls	r2, r3
    7e7a:	4b14      	ldr	r3, [pc, #80]	; (7ecc <xTaskGenericNotify+0xfc>)
    7e7c:	681b      	ldr	r3, [r3, #0]
    7e7e:	4313      	orrs	r3, r2
    7e80:	4a12      	ldr	r2, [pc, #72]	; (7ecc <xTaskGenericNotify+0xfc>)
    7e82:	6013      	str	r3, [r2, #0]
    7e84:	69bb      	ldr	r3, [r7, #24]
    7e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7e88:	4613      	mov	r3, r2
    7e8a:	009b      	lsls	r3, r3, #2
    7e8c:	4413      	add	r3, r2
    7e8e:	009b      	lsls	r3, r3, #2
    7e90:	4a0f      	ldr	r2, [pc, #60]	; (7ed0 <xTaskGenericNotify+0x100>)
    7e92:	441a      	add	r2, r3
    7e94:	69bb      	ldr	r3, [r7, #24]
    7e96:	3304      	adds	r3, #4
    7e98:	4619      	mov	r1, r3
    7e9a:	4610      	mov	r0, r2
    7e9c:	f7fd fe09 	bl	5ab2 <vListInsertEnd>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    7ea0:	69bb      	ldr	r3, [r7, #24]
    7ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7ea4:	4b0b      	ldr	r3, [pc, #44]	; (7ed4 <xTaskGenericNotify+0x104>)
    7ea6:	681b      	ldr	r3, [r3, #0]
    7ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7eaa:	429a      	cmp	r2, r3
    7eac:	d907      	bls.n	7ebe <xTaskGenericNotify+0xee>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
    7eae:	4b0a      	ldr	r3, [pc, #40]	; (7ed8 <xTaskGenericNotify+0x108>)
    7eb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7eb4:	601a      	str	r2, [r3, #0]
    7eb6:	f3bf 8f4f 	dsb	sy
    7eba:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    7ebe:	f000 fe87 	bl	8bd0 <vPortExitCritical>

		return xReturn;
    7ec2:	69fb      	ldr	r3, [r7, #28]
	}
    7ec4:	4618      	mov	r0, r3
    7ec6:	3720      	adds	r7, #32
    7ec8:	46bd      	mov	sp, r7
    7eca:	bd80      	pop	{r7, pc}
    7ecc:	20004514 	.word	0x20004514
    7ed0:	20004438 	.word	0x20004438
    7ed4:	20004434 	.word	0x20004434
    7ed8:	e000ed04 	.word	0xe000ed04

00007edc <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
    7edc:	b580      	push	{r7, lr}
    7ede:	b08c      	sub	sp, #48	; 0x30
    7ee0:	af00      	add	r7, sp, #0
    7ee2:	60f8      	str	r0, [r7, #12]
    7ee4:	60b9      	str	r1, [r7, #8]
    7ee6:	603b      	str	r3, [r7, #0]
    7ee8:	4613      	mov	r3, r2
    7eea:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    7eec:	2301      	movs	r3, #1
    7eee:	62fb      	str	r3, [r7, #44]	; 0x2c
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    7ef0:	68fb      	ldr	r3, [r7, #12]
    7ef2:	62bb      	str	r3, [r7, #40]	; 0x28
	__asm volatile
    7ef4:	f3ef 8211 	mrs	r2, BASEPRI
    7ef8:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    7efc:	f383 8811 	msr	BASEPRI, r3
    7f00:	f3bf 8f6f 	isb	sy
    7f04:	f3bf 8f4f 	dsb	sy
    7f08:	61fa      	str	r2, [r7, #28]
    7f0a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
    7f0c:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    7f0e:	627b      	str	r3, [r7, #36]	; 0x24
		{
			if( pulPreviousNotificationValue != NULL )
    7f10:	683b      	ldr	r3, [r7, #0]
    7f12:	2b00      	cmp	r3, #0
    7f14:	d003      	beq.n	7f1e <xTaskGenericNotifyFromISR+0x42>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
    7f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7f1a:	683b      	ldr	r3, [r7, #0]
    7f1c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
    7f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f20:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7f24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
    7f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f2a:	2202      	movs	r2, #2
    7f2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
    7f30:	79fb      	ldrb	r3, [r7, #7]
    7f32:	2b04      	cmp	r3, #4
    7f34:	d828      	bhi.n	7f88 <xTaskGenericNotifyFromISR+0xac>
    7f36:	a201      	add	r2, pc, #4	; (adr r2, 7f3c <xTaskGenericNotifyFromISR+0x60>)
    7f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7f3c:	00007f89 	.word	0x00007f89
    7f40:	00007f51 	.word	0x00007f51
    7f44:	00007f5f 	.word	0x00007f5f
    7f48:	00007f6b 	.word	0x00007f6b
    7f4c:	00007f73 	.word	0x00007f73
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    7f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    7f54:	68bb      	ldr	r3, [r7, #8]
    7f56:	431a      	orrs	r2, r3
    7f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f5a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7f5c:	e014      	b.n	7f88 <xTaskGenericNotifyFromISR+0xac>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    7f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7f62:	1c5a      	adds	r2, r3, #1
    7f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f66:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7f68:	e00e      	b.n	7f88 <xTaskGenericNotifyFromISR+0xac>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    7f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f6c:	68ba      	ldr	r2, [r7, #8]
    7f6e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
    7f70:	e00a      	b.n	7f88 <xTaskGenericNotifyFromISR+0xac>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
    7f72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    7f76:	2b02      	cmp	r3, #2
    7f78:	d003      	beq.n	7f82 <xTaskGenericNotifyFromISR+0xa6>
					{
						pxTCB->ulNotifiedValue = ulValue;
    7f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f7c:	68ba      	ldr	r2, [r7, #8]
    7f7e:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    7f80:	e001      	b.n	7f86 <xTaskGenericNotifyFromISR+0xaa>
						xReturn = pdFAIL;
    7f82:	2300      	movs	r3, #0
    7f84:	62fb      	str	r3, [r7, #44]	; 0x2c
					break;
    7f86:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
    7f88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    7f8c:	2b01      	cmp	r3, #1
    7f8e:	d137      	bne.n	8000 <xTaskGenericNotifyFromISR+0x124>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7f90:	4b20      	ldr	r3, [pc, #128]	; (8014 <xTaskGenericNotifyFromISR+0x138>)
    7f92:	681b      	ldr	r3, [r3, #0]
    7f94:	2b00      	cmp	r3, #0
    7f96:	d11c      	bne.n	7fd2 <xTaskGenericNotifyFromISR+0xf6>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7f9a:	3304      	adds	r3, #4
    7f9c:	4618      	mov	r0, r3
    7f9e:	f7fd fde3 	bl	5b68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    7fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7fa6:	2201      	movs	r2, #1
    7fa8:	409a      	lsls	r2, r3
    7faa:	4b1b      	ldr	r3, [pc, #108]	; (8018 <xTaskGenericNotifyFromISR+0x13c>)
    7fac:	681b      	ldr	r3, [r3, #0]
    7fae:	4313      	orrs	r3, r2
    7fb0:	4a19      	ldr	r2, [pc, #100]	; (8018 <xTaskGenericNotifyFromISR+0x13c>)
    7fb2:	6013      	str	r3, [r2, #0]
    7fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7fb8:	4613      	mov	r3, r2
    7fba:	009b      	lsls	r3, r3, #2
    7fbc:	4413      	add	r3, r2
    7fbe:	009b      	lsls	r3, r3, #2
    7fc0:	4a16      	ldr	r2, [pc, #88]	; (801c <xTaskGenericNotifyFromISR+0x140>)
    7fc2:	441a      	add	r2, r3
    7fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7fc6:	3304      	adds	r3, #4
    7fc8:	4619      	mov	r1, r3
    7fca:	4610      	mov	r0, r2
    7fcc:	f7fd fd71 	bl	5ab2 <vListInsertEnd>
    7fd0:	e005      	b.n	7fde <xTaskGenericNotifyFromISR+0x102>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    7fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7fd4:	3318      	adds	r3, #24
    7fd6:	4619      	mov	r1, r3
    7fd8:	4811      	ldr	r0, [pc, #68]	; (8020 <xTaskGenericNotifyFromISR+0x144>)
    7fda:	f7fd fd6a 	bl	5ab2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    7fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7fe2:	4b10      	ldr	r3, [pc, #64]	; (8024 <xTaskGenericNotifyFromISR+0x148>)
    7fe4:	681b      	ldr	r3, [r3, #0]
    7fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7fe8:	429a      	cmp	r2, r3
    7fea:	d909      	bls.n	8000 <xTaskGenericNotifyFromISR+0x124>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    7fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7fee:	2b00      	cmp	r3, #0
    7ff0:	d003      	beq.n	7ffa <xTaskGenericNotifyFromISR+0x11e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    7ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    7ff4:	2201      	movs	r2, #1
    7ff6:	601a      	str	r2, [r3, #0]
    7ff8:	e002      	b.n	8000 <xTaskGenericNotifyFromISR+0x124>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
    7ffa:	4b0b      	ldr	r3, [pc, #44]	; (8028 <xTaskGenericNotifyFromISR+0x14c>)
    7ffc:	2201      	movs	r2, #1
    7ffe:	601a      	str	r2, [r3, #0]
    8000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8002:	617b      	str	r3, [r7, #20]
	__asm volatile
    8004:	697b      	ldr	r3, [r7, #20]
    8006:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    800a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
    800c:	4618      	mov	r0, r3
    800e:	3730      	adds	r7, #48	; 0x30
    8010:	46bd      	mov	sp, r7
    8012:	bd80      	pop	{r7, pc}
    8014:	20004534 	.word	0x20004534
    8018:	20004514 	.word	0x20004514
    801c:	20004438 	.word	0x20004438
    8020:	200044cc 	.word	0x200044cc
    8024:	20004434 	.word	0x20004434
    8028:	20004520 	.word	0x20004520

0000802c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    802c:	b580      	push	{r7, lr}
    802e:	b088      	sub	sp, #32
    8030:	af00      	add	r7, sp, #0
    8032:	6078      	str	r0, [r7, #4]
    8034:	6039      	str	r1, [r7, #0]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    8036:	687b      	ldr	r3, [r7, #4]
    8038:	61fb      	str	r3, [r7, #28]
	__asm volatile
    803a:	f3ef 8211 	mrs	r2, BASEPRI
    803e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8042:	f383 8811 	msr	BASEPRI, r3
    8046:	f3bf 8f6f 	isb	sy
    804a:	f3bf 8f4f 	dsb	sy
    804e:	613a      	str	r2, [r7, #16]
    8050:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    8052:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    8054:	61bb      	str	r3, [r7, #24]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
    8056:	69fb      	ldr	r3, [r7, #28]
    8058:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    805c:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
    805e:	69fb      	ldr	r3, [r7, #28]
    8060:	2202      	movs	r2, #2
    8062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    8066:	69fb      	ldr	r3, [r7, #28]
    8068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    806a:	1c5a      	adds	r2, r3, #1
    806c:	69fb      	ldr	r3, [r7, #28]
    806e:	64da      	str	r2, [r3, #76]	; 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
    8070:	7dfb      	ldrb	r3, [r7, #23]
    8072:	2b01      	cmp	r3, #1
    8074:	d137      	bne.n	80e6 <vTaskNotifyGiveFromISR+0xba>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    8076:	4b20      	ldr	r3, [pc, #128]	; (80f8 <vTaskNotifyGiveFromISR+0xcc>)
    8078:	681b      	ldr	r3, [r3, #0]
    807a:	2b00      	cmp	r3, #0
    807c:	d11c      	bne.n	80b8 <vTaskNotifyGiveFromISR+0x8c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    807e:	69fb      	ldr	r3, [r7, #28]
    8080:	3304      	adds	r3, #4
    8082:	4618      	mov	r0, r3
    8084:	f7fd fd70 	bl	5b68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    8088:	69fb      	ldr	r3, [r7, #28]
    808a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    808c:	2201      	movs	r2, #1
    808e:	409a      	lsls	r2, r3
    8090:	4b1a      	ldr	r3, [pc, #104]	; (80fc <vTaskNotifyGiveFromISR+0xd0>)
    8092:	681b      	ldr	r3, [r3, #0]
    8094:	4313      	orrs	r3, r2
    8096:	4a19      	ldr	r2, [pc, #100]	; (80fc <vTaskNotifyGiveFromISR+0xd0>)
    8098:	6013      	str	r3, [r2, #0]
    809a:	69fb      	ldr	r3, [r7, #28]
    809c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    809e:	4613      	mov	r3, r2
    80a0:	009b      	lsls	r3, r3, #2
    80a2:	4413      	add	r3, r2
    80a4:	009b      	lsls	r3, r3, #2
    80a6:	4a16      	ldr	r2, [pc, #88]	; (8100 <vTaskNotifyGiveFromISR+0xd4>)
    80a8:	441a      	add	r2, r3
    80aa:	69fb      	ldr	r3, [r7, #28]
    80ac:	3304      	adds	r3, #4
    80ae:	4619      	mov	r1, r3
    80b0:	4610      	mov	r0, r2
    80b2:	f7fd fcfe 	bl	5ab2 <vListInsertEnd>
    80b6:	e005      	b.n	80c4 <vTaskNotifyGiveFromISR+0x98>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    80b8:	69fb      	ldr	r3, [r7, #28]
    80ba:	3318      	adds	r3, #24
    80bc:	4619      	mov	r1, r3
    80be:	4811      	ldr	r0, [pc, #68]	; (8104 <vTaskNotifyGiveFromISR+0xd8>)
    80c0:	f7fd fcf7 	bl	5ab2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    80c4:	69fb      	ldr	r3, [r7, #28]
    80c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    80c8:	4b0f      	ldr	r3, [pc, #60]	; (8108 <vTaskNotifyGiveFromISR+0xdc>)
    80ca:	681b      	ldr	r3, [r3, #0]
    80cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    80ce:	429a      	cmp	r2, r3
    80d0:	d909      	bls.n	80e6 <vTaskNotifyGiveFromISR+0xba>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    80d2:	683b      	ldr	r3, [r7, #0]
    80d4:	2b00      	cmp	r3, #0
    80d6:	d003      	beq.n	80e0 <vTaskNotifyGiveFromISR+0xb4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    80d8:	683b      	ldr	r3, [r7, #0]
    80da:	2201      	movs	r2, #1
    80dc:	601a      	str	r2, [r3, #0]
    80de:	e002      	b.n	80e6 <vTaskNotifyGiveFromISR+0xba>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter in an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
    80e0:	4b0a      	ldr	r3, [pc, #40]	; (810c <vTaskNotifyGiveFromISR+0xe0>)
    80e2:	2201      	movs	r2, #1
    80e4:	601a      	str	r2, [r3, #0]
    80e6:	69bb      	ldr	r3, [r7, #24]
    80e8:	60bb      	str	r3, [r7, #8]
	__asm volatile
    80ea:	68bb      	ldr	r3, [r7, #8]
    80ec:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    80f0:	bf00      	nop
    80f2:	3720      	adds	r7, #32
    80f4:	46bd      	mov	sp, r7
    80f6:	bd80      	pop	{r7, pc}
    80f8:	20004534 	.word	0x20004534
    80fc:	20004514 	.word	0x20004514
    8100:	20004438 	.word	0x20004438
    8104:	200044cc 	.word	0x200044cc
    8108:	20004434 	.word	0x20004434
    810c:	20004520 	.word	0x20004520

00008110 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
    8110:	b580      	push	{r7, lr}
    8112:	b084      	sub	sp, #16
    8114:	af00      	add	r7, sp, #0
    8116:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
    8118:	687b      	ldr	r3, [r7, #4]
    811a:	2b00      	cmp	r3, #0
    811c:	d102      	bne.n	8124 <xTaskNotifyStateClear+0x14>
    811e:	4b0e      	ldr	r3, [pc, #56]	; (8158 <xTaskNotifyStateClear+0x48>)
    8120:	681b      	ldr	r3, [r3, #0]
    8122:	e000      	b.n	8126 <xTaskNotifyStateClear+0x16>
    8124:	687b      	ldr	r3, [r7, #4]
    8126:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
    8128:	f000 fd3a 	bl	8ba0 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
    812c:	68bb      	ldr	r3, [r7, #8]
    812e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    8132:	b2db      	uxtb	r3, r3
    8134:	2b02      	cmp	r3, #2
    8136:	d106      	bne.n	8146 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    8138:	68bb      	ldr	r3, [r7, #8]
    813a:	2200      	movs	r2, #0
    813c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				xReturn = pdPASS;
    8140:	2301      	movs	r3, #1
    8142:	60fb      	str	r3, [r7, #12]
    8144:	e001      	b.n	814a <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
    8146:	2300      	movs	r3, #0
    8148:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
    814a:	f000 fd41 	bl	8bd0 <vPortExitCritical>

		return xReturn;
    814e:	68fb      	ldr	r3, [r7, #12]
	}
    8150:	4618      	mov	r0, r3
    8152:	3710      	adds	r7, #16
    8154:	46bd      	mov	sp, r7
    8156:	bd80      	pop	{r7, pc}
    8158:	20004434 	.word	0x20004434

0000815c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    815c:	b580      	push	{r7, lr}
    815e:	b084      	sub	sp, #16
    8160:	af00      	add	r7, sp, #0
    8162:	6078      	str	r0, [r7, #4]
    8164:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    8166:	4b29      	ldr	r3, [pc, #164]	; (820c <prvAddCurrentTaskToDelayedList+0xb0>)
    8168:	681b      	ldr	r3, [r3, #0]
    816a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    816c:	4b28      	ldr	r3, [pc, #160]	; (8210 <prvAddCurrentTaskToDelayedList+0xb4>)
    816e:	681b      	ldr	r3, [r3, #0]
    8170:	3304      	adds	r3, #4
    8172:	4618      	mov	r0, r3
    8174:	f7fd fcf8 	bl	5b68 <uxListRemove>
    8178:	4603      	mov	r3, r0
    817a:	2b00      	cmp	r3, #0
    817c:	d10b      	bne.n	8196 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
    817e:	4b24      	ldr	r3, [pc, #144]	; (8210 <prvAddCurrentTaskToDelayedList+0xb4>)
    8180:	681b      	ldr	r3, [r3, #0]
    8182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8184:	2201      	movs	r2, #1
    8186:	fa02 f303 	lsl.w	r3, r2, r3
    818a:	43da      	mvns	r2, r3
    818c:	4b21      	ldr	r3, [pc, #132]	; (8214 <prvAddCurrentTaskToDelayedList+0xb8>)
    818e:	681b      	ldr	r3, [r3, #0]
    8190:	4013      	ands	r3, r2
    8192:	4a20      	ldr	r2, [pc, #128]	; (8214 <prvAddCurrentTaskToDelayedList+0xb8>)
    8194:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    8196:	687b      	ldr	r3, [r7, #4]
    8198:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    819c:	d10a      	bne.n	81b4 <prvAddCurrentTaskToDelayedList+0x58>
    819e:	683b      	ldr	r3, [r7, #0]
    81a0:	2b00      	cmp	r3, #0
    81a2:	d007      	beq.n	81b4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    81a4:	4b1a      	ldr	r3, [pc, #104]	; (8210 <prvAddCurrentTaskToDelayedList+0xb4>)
    81a6:	681b      	ldr	r3, [r3, #0]
    81a8:	3304      	adds	r3, #4
    81aa:	4619      	mov	r1, r3
    81ac:	481a      	ldr	r0, [pc, #104]	; (8218 <prvAddCurrentTaskToDelayedList+0xbc>)
    81ae:	f7fd fc80 	bl	5ab2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    81b2:	e026      	b.n	8202 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
    81b4:	68fa      	ldr	r2, [r7, #12]
    81b6:	687b      	ldr	r3, [r7, #4]
    81b8:	4413      	add	r3, r2
    81ba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    81bc:	4b14      	ldr	r3, [pc, #80]	; (8210 <prvAddCurrentTaskToDelayedList+0xb4>)
    81be:	681b      	ldr	r3, [r3, #0]
    81c0:	68ba      	ldr	r2, [r7, #8]
    81c2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
    81c4:	68ba      	ldr	r2, [r7, #8]
    81c6:	68fb      	ldr	r3, [r7, #12]
    81c8:	429a      	cmp	r2, r3
    81ca:	d209      	bcs.n	81e0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    81cc:	4b13      	ldr	r3, [pc, #76]	; (821c <prvAddCurrentTaskToDelayedList+0xc0>)
    81ce:	681a      	ldr	r2, [r3, #0]
    81d0:	4b0f      	ldr	r3, [pc, #60]	; (8210 <prvAddCurrentTaskToDelayedList+0xb4>)
    81d2:	681b      	ldr	r3, [r3, #0]
    81d4:	3304      	adds	r3, #4
    81d6:	4619      	mov	r1, r3
    81d8:	4610      	mov	r0, r2
    81da:	f7fd fc8d 	bl	5af8 <vListInsert>
}
    81de:	e010      	b.n	8202 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    81e0:	4b0f      	ldr	r3, [pc, #60]	; (8220 <prvAddCurrentTaskToDelayedList+0xc4>)
    81e2:	681a      	ldr	r2, [r3, #0]
    81e4:	4b0a      	ldr	r3, [pc, #40]	; (8210 <prvAddCurrentTaskToDelayedList+0xb4>)
    81e6:	681b      	ldr	r3, [r3, #0]
    81e8:	3304      	adds	r3, #4
    81ea:	4619      	mov	r1, r3
    81ec:	4610      	mov	r0, r2
    81ee:	f7fd fc83 	bl	5af8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
    81f2:	4b0c      	ldr	r3, [pc, #48]	; (8224 <prvAddCurrentTaskToDelayedList+0xc8>)
    81f4:	681b      	ldr	r3, [r3, #0]
    81f6:	68ba      	ldr	r2, [r7, #8]
    81f8:	429a      	cmp	r2, r3
    81fa:	d202      	bcs.n	8202 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
    81fc:	4a09      	ldr	r2, [pc, #36]	; (8224 <prvAddCurrentTaskToDelayedList+0xc8>)
    81fe:	68bb      	ldr	r3, [r7, #8]
    8200:	6013      	str	r3, [r2, #0]
}
    8202:	bf00      	nop
    8204:	3710      	adds	r7, #16
    8206:	46bd      	mov	sp, r7
    8208:	bd80      	pop	{r7, pc}
    820a:	bf00      	nop
    820c:	20004510 	.word	0x20004510
    8210:	20004434 	.word	0x20004434
    8214:	20004514 	.word	0x20004514
    8218:	200044f8 	.word	0x200044f8
    821c:	200044c8 	.word	0x200044c8
    8220:	200044c4 	.word	0x200044c4
    8224:	2000452c 	.word	0x2000452c

00008228 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
    8228:	b580      	push	{r7, lr}
    822a:	b088      	sub	sp, #32
    822c:	af02      	add	r7, sp, #8
    822e:	60f8      	str	r0, [r7, #12]
    8230:	60b9      	str	r1, [r7, #8]
    8232:	607a      	str	r2, [r7, #4]
		configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
    8234:	68bb      	ldr	r3, [r7, #8]
    8236:	2b00      	cmp	r3, #0
    8238:	d101      	bne.n	823e <xStreamBufferGenericCreate+0x16>
		{
			xTriggerLevelBytes = ( size_t ) 1; /*lint !e9044 Parameter modified to ensure it doesn't have a dangerous value. */
    823a:	2301      	movs	r3, #1
    823c:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
    823e:	68fb      	ldr	r3, [r7, #12]
    8240:	3301      	adds	r3, #1
    8242:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
    8244:	68fb      	ldr	r3, [r7, #12]
    8246:	3320      	adds	r3, #32
    8248:	4618      	mov	r0, r3
    824a:	f7f7 ff5f 	bl	10c <pvPortMalloc>
    824e:	6178      	str	r0, [r7, #20]

		if( pucAllocatedMemory != NULL )
    8250:	697b      	ldr	r3, [r7, #20]
    8252:	2b00      	cmp	r3, #0
    8254:	d009      	beq.n	826a <xStreamBufferGenericCreate+0x42>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
    8256:	697b      	ldr	r3, [r7, #20]
    8258:	f103 0120 	add.w	r1, r3, #32
    825c:	687b      	ldr	r3, [r7, #4]
    825e:	9300      	str	r3, [sp, #0]
    8260:	68bb      	ldr	r3, [r7, #8]
    8262:	68fa      	ldr	r2, [r7, #12]
    8264:	6978      	ldr	r0, [r7, #20]
    8266:	f000 fbe4 	bl	8a32 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t * ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
    826a:	697b      	ldr	r3, [r7, #20]
	}
    826c:	4618      	mov	r0, r3
    826e:	3718      	adds	r7, #24
    8270:	46bd      	mov	sp, r7
    8272:	bd80      	pop	{r7, pc}

00008274 <vStreamBufferDelete>:

#endif /* ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
/*-----------------------------------------------------------*/

void vStreamBufferDelete( StreamBufferHandle_t xStreamBuffer )
{
    8274:	b580      	push	{r7, lr}
    8276:	b084      	sub	sp, #16
    8278:	af00      	add	r7, sp, #0
    827a:	6078      	str	r0, [r7, #4]
StreamBuffer_t * pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    827c:	687b      	ldr	r3, [r7, #4]
    827e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxStreamBuffer );

	traceSTREAM_BUFFER_DELETE( xStreamBuffer );

	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) pdFALSE )
    8280:	68fb      	ldr	r3, [r7, #12]
    8282:	7f1b      	ldrb	r3, [r3, #28]
    8284:	f003 0302 	and.w	r3, r3, #2
    8288:	2b00      	cmp	r3, #0
    828a:	d103      	bne.n	8294 <vStreamBufferDelete+0x20>
	{
		#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
		{
			/* Both the structure and the buffer were allocated using a single call
			to pvPortMalloc(), hence only one call to vPortFree() is required. */
			vPortFree( ( void * ) pxStreamBuffer ); /*lint !e9087 Standard free() semantics require void *, plus pxStreamBuffer was allocated by pvPortMalloc(). */
    828c:	68f8      	ldr	r0, [r7, #12]
    828e:	f7f7 ff83 	bl	198 <vPortFree>
	{
		/* The structure and buffer were not allocated dynamically and cannot be
		freed - just scrub the structure so future use will assert. */
		memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
	}
}
    8292:	e004      	b.n	829e <vStreamBufferDelete+0x2a>
		memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
    8294:	2220      	movs	r2, #32
    8296:	2100      	movs	r1, #0
    8298:	68f8      	ldr	r0, [r7, #12]
    829a:	f000 fd87 	bl	8dac <memset>
}
    829e:	bf00      	nop
    82a0:	3710      	adds	r7, #16
    82a2:	46bd      	mov	sp, r7
    82a4:	bd80      	pop	{r7, pc}

000082a6 <xStreamBufferReset>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReset( StreamBufferHandle_t xStreamBuffer )
{
    82a6:	b580      	push	{r7, lr}
    82a8:	b088      	sub	sp, #32
    82aa:	af02      	add	r7, sp, #8
    82ac:	6078      	str	r0, [r7, #4]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    82ae:	687b      	ldr	r3, [r7, #4]
    82b0:	60fb      	str	r3, [r7, #12]
BaseType_t xReturn = pdFAIL, xIsMessageBuffer;
    82b2:	2300      	movs	r3, #0
    82b4:	617b      	str	r3, [r7, #20]
		uxStreamBufferNumber = pxStreamBuffer->uxStreamBufferNumber;
	}
	#endif

	/* Can only reset a message buffer if there are no tasks blocked on it. */
	if( pxStreamBuffer->xTaskWaitingToReceive == NULL )
    82b6:	68fb      	ldr	r3, [r7, #12]
    82b8:	691b      	ldr	r3, [r3, #16]
    82ba:	2b00      	cmp	r3, #0
    82bc:	d11c      	bne.n	82f8 <xStreamBufferReset+0x52>
	{
		if( pxStreamBuffer->xTaskWaitingToSend == NULL )
    82be:	68fb      	ldr	r3, [r7, #12]
    82c0:	695b      	ldr	r3, [r3, #20]
    82c2:	2b00      	cmp	r3, #0
    82c4:	d118      	bne.n	82f8 <xStreamBufferReset+0x52>
		{
			if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    82c6:	68fb      	ldr	r3, [r7, #12]
    82c8:	7f1b      	ldrb	r3, [r3, #28]
    82ca:	f003 0301 	and.w	r3, r3, #1
    82ce:	2b00      	cmp	r3, #0
    82d0:	d002      	beq.n	82d8 <xStreamBufferReset+0x32>
			{
				xIsMessageBuffer = pdTRUE;
    82d2:	2301      	movs	r3, #1
    82d4:	613b      	str	r3, [r7, #16]
    82d6:	e001      	b.n	82dc <xStreamBufferReset+0x36>
			}
			else
			{
				xIsMessageBuffer = pdFALSE;
    82d8:	2300      	movs	r3, #0
    82da:	613b      	str	r3, [r7, #16]
			}

			prvInitialiseNewStreamBuffer( pxStreamBuffer,
    82dc:	68fb      	ldr	r3, [r7, #12]
    82de:	6999      	ldr	r1, [r3, #24]
    82e0:	68fb      	ldr	r3, [r7, #12]
    82e2:	689a      	ldr	r2, [r3, #8]
    82e4:	68fb      	ldr	r3, [r7, #12]
    82e6:	68d8      	ldr	r0, [r3, #12]
    82e8:	693b      	ldr	r3, [r7, #16]
    82ea:	9300      	str	r3, [sp, #0]
    82ec:	4603      	mov	r3, r0
    82ee:	68f8      	ldr	r0, [r7, #12]
    82f0:	f000 fb9f 	bl	8a32 <prvInitialiseNewStreamBuffer>
										  pxStreamBuffer->pucBuffer,
										  pxStreamBuffer->xLength,
										  pxStreamBuffer->xTriggerLevelBytes,
										  xIsMessageBuffer );
			xReturn = pdPASS;
    82f4:	2301      	movs	r3, #1
    82f6:	617b      	str	r3, [r7, #20]

			traceSTREAM_BUFFER_RESET( xStreamBuffer );
		}
	}

	return xReturn;
    82f8:	697b      	ldr	r3, [r7, #20]
}
    82fa:	4618      	mov	r0, r3
    82fc:	3718      	adds	r7, #24
    82fe:	46bd      	mov	sp, r7
    8300:	bd80      	pop	{r7, pc}

00008302 <xStreamBufferSetTriggerLevel>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSetTriggerLevel( StreamBufferHandle_t xStreamBuffer, size_t xTriggerLevel )
{
    8302:	b480      	push	{r7}
    8304:	b085      	sub	sp, #20
    8306:	af00      	add	r7, sp, #0
    8308:	6078      	str	r0, [r7, #4]
    830a:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    830c:	687b      	ldr	r3, [r7, #4]
    830e:	60bb      	str	r3, [r7, #8]
BaseType_t xReturn;

	configASSERT( pxStreamBuffer );

	/* It is not valid for the trigger level to be 0. */
	if( xTriggerLevel == ( size_t ) 0 )
    8310:	683b      	ldr	r3, [r7, #0]
    8312:	2b00      	cmp	r3, #0
    8314:	d101      	bne.n	831a <xStreamBufferSetTriggerLevel+0x18>
	{
		xTriggerLevel = ( size_t ) 1; /*lint !e9044 Parameter modified to ensure it doesn't have a dangerous value. */
    8316:	2301      	movs	r3, #1
    8318:	603b      	str	r3, [r7, #0]
	}

	/* The trigger level is the number of bytes that must be in the stream
	buffer before a task that is waiting for data is unblocked. */
	if( xTriggerLevel <= pxStreamBuffer->xLength )
    831a:	68bb      	ldr	r3, [r7, #8]
    831c:	689b      	ldr	r3, [r3, #8]
    831e:	683a      	ldr	r2, [r7, #0]
    8320:	429a      	cmp	r2, r3
    8322:	d805      	bhi.n	8330 <xStreamBufferSetTriggerLevel+0x2e>
	{
		pxStreamBuffer->xTriggerLevelBytes = xTriggerLevel;
    8324:	68bb      	ldr	r3, [r7, #8]
    8326:	683a      	ldr	r2, [r7, #0]
    8328:	60da      	str	r2, [r3, #12]
		xReturn = pdPASS;
    832a:	2301      	movs	r3, #1
    832c:	60fb      	str	r3, [r7, #12]
    832e:	e001      	b.n	8334 <xStreamBufferSetTriggerLevel+0x32>
	}
	else
	{
		xReturn = pdFALSE;
    8330:	2300      	movs	r3, #0
    8332:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    8334:	68fb      	ldr	r3, [r7, #12]
}
    8336:	4618      	mov	r0, r3
    8338:	3714      	adds	r7, #20
    833a:	46bd      	mov	sp, r7
    833c:	bc80      	pop	{r7}
    833e:	4770      	bx	lr

00008340 <xStreamBufferSpacesAvailable>:
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
    8340:	b480      	push	{r7}
    8342:	b085      	sub	sp, #20
    8344:	af00      	add	r7, sp, #0
    8346:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8348:	687b      	ldr	r3, [r7, #4]
    834a:	60bb      	str	r3, [r7, #8]
size_t xSpace;

	configASSERT( pxStreamBuffer );

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
    834c:	68bb      	ldr	r3, [r7, #8]
    834e:	689a      	ldr	r2, [r3, #8]
    8350:	68bb      	ldr	r3, [r7, #8]
    8352:	681b      	ldr	r3, [r3, #0]
    8354:	4413      	add	r3, r2
    8356:	60fb      	str	r3, [r7, #12]
	xSpace -= pxStreamBuffer->xHead;
    8358:	68bb      	ldr	r3, [r7, #8]
    835a:	685b      	ldr	r3, [r3, #4]
    835c:	68fa      	ldr	r2, [r7, #12]
    835e:	1ad3      	subs	r3, r2, r3
    8360:	60fb      	str	r3, [r7, #12]
	xSpace -= ( size_t ) 1;
    8362:	68fb      	ldr	r3, [r7, #12]
    8364:	3b01      	subs	r3, #1
    8366:	60fb      	str	r3, [r7, #12]

	if( xSpace >= pxStreamBuffer->xLength )
    8368:	68bb      	ldr	r3, [r7, #8]
    836a:	689b      	ldr	r3, [r3, #8]
    836c:	68fa      	ldr	r2, [r7, #12]
    836e:	429a      	cmp	r2, r3
    8370:	d304      	bcc.n	837c <xStreamBufferSpacesAvailable+0x3c>
	{
		xSpace -= pxStreamBuffer->xLength;
    8372:	68bb      	ldr	r3, [r7, #8]
    8374:	689b      	ldr	r3, [r3, #8]
    8376:	68fa      	ldr	r2, [r7, #12]
    8378:	1ad3      	subs	r3, r2, r3
    837a:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
    837c:	68fb      	ldr	r3, [r7, #12]
}
    837e:	4618      	mov	r0, r3
    8380:	3714      	adds	r7, #20
    8382:	46bd      	mov	sp, r7
    8384:	bc80      	pop	{r7}
    8386:	4770      	bx	lr

00008388 <xStreamBufferBytesAvailable>:
/*-----------------------------------------------------------*/

size_t xStreamBufferBytesAvailable( StreamBufferHandle_t xStreamBuffer )
{
    8388:	b580      	push	{r7, lr}
    838a:	b084      	sub	sp, #16
    838c:	af00      	add	r7, sp, #0
    838e:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8390:	687b      	ldr	r3, [r7, #4]
    8392:	60fb      	str	r3, [r7, #12]
size_t xReturn;

	configASSERT( pxStreamBuffer );

	xReturn = prvBytesInBuffer( pxStreamBuffer );
    8394:	68f8      	ldr	r0, [r7, #12]
    8396:	f000 fb2d 	bl	89f4 <prvBytesInBuffer>
    839a:	60b8      	str	r0, [r7, #8]
	return xReturn;
    839c:	68bb      	ldr	r3, [r7, #8]
}
    839e:	4618      	mov	r0, r3
    83a0:	3710      	adds	r7, #16
    83a2:	46bd      	mov	sp, r7
    83a4:	bd80      	pop	{r7, pc}

000083a6 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
    83a6:	b580      	push	{r7, lr}
    83a8:	b08c      	sub	sp, #48	; 0x30
    83aa:	af02      	add	r7, sp, #8
    83ac:	60f8      	str	r0, [r7, #12]
    83ae:	60b9      	str	r1, [r7, #8]
    83b0:	607a      	str	r2, [r7, #4]
    83b2:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    83b4:	68fb      	ldr	r3, [r7, #12]
    83b6:	61fb      	str	r3, [r7, #28]
size_t xReturn, xSpace = 0;
    83b8:	2300      	movs	r3, #0
    83ba:	627b      	str	r3, [r7, #36]	; 0x24
size_t xRequiredSpace = xDataLengthBytes;
    83bc:	687b      	ldr	r3, [r7, #4]
    83be:	623b      	str	r3, [r7, #32]

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    83c0:	69fb      	ldr	r3, [r7, #28]
    83c2:	7f1b      	ldrb	r3, [r3, #28]
    83c4:	f003 0301 	and.w	r3, r3, #1
    83c8:	2b00      	cmp	r3, #0
    83ca:	d002      	beq.n	83d2 <xStreamBufferSend+0x2c>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
    83cc:	6a3b      	ldr	r3, [r7, #32]
    83ce:	3304      	adds	r3, #4
    83d0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
    83d2:	683b      	ldr	r3, [r7, #0]
    83d4:	2b00      	cmp	r3, #0
    83d6:	d030      	beq.n	843a <xStreamBufferSend+0x94>
	{
		vTaskSetTimeOutState( &xTimeOut );
    83d8:	f107 0310 	add.w	r3, r7, #16
    83dc:	4618      	mov	r0, r3
    83de:	f7ff f97b 	bl	76d8 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
    83e2:	f000 fbdd 	bl	8ba0 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
    83e6:	69f8      	ldr	r0, [r7, #28]
    83e8:	f7ff ffaa 	bl	8340 <xStreamBufferSpacesAvailable>
    83ec:	6278      	str	r0, [r7, #36]	; 0x24

				if( xSpace < xRequiredSpace )
    83ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    83f0:	6a3b      	ldr	r3, [r7, #32]
    83f2:	429a      	cmp	r2, r3
    83f4:	d208      	bcs.n	8408 <xStreamBufferSend+0x62>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
    83f6:	2000      	movs	r0, #0
    83f8:	f7ff fe8a 	bl	8110 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
    83fc:	f7ff faa4 	bl	7948 <xTaskGetCurrentTaskHandle>
    8400:	4602      	mov	r2, r0
    8402:	69fb      	ldr	r3, [r7, #28]
    8404:	615a      	str	r2, [r3, #20]
    8406:	e002      	b.n	840e <xStreamBufferSend+0x68>
				}
				else
				{
					taskEXIT_CRITICAL();
    8408:	f000 fbe2 	bl	8bd0 <vPortExitCritical>
					break;
    840c:	e015      	b.n	843a <xStreamBufferSend+0x94>
				}
			}
			taskEXIT_CRITICAL();
    840e:	f000 fbdf 	bl	8bd0 <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
    8412:	683b      	ldr	r3, [r7, #0]
    8414:	2200      	movs	r2, #0
    8416:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    841a:	2000      	movs	r0, #0
    841c:	f7ff fc7e 	bl	7d1c <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
    8420:	69fb      	ldr	r3, [r7, #28]
    8422:	2200      	movs	r2, #0
    8424:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
    8426:	463a      	mov	r2, r7
    8428:	f107 0310 	add.w	r3, r7, #16
    842c:	4611      	mov	r1, r2
    842e:	4618      	mov	r0, r3
    8430:	f7ff f980 	bl	7734 <xTaskCheckForTimeOut>
    8434:	4603      	mov	r3, r0
    8436:	2b00      	cmp	r3, #0
    8438:	d0d3      	beq.n	83e2 <xStreamBufferSend+0x3c>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
    843a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    843c:	2b00      	cmp	r3, #0
    843e:	d103      	bne.n	8448 <xStreamBufferSend+0xa2>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
    8440:	69f8      	ldr	r0, [r7, #28]
    8442:	f7ff ff7d 	bl	8340 <xStreamBufferSpacesAvailable>
    8446:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
    8448:	6a3b      	ldr	r3, [r7, #32]
    844a:	9300      	str	r3, [sp, #0]
    844c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    844e:	687a      	ldr	r2, [r7, #4]
    8450:	68b9      	ldr	r1, [r7, #8]
    8452:	69f8      	ldr	r0, [r7, #28]
    8454:	f000 f877 	bl	8546 <prvWriteMessageToBuffer>
    8458:	61b8      	str	r0, [r7, #24]

	if( xReturn > ( size_t ) 0 )
    845a:	69bb      	ldr	r3, [r7, #24]
    845c:	2b00      	cmp	r3, #0
    845e:	d019      	beq.n	8494 <xStreamBufferSend+0xee>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
    8460:	69f8      	ldr	r0, [r7, #28]
    8462:	f000 fac7 	bl	89f4 <prvBytesInBuffer>
    8466:	4602      	mov	r2, r0
    8468:	69fb      	ldr	r3, [r7, #28]
    846a:	68db      	ldr	r3, [r3, #12]
    846c:	429a      	cmp	r2, r3
    846e:	d311      	bcc.n	8494 <xStreamBufferSend+0xee>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
    8470:	f7fe fe92 	bl	7198 <vTaskSuspendAll>
    8474:	69fb      	ldr	r3, [r7, #28]
    8476:	691b      	ldr	r3, [r3, #16]
    8478:	2b00      	cmp	r3, #0
    847a:	d009      	beq.n	8490 <xStreamBufferSend+0xea>
    847c:	69fb      	ldr	r3, [r7, #28]
    847e:	6918      	ldr	r0, [r3, #16]
    8480:	2300      	movs	r3, #0
    8482:	2200      	movs	r2, #0
    8484:	2100      	movs	r1, #0
    8486:	f7ff fca3 	bl	7dd0 <xTaskGenericNotify>
    848a:	69fb      	ldr	r3, [r7, #28]
    848c:	2200      	movs	r2, #0
    848e:	611a      	str	r2, [r3, #16]
    8490:	f7fe fe90 	bl	71b4 <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
    8494:	69bb      	ldr	r3, [r7, #24]
}
    8496:	4618      	mov	r0, r3
    8498:	3728      	adds	r7, #40	; 0x28
    849a:	46bd      	mov	sp, r7
    849c:	bd80      	pop	{r7, pc}

0000849e <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
    849e:	b580      	push	{r7, lr}
    84a0:	b08e      	sub	sp, #56	; 0x38
    84a2:	af02      	add	r7, sp, #8
    84a4:	60f8      	str	r0, [r7, #12]
    84a6:	60b9      	str	r1, [r7, #8]
    84a8:	607a      	str	r2, [r7, #4]
    84aa:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    84ac:	68fb      	ldr	r3, [r7, #12]
    84ae:	62bb      	str	r3, [r7, #40]	; 0x28
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
    84b0:	687b      	ldr	r3, [r7, #4]
    84b2:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    84b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    84b6:	7f1b      	ldrb	r3, [r3, #28]
    84b8:	f003 0301 	and.w	r3, r3, #1
    84bc:	2b00      	cmp	r3, #0
    84be:	d002      	beq.n	84c6 <xStreamBufferSendFromISR+0x28>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
    84c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    84c2:	3304      	adds	r3, #4
    84c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
    84c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    84c8:	f7ff ff3a 	bl	8340 <xStreamBufferSpacesAvailable>
    84cc:	6278      	str	r0, [r7, #36]	; 0x24
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
    84ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    84d0:	9300      	str	r3, [sp, #0]
    84d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    84d4:	687a      	ldr	r2, [r7, #4]
    84d6:	68b9      	ldr	r1, [r7, #8]
    84d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    84da:	f000 f834 	bl	8546 <prvWriteMessageToBuffer>
    84de:	6238      	str	r0, [r7, #32]

	if( xReturn > ( size_t ) 0 )
    84e0:	6a3b      	ldr	r3, [r7, #32]
    84e2:	2b00      	cmp	r3, #0
    84e4:	d02a      	beq.n	853c <xStreamBufferSendFromISR+0x9e>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
    84e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    84e8:	f000 fa84 	bl	89f4 <prvBytesInBuffer>
    84ec:	4602      	mov	r2, r0
    84ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
    84f0:	68db      	ldr	r3, [r3, #12]
    84f2:	429a      	cmp	r2, r3
    84f4:	d322      	bcc.n	853c <xStreamBufferSendFromISR+0x9e>
	__asm volatile
    84f6:	f3ef 8211 	mrs	r2, BASEPRI
    84fa:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    84fe:	f383 8811 	msr	BASEPRI, r3
    8502:	f3bf 8f6f 	isb	sy
    8506:	f3bf 8f4f 	dsb	sy
    850a:	61ba      	str	r2, [r7, #24]
    850c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
    850e:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
    8510:	61fb      	str	r3, [r7, #28]
    8512:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8514:	691b      	ldr	r3, [r3, #16]
    8516:	2b00      	cmp	r3, #0
    8518:	d00b      	beq.n	8532 <xStreamBufferSendFromISR+0x94>
    851a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    851c:	6918      	ldr	r0, [r3, #16]
    851e:	683b      	ldr	r3, [r7, #0]
    8520:	9300      	str	r3, [sp, #0]
    8522:	2300      	movs	r3, #0
    8524:	2200      	movs	r2, #0
    8526:	2100      	movs	r1, #0
    8528:	f7ff fcd8 	bl	7edc <xTaskGenericNotifyFromISR>
    852c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    852e:	2200      	movs	r2, #0
    8530:	611a      	str	r2, [r3, #16]
    8532:	69fb      	ldr	r3, [r7, #28]
    8534:	613b      	str	r3, [r7, #16]
	__asm volatile
    8536:	693b      	ldr	r3, [r7, #16]
    8538:	f383 8811 	msr	BASEPRI, r3
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
    853c:	6a3b      	ldr	r3, [r7, #32]
}
    853e:	4618      	mov	r0, r3
    8540:	3730      	adds	r7, #48	; 0x30
    8542:	46bd      	mov	sp, r7
    8544:	bd80      	pop	{r7, pc}

00008546 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
    8546:	b580      	push	{r7, lr}
    8548:	b086      	sub	sp, #24
    854a:	af00      	add	r7, sp, #0
    854c:	60f8      	str	r0, [r7, #12]
    854e:	60b9      	str	r1, [r7, #8]
    8550:	607a      	str	r2, [r7, #4]
    8552:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
    8554:	683b      	ldr	r3, [r7, #0]
    8556:	2b00      	cmp	r3, #0
    8558:	d102      	bne.n	8560 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
    855a:	2300      	movs	r3, #0
    855c:	617b      	str	r3, [r7, #20]
    855e:	e01d      	b.n	859c <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
    8560:	68fb      	ldr	r3, [r7, #12]
    8562:	7f1b      	ldrb	r3, [r3, #28]
    8564:	f003 0301 	and.w	r3, r3, #1
    8568:	2b00      	cmp	r3, #0
    856a:	d108      	bne.n	857e <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
    856c:	2301      	movs	r3, #1
    856e:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace ); /*lint !e9044 Function parameter modified to ensure it is capped to available space. */
    8570:	687a      	ldr	r2, [r7, #4]
    8572:	683b      	ldr	r3, [r7, #0]
    8574:	4293      	cmp	r3, r2
    8576:	bf28      	it	cs
    8578:	4613      	movcs	r3, r2
    857a:	607b      	str	r3, [r7, #4]
    857c:	e00e      	b.n	859c <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
    857e:	683a      	ldr	r2, [r7, #0]
    8580:	6a3b      	ldr	r3, [r7, #32]
    8582:	429a      	cmp	r2, r3
    8584:	d308      	bcc.n	8598 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
    8586:	2301      	movs	r3, #1
    8588:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
    858a:	1d3b      	adds	r3, r7, #4
    858c:	2204      	movs	r2, #4
    858e:	4619      	mov	r1, r3
    8590:	68f8      	ldr	r0, [r7, #12]
    8592:	f000 f9a5 	bl	88e0 <prvWriteBytesToBuffer>
    8596:	e001      	b.n	859c <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
    8598:	2300      	movs	r3, #0
    859a:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
    859c:	697b      	ldr	r3, [r7, #20]
    859e:	2b00      	cmp	r3, #0
    85a0:	d007      	beq.n	85b2 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
    85a2:	687b      	ldr	r3, [r7, #4]
    85a4:	461a      	mov	r2, r3
    85a6:	68b9      	ldr	r1, [r7, #8]
    85a8:	68f8      	ldr	r0, [r7, #12]
    85aa:	f000 f999 	bl	88e0 <prvWriteBytesToBuffer>
    85ae:	6138      	str	r0, [r7, #16]
    85b0:	e001      	b.n	85b6 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
    85b2:	2300      	movs	r3, #0
    85b4:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
    85b6:	693b      	ldr	r3, [r7, #16]
}
    85b8:	4618      	mov	r0, r3
    85ba:	3718      	adds	r7, #24
    85bc:	46bd      	mov	sp, r7
    85be:	bd80      	pop	{r7, pc}

000085c0 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
    85c0:	b580      	push	{r7, lr}
    85c2:	b08a      	sub	sp, #40	; 0x28
    85c4:	af02      	add	r7, sp, #8
    85c6:	60f8      	str	r0, [r7, #12]
    85c8:	60b9      	str	r1, [r7, #8]
    85ca:	607a      	str	r2, [r7, #4]
    85cc:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    85ce:	68fb      	ldr	r3, [r7, #12]
    85d0:	613b      	str	r3, [r7, #16]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
    85d2:	2300      	movs	r3, #0
    85d4:	61fb      	str	r3, [r7, #28]
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    85d6:	693b      	ldr	r3, [r7, #16]
    85d8:	7f1b      	ldrb	r3, [r3, #28]
    85da:	f003 0301 	and.w	r3, r3, #1
    85de:	2b00      	cmp	r3, #0
    85e0:	d002      	beq.n	85e8 <xStreamBufferReceive+0x28>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
    85e2:	2304      	movs	r3, #4
    85e4:	617b      	str	r3, [r7, #20]
    85e6:	e001      	b.n	85ec <xStreamBufferReceive+0x2c>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
    85e8:	2300      	movs	r3, #0
    85ea:	617b      	str	r3, [r7, #20]
	}

	if( xTicksToWait != ( TickType_t ) 0 )
    85ec:	683b      	ldr	r3, [r7, #0]
    85ee:	2b00      	cmp	r3, #0
    85f0:	d026      	beq.n	8640 <xStreamBufferReceive+0x80>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
    85f2:	f000 fad5 	bl	8ba0 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    85f6:	6938      	ldr	r0, [r7, #16]
    85f8:	f000 f9fc 	bl	89f4 <prvBytesInBuffer>
    85fc:	61b8      	str	r0, [r7, #24]
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
    85fe:	69ba      	ldr	r2, [r7, #24]
    8600:	697b      	ldr	r3, [r7, #20]
    8602:	429a      	cmp	r2, r3
    8604:	d807      	bhi.n	8616 <xStreamBufferReceive+0x56>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
    8606:	2000      	movs	r0, #0
    8608:	f7ff fd82 	bl	8110 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
    860c:	f7ff f99c 	bl	7948 <xTaskGetCurrentTaskHandle>
    8610:	4602      	mov	r2, r0
    8612:	693b      	ldr	r3, [r7, #16]
    8614:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    8616:	f000 fadb 	bl	8bd0 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
    861a:	69ba      	ldr	r2, [r7, #24]
    861c:	697b      	ldr	r3, [r7, #20]
    861e:	429a      	cmp	r2, r3
    8620:	d812      	bhi.n	8648 <xStreamBufferReceive+0x88>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
    8622:	683b      	ldr	r3, [r7, #0]
    8624:	2200      	movs	r2, #0
    8626:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    862a:	2000      	movs	r0, #0
    862c:	f7ff fb76 	bl	7d1c <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
    8630:	693b      	ldr	r3, [r7, #16]
    8632:	2200      	movs	r2, #0
    8634:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    8636:	6938      	ldr	r0, [r7, #16]
    8638:	f000 f9dc 	bl	89f4 <prvBytesInBuffer>
    863c:	61b8      	str	r0, [r7, #24]
    863e:	e003      	b.n	8648 <xStreamBufferReceive+0x88>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    8640:	6938      	ldr	r0, [r7, #16]
    8642:	f000 f9d7 	bl	89f4 <prvBytesInBuffer>
    8646:	61b8      	str	r0, [r7, #24]
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
    8648:	69ba      	ldr	r2, [r7, #24]
    864a:	697b      	ldr	r3, [r7, #20]
    864c:	429a      	cmp	r2, r3
    864e:	d91d      	bls.n	868c <xStreamBufferReceive+0xcc>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
    8650:	697b      	ldr	r3, [r7, #20]
    8652:	9300      	str	r3, [sp, #0]
    8654:	69bb      	ldr	r3, [r7, #24]
    8656:	687a      	ldr	r2, [r7, #4]
    8658:	68b9      	ldr	r1, [r7, #8]
    865a:	6938      	ldr	r0, [r7, #16]
    865c:	f000 f86d 	bl	873a <prvReadMessageFromBuffer>
    8660:	61f8      	str	r0, [r7, #28]

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
    8662:	69fb      	ldr	r3, [r7, #28]
    8664:	2b00      	cmp	r3, #0
    8666:	d011      	beq.n	868c <xStreamBufferReceive+0xcc>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
    8668:	f7fe fd96 	bl	7198 <vTaskSuspendAll>
    866c:	693b      	ldr	r3, [r7, #16]
    866e:	695b      	ldr	r3, [r3, #20]
    8670:	2b00      	cmp	r3, #0
    8672:	d009      	beq.n	8688 <xStreamBufferReceive+0xc8>
    8674:	693b      	ldr	r3, [r7, #16]
    8676:	6958      	ldr	r0, [r3, #20]
    8678:	2300      	movs	r3, #0
    867a:	2200      	movs	r2, #0
    867c:	2100      	movs	r1, #0
    867e:	f7ff fba7 	bl	7dd0 <xTaskGenericNotify>
    8682:	693b      	ldr	r3, [r7, #16]
    8684:	2200      	movs	r2, #0
    8686:	615a      	str	r2, [r3, #20]
    8688:	f7fe fd94 	bl	71b4 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
    868c:	69fb      	ldr	r3, [r7, #28]
}
    868e:	4618      	mov	r0, r3
    8690:	3720      	adds	r7, #32
    8692:	46bd      	mov	sp, r7
    8694:	bd80      	pop	{r7, pc}

00008696 <xStreamBufferReceiveFromISR>:

size_t xStreamBufferReceiveFromISR( StreamBufferHandle_t xStreamBuffer,
									void *pvRxData,
									size_t xBufferLengthBytes,
									BaseType_t * const pxHigherPriorityTaskWoken )
{
    8696:	b580      	push	{r7, lr}
    8698:	b08e      	sub	sp, #56	; 0x38
    869a:	af02      	add	r7, sp, #8
    869c:	60f8      	str	r0, [r7, #12]
    869e:	60b9      	str	r1, [r7, #8]
    86a0:	607a      	str	r2, [r7, #4]
    86a2:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    86a4:	68fb      	ldr	r3, [r7, #12]
    86a6:	627b      	str	r3, [r7, #36]	; 0x24
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
    86a8:	2300      	movs	r3, #0
    86aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    86ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    86ae:	7f1b      	ldrb	r3, [r3, #28]
    86b0:	f003 0301 	and.w	r3, r3, #1
    86b4:	2b00      	cmp	r3, #0
    86b6:	d002      	beq.n	86be <xStreamBufferReceiveFromISR+0x28>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
    86b8:	2304      	movs	r3, #4
    86ba:	62bb      	str	r3, [r7, #40]	; 0x28
    86bc:	e001      	b.n	86c2 <xStreamBufferReceiveFromISR+0x2c>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
    86be:	2300      	movs	r3, #0
    86c0:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
    86c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
    86c4:	f000 f996 	bl	89f4 <prvBytesInBuffer>
    86c8:	6238      	str	r0, [r7, #32]
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
    86ca:	6a3a      	ldr	r2, [r7, #32]
    86cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    86ce:	429a      	cmp	r2, r3
    86d0:	d92e      	bls.n	8730 <xStreamBufferReceiveFromISR+0x9a>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
    86d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    86d4:	9300      	str	r3, [sp, #0]
    86d6:	6a3b      	ldr	r3, [r7, #32]
    86d8:	687a      	ldr	r2, [r7, #4]
    86da:	68b9      	ldr	r1, [r7, #8]
    86dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
    86de:	f000 f82c 	bl	873a <prvReadMessageFromBuffer>
    86e2:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
    86e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    86e6:	2b00      	cmp	r3, #0
    86e8:	d022      	beq.n	8730 <xStreamBufferReceiveFromISR+0x9a>
	__asm volatile
    86ea:	f3ef 8211 	mrs	r2, BASEPRI
    86ee:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    86f2:	f383 8811 	msr	BASEPRI, r3
    86f6:	f3bf 8f6f 	isb	sy
    86fa:	f3bf 8f4f 	dsb	sy
    86fe:	61ba      	str	r2, [r7, #24]
    8700:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
    8702:	69bb      	ldr	r3, [r7, #24]
		{
			sbRECEIVE_COMPLETED_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
    8704:	61fb      	str	r3, [r7, #28]
    8706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8708:	695b      	ldr	r3, [r3, #20]
    870a:	2b00      	cmp	r3, #0
    870c:	d00b      	beq.n	8726 <xStreamBufferReceiveFromISR+0x90>
    870e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8710:	6958      	ldr	r0, [r3, #20]
    8712:	683b      	ldr	r3, [r7, #0]
    8714:	9300      	str	r3, [sp, #0]
    8716:	2300      	movs	r3, #0
    8718:	2200      	movs	r2, #0
    871a:	2100      	movs	r1, #0
    871c:	f7ff fbde 	bl	7edc <xTaskGenericNotifyFromISR>
    8720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8722:	2200      	movs	r2, #0
    8724:	615a      	str	r2, [r3, #20]
    8726:	69fb      	ldr	r3, [r7, #28]
    8728:	613b      	str	r3, [r7, #16]
	__asm volatile
    872a:	693b      	ldr	r3, [r7, #16]
    872c:	f383 8811 	msr	BASEPRI, r3
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_RECEIVE_FROM_ISR( xStreamBuffer, xReceivedLength );

	return xReceivedLength;
    8730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    8732:	4618      	mov	r0, r3
    8734:	3730      	adds	r7, #48	; 0x30
    8736:	46bd      	mov	sp, r7
    8738:	bd80      	pop	{r7, pc}

0000873a <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
    873a:	b580      	push	{r7, lr}
    873c:	b088      	sub	sp, #32
    873e:	af00      	add	r7, sp, #0
    8740:	60f8      	str	r0, [r7, #12]
    8742:	60b9      	str	r1, [r7, #8]
    8744:	607a      	str	r2, [r7, #4]
    8746:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
    8748:	6abb      	ldr	r3, [r7, #40]	; 0x28
    874a:	2b00      	cmp	r3, #0
    874c:	d017      	beq.n	877e <prvReadMessageFromBuffer+0x44>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
    874e:	68fb      	ldr	r3, [r7, #12]
    8750:	681b      	ldr	r3, [r3, #0]
    8752:	61fb      	str	r3, [r7, #28]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
    8754:	f107 0114 	add.w	r1, r7, #20
    8758:	683b      	ldr	r3, [r7, #0]
    875a:	6aba      	ldr	r2, [r7, #40]	; 0x28
    875c:	68f8      	ldr	r0, [r7, #12]
    875e:	f000 f8ff 	bl	8960 <prvReadBytesFromBuffer>

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
    8762:	683a      	ldr	r2, [r7, #0]
    8764:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8766:	1ad3      	subs	r3, r2, r3
    8768:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
    876a:	697b      	ldr	r3, [r7, #20]
    876c:	687a      	ldr	r2, [r7, #4]
    876e:	429a      	cmp	r2, r3
    8770:	d207      	bcs.n	8782 <prvReadMessageFromBuffer+0x48>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
    8772:	68fb      	ldr	r3, [r7, #12]
    8774:	69fa      	ldr	r2, [r7, #28]
    8776:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
    8778:	2300      	movs	r3, #0
    877a:	617b      	str	r3, [r7, #20]
    877c:	e001      	b.n	8782 <prvReadMessageFromBuffer+0x48>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
    877e:	687b      	ldr	r3, [r7, #4]
    8780:	617b      	str	r3, [r7, #20]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
    8782:	697a      	ldr	r2, [r7, #20]
    8784:	683b      	ldr	r3, [r7, #0]
    8786:	68b9      	ldr	r1, [r7, #8]
    8788:	68f8      	ldr	r0, [r7, #12]
    878a:	f000 f8e9 	bl	8960 <prvReadBytesFromBuffer>
    878e:	61b8      	str	r0, [r7, #24]

	return xReceivedLength;
    8790:	69bb      	ldr	r3, [r7, #24]
}
    8792:	4618      	mov	r0, r3
    8794:	3720      	adds	r7, #32
    8796:	46bd      	mov	sp, r7
    8798:	bd80      	pop	{r7, pc}

0000879a <xStreamBufferIsEmpty>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsEmpty( StreamBufferHandle_t xStreamBuffer )
{
    879a:	b480      	push	{r7}
    879c:	b087      	sub	sp, #28
    879e:	af00      	add	r7, sp, #0
    87a0:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    87a2:	687b      	ldr	r3, [r7, #4]
    87a4:	613b      	str	r3, [r7, #16]
size_t xTail;

	configASSERT( pxStreamBuffer );

	/* True if no bytes are available. */
	xTail = pxStreamBuffer->xTail;
    87a6:	693b      	ldr	r3, [r7, #16]
    87a8:	681b      	ldr	r3, [r3, #0]
    87aa:	60fb      	str	r3, [r7, #12]
	if( pxStreamBuffer->xHead == xTail )
    87ac:	693b      	ldr	r3, [r7, #16]
    87ae:	685b      	ldr	r3, [r3, #4]
    87b0:	68fa      	ldr	r2, [r7, #12]
    87b2:	429a      	cmp	r2, r3
    87b4:	d102      	bne.n	87bc <xStreamBufferIsEmpty+0x22>
	{
		xReturn = pdTRUE;
    87b6:	2301      	movs	r3, #1
    87b8:	617b      	str	r3, [r7, #20]
    87ba:	e001      	b.n	87c0 <xStreamBufferIsEmpty+0x26>
	}
	else
	{
		xReturn = pdFALSE;
    87bc:	2300      	movs	r3, #0
    87be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
    87c0:	697b      	ldr	r3, [r7, #20]
}
    87c2:	4618      	mov	r0, r3
    87c4:	371c      	adds	r7, #28
    87c6:	46bd      	mov	sp, r7
    87c8:	bc80      	pop	{r7}
    87ca:	4770      	bx	lr

000087cc <xStreamBufferIsFull>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer )
{
    87cc:	b580      	push	{r7, lr}
    87ce:	b086      	sub	sp, #24
    87d0:	af00      	add	r7, sp, #0
    87d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
size_t xBytesToStoreMessageLength;
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    87d4:	687b      	ldr	r3, [r7, #4]
    87d6:	60fb      	str	r3, [r7, #12]

	/* This generic version of the receive function is used by both message
	buffers, which store discrete messages, and stream buffers, which store a
	continuous stream of bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
    87d8:	68fb      	ldr	r3, [r7, #12]
    87da:	7f1b      	ldrb	r3, [r3, #28]
    87dc:	f003 0301 	and.w	r3, r3, #1
    87e0:	2b00      	cmp	r3, #0
    87e2:	d002      	beq.n	87ea <xStreamBufferIsFull+0x1e>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
    87e4:	2304      	movs	r3, #4
    87e6:	613b      	str	r3, [r7, #16]
    87e8:	e001      	b.n	87ee <xStreamBufferIsFull+0x22>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
    87ea:	2300      	movs	r3, #0
    87ec:	613b      	str	r3, [r7, #16]
	}

	/* True if the available space equals zero. */
	if( xStreamBufferSpacesAvailable( xStreamBuffer ) <= xBytesToStoreMessageLength )
    87ee:	6878      	ldr	r0, [r7, #4]
    87f0:	f7ff fda6 	bl	8340 <xStreamBufferSpacesAvailable>
    87f4:	4602      	mov	r2, r0
    87f6:	693b      	ldr	r3, [r7, #16]
    87f8:	4293      	cmp	r3, r2
    87fa:	d302      	bcc.n	8802 <xStreamBufferIsFull+0x36>
	{
		xReturn = pdTRUE;
    87fc:	2301      	movs	r3, #1
    87fe:	617b      	str	r3, [r7, #20]
    8800:	e001      	b.n	8806 <xStreamBufferIsFull+0x3a>
	}
	else
	{
		xReturn = pdFALSE;
    8802:	2300      	movs	r3, #0
    8804:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
    8806:	697b      	ldr	r3, [r7, #20]
}
    8808:	4618      	mov	r0, r3
    880a:	3718      	adds	r7, #24
    880c:	46bd      	mov	sp, r7
    880e:	bd80      	pop	{r7, pc}

00008810 <xStreamBufferSendCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSendCompletedFromISR( StreamBufferHandle_t xStreamBuffer, BaseType_t *pxHigherPriorityTaskWoken )
{
    8810:	b580      	push	{r7, lr}
    8812:	b08a      	sub	sp, #40	; 0x28
    8814:	af02      	add	r7, sp, #8
    8816:	6078      	str	r0, [r7, #4]
    8818:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    881a:	687b      	ldr	r3, [r7, #4]
    881c:	61bb      	str	r3, [r7, #24]
	__asm volatile
    881e:	f3ef 8211 	mrs	r2, BASEPRI
    8822:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8826:	f383 8811 	msr	BASEPRI, r3
    882a:	f3bf 8f6f 	isb	sy
    882e:	f3bf 8f4f 	dsb	sy
    8832:	613a      	str	r2, [r7, #16]
    8834:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    8836:	693b      	ldr	r3, [r7, #16]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;

	configASSERT( pxStreamBuffer );

	uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
    8838:	617b      	str	r3, [r7, #20]
	{
		if( ( pxStreamBuffer )->xTaskWaitingToReceive != NULL )
    883a:	69bb      	ldr	r3, [r7, #24]
    883c:	691b      	ldr	r3, [r3, #16]
    883e:	2b00      	cmp	r3, #0
    8840:	d00e      	beq.n	8860 <xStreamBufferSendCompletedFromISR+0x50>
		{
			( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToReceive,
    8842:	69bb      	ldr	r3, [r7, #24]
    8844:	6918      	ldr	r0, [r3, #16]
    8846:	683b      	ldr	r3, [r7, #0]
    8848:	9300      	str	r3, [sp, #0]
    884a:	2300      	movs	r3, #0
    884c:	2200      	movs	r2, #0
    884e:	2100      	movs	r1, #0
    8850:	f7ff fb44 	bl	7edc <xTaskGenericNotifyFromISR>
										 ( uint32_t ) 0,
										 eNoAction,
										 pxHigherPriorityTaskWoken );
			( pxStreamBuffer )->xTaskWaitingToReceive = NULL;
    8854:	69bb      	ldr	r3, [r7, #24]
    8856:	2200      	movs	r2, #0
    8858:	611a      	str	r2, [r3, #16]
			xReturn = pdTRUE;
    885a:	2301      	movs	r3, #1
    885c:	61fb      	str	r3, [r7, #28]
    885e:	e001      	b.n	8864 <xStreamBufferSendCompletedFromISR+0x54>
		}
		else
		{
			xReturn = pdFALSE;
    8860:	2300      	movs	r3, #0
    8862:	61fb      	str	r3, [r7, #28]
    8864:	697b      	ldr	r3, [r7, #20]
    8866:	60bb      	str	r3, [r7, #8]
	__asm volatile
    8868:	68bb      	ldr	r3, [r7, #8]
    886a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    886e:	69fb      	ldr	r3, [r7, #28]
}
    8870:	4618      	mov	r0, r3
    8872:	3720      	adds	r7, #32
    8874:	46bd      	mov	sp, r7
    8876:	bd80      	pop	{r7, pc}

00008878 <xStreamBufferReceiveCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReceiveCompletedFromISR( StreamBufferHandle_t xStreamBuffer, BaseType_t *pxHigherPriorityTaskWoken )
{
    8878:	b580      	push	{r7, lr}
    887a:	b08a      	sub	sp, #40	; 0x28
    887c:	af02      	add	r7, sp, #8
    887e:	6078      	str	r0, [r7, #4]
    8880:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
    8882:	687b      	ldr	r3, [r7, #4]
    8884:	61bb      	str	r3, [r7, #24]
	__asm volatile
    8886:	f3ef 8211 	mrs	r2, BASEPRI
    888a:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    888e:	f383 8811 	msr	BASEPRI, r3
    8892:	f3bf 8f6f 	isb	sy
    8896:	f3bf 8f4f 	dsb	sy
    889a:	613a      	str	r2, [r7, #16]
    889c:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
    889e:	693b      	ldr	r3, [r7, #16]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;

	configASSERT( pxStreamBuffer );

	uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
    88a0:	617b      	str	r3, [r7, #20]
	{
		if( ( pxStreamBuffer )->xTaskWaitingToSend != NULL )
    88a2:	69bb      	ldr	r3, [r7, #24]
    88a4:	695b      	ldr	r3, [r3, #20]
    88a6:	2b00      	cmp	r3, #0
    88a8:	d00e      	beq.n	88c8 <xStreamBufferReceiveCompletedFromISR+0x50>
		{
			( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToSend,
    88aa:	69bb      	ldr	r3, [r7, #24]
    88ac:	6958      	ldr	r0, [r3, #20]
    88ae:	683b      	ldr	r3, [r7, #0]
    88b0:	9300      	str	r3, [sp, #0]
    88b2:	2300      	movs	r3, #0
    88b4:	2200      	movs	r2, #0
    88b6:	2100      	movs	r1, #0
    88b8:	f7ff fb10 	bl	7edc <xTaskGenericNotifyFromISR>
										 ( uint32_t ) 0,
										 eNoAction,
										 pxHigherPriorityTaskWoken );
			( pxStreamBuffer )->xTaskWaitingToSend = NULL;
    88bc:	69bb      	ldr	r3, [r7, #24]
    88be:	2200      	movs	r2, #0
    88c0:	615a      	str	r2, [r3, #20]
			xReturn = pdTRUE;
    88c2:	2301      	movs	r3, #1
    88c4:	61fb      	str	r3, [r7, #28]
    88c6:	e001      	b.n	88cc <xStreamBufferReceiveCompletedFromISR+0x54>
		}
		else
		{
			xReturn = pdFALSE;
    88c8:	2300      	movs	r3, #0
    88ca:	61fb      	str	r3, [r7, #28]
    88cc:	697b      	ldr	r3, [r7, #20]
    88ce:	60bb      	str	r3, [r7, #8]
	__asm volatile
    88d0:	68bb      	ldr	r3, [r7, #8]
    88d2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    88d6:	69fb      	ldr	r3, [r7, #28]
}
    88d8:	4618      	mov	r0, r3
    88da:	3720      	adds	r7, #32
    88dc:	46bd      	mov	sp, r7
    88de:	bd80      	pop	{r7, pc}

000088e0 <prvWriteBytesToBuffer>:
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
    88e0:	b580      	push	{r7, lr}
    88e2:	b086      	sub	sp, #24
    88e4:	af00      	add	r7, sp, #0
    88e6:	60f8      	str	r0, [r7, #12]
    88e8:	60b9      	str	r1, [r7, #8]
    88ea:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );

	xNextHead = pxStreamBuffer->xHead;
    88ec:	68fb      	ldr	r3, [r7, #12]
    88ee:	685b      	ldr	r3, [r3, #4]
    88f0:	617b      	str	r3, [r7, #20]

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
    88f2:	68fb      	ldr	r3, [r7, #12]
    88f4:	689a      	ldr	r2, [r3, #8]
    88f6:	697b      	ldr	r3, [r7, #20]
    88f8:	1ad3      	subs	r3, r2, r3
    88fa:	687a      	ldr	r2, [r7, #4]
    88fc:	4293      	cmp	r3, r2
    88fe:	bf28      	it	cs
    8900:	4613      	movcs	r3, r2
    8902:	613b      	str	r3, [r7, #16]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
	memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    8904:	68fb      	ldr	r3, [r7, #12]
    8906:	699a      	ldr	r2, [r3, #24]
    8908:	697b      	ldr	r3, [r7, #20]
    890a:	4413      	add	r3, r2
    890c:	693a      	ldr	r2, [r7, #16]
    890e:	68b9      	ldr	r1, [r7, #8]
    8910:	4618      	mov	r0, r3
    8912:	f000 f9d5 	bl	8cc0 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
    8916:	687a      	ldr	r2, [r7, #4]
    8918:	693b      	ldr	r3, [r7, #16]
    891a:	429a      	cmp	r2, r3
    891c:	d90a      	bls.n	8934 <prvWriteBytesToBuffer+0x54>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
		memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    891e:	68fb      	ldr	r3, [r7, #12]
    8920:	6998      	ldr	r0, [r3, #24]
    8922:	68ba      	ldr	r2, [r7, #8]
    8924:	693b      	ldr	r3, [r7, #16]
    8926:	18d1      	adds	r1, r2, r3
    8928:	687a      	ldr	r2, [r7, #4]
    892a:	693b      	ldr	r3, [r7, #16]
    892c:	1ad3      	subs	r3, r2, r3
    892e:	461a      	mov	r2, r3
    8930:	f000 f9c6 	bl	8cc0 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
    8934:	697a      	ldr	r2, [r7, #20]
    8936:	687b      	ldr	r3, [r7, #4]
    8938:	4413      	add	r3, r2
    893a:	617b      	str	r3, [r7, #20]
	if( xNextHead >= pxStreamBuffer->xLength )
    893c:	68fb      	ldr	r3, [r7, #12]
    893e:	689b      	ldr	r3, [r3, #8]
    8940:	697a      	ldr	r2, [r7, #20]
    8942:	429a      	cmp	r2, r3
    8944:	d304      	bcc.n	8950 <prvWriteBytesToBuffer+0x70>
	{
		xNextHead -= pxStreamBuffer->xLength;
    8946:	68fb      	ldr	r3, [r7, #12]
    8948:	689b      	ldr	r3, [r3, #8]
    894a:	697a      	ldr	r2, [r7, #20]
    894c:	1ad3      	subs	r3, r2, r3
    894e:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
    8950:	68fb      	ldr	r3, [r7, #12]
    8952:	697a      	ldr	r2, [r7, #20]
    8954:	605a      	str	r2, [r3, #4]

	return xCount;
    8956:	687b      	ldr	r3, [r7, #4]
}
    8958:	4618      	mov	r0, r3
    895a:	3718      	adds	r7, #24
    895c:	46bd      	mov	sp, r7
    895e:	bd80      	pop	{r7, pc}

00008960 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
    8960:	b580      	push	{r7, lr}
    8962:	b088      	sub	sp, #32
    8964:	af00      	add	r7, sp, #0
    8966:	60f8      	str	r0, [r7, #12]
    8968:	60b9      	str	r1, [r7, #8]
    896a:	607a      	str	r2, [r7, #4]
    896c:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
    896e:	687a      	ldr	r2, [r7, #4]
    8970:	683b      	ldr	r3, [r7, #0]
    8972:	4293      	cmp	r3, r2
    8974:	bf28      	it	cs
    8976:	4613      	movcs	r3, r2
    8978:	61bb      	str	r3, [r7, #24]

	if( xCount > ( size_t ) 0 )
    897a:	69bb      	ldr	r3, [r7, #24]
    897c:	2b00      	cmp	r3, #0
    897e:	d034      	beq.n	89ea <prvReadBytesFromBuffer+0x8a>
	{
		xNextTail = pxStreamBuffer->xTail;
    8980:	68fb      	ldr	r3, [r7, #12]
    8982:	681b      	ldr	r3, [r3, #0]
    8984:	61fb      	str	r3, [r7, #28]

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
    8986:	68fb      	ldr	r3, [r7, #12]
    8988:	689a      	ldr	r2, [r3, #8]
    898a:	69fb      	ldr	r3, [r7, #28]
    898c:	1ad3      	subs	r3, r2, r3
    898e:	69ba      	ldr	r2, [r7, #24]
    8990:	4293      	cmp	r3, r2
    8992:	bf28      	it	cs
    8994:	4613      	movcs	r3, r2
    8996:	617b      	str	r3, [r7, #20]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
		memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    8998:	68fb      	ldr	r3, [r7, #12]
    899a:	699a      	ldr	r2, [r3, #24]
    899c:	69fb      	ldr	r3, [r7, #28]
    899e:	4413      	add	r3, r2
    89a0:	697a      	ldr	r2, [r7, #20]
    89a2:	4619      	mov	r1, r3
    89a4:	68b8      	ldr	r0, [r7, #8]
    89a6:	f000 f98b 	bl	8cc0 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
    89aa:	69ba      	ldr	r2, [r7, #24]
    89ac:	697b      	ldr	r3, [r7, #20]
    89ae:	429a      	cmp	r2, r3
    89b0:	d90a      	bls.n	89c8 <prvReadBytesFromBuffer+0x68>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
			memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
    89b2:	68ba      	ldr	r2, [r7, #8]
    89b4:	697b      	ldr	r3, [r7, #20]
    89b6:	18d0      	adds	r0, r2, r3
    89b8:	68fb      	ldr	r3, [r7, #12]
    89ba:	6999      	ldr	r1, [r3, #24]
    89bc:	69ba      	ldr	r2, [r7, #24]
    89be:	697b      	ldr	r3, [r7, #20]
    89c0:	1ad3      	subs	r3, r2, r3
    89c2:	461a      	mov	r2, r3
    89c4:	f000 f97c 	bl	8cc0 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
    89c8:	69fa      	ldr	r2, [r7, #28]
    89ca:	69bb      	ldr	r3, [r7, #24]
    89cc:	4413      	add	r3, r2
    89ce:	61fb      	str	r3, [r7, #28]

		if( xNextTail >= pxStreamBuffer->xLength )
    89d0:	68fb      	ldr	r3, [r7, #12]
    89d2:	689b      	ldr	r3, [r3, #8]
    89d4:	69fa      	ldr	r2, [r7, #28]
    89d6:	429a      	cmp	r2, r3
    89d8:	d304      	bcc.n	89e4 <prvReadBytesFromBuffer+0x84>
		{
			xNextTail -= pxStreamBuffer->xLength;
    89da:	68fb      	ldr	r3, [r7, #12]
    89dc:	689b      	ldr	r3, [r3, #8]
    89de:	69fa      	ldr	r2, [r7, #28]
    89e0:	1ad3      	subs	r3, r2, r3
    89e2:	61fb      	str	r3, [r7, #28]
		}

		pxStreamBuffer->xTail = xNextTail;
    89e4:	68fb      	ldr	r3, [r7, #12]
    89e6:	69fa      	ldr	r2, [r7, #28]
    89e8:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
    89ea:	69bb      	ldr	r3, [r7, #24]
}
    89ec:	4618      	mov	r0, r3
    89ee:	3720      	adds	r7, #32
    89f0:	46bd      	mov	sp, r7
    89f2:	bd80      	pop	{r7, pc}

000089f4 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
    89f4:	b480      	push	{r7}
    89f6:	b085      	sub	sp, #20
    89f8:	af00      	add	r7, sp, #0
    89fa:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
    89fc:	687b      	ldr	r3, [r7, #4]
    89fe:	689a      	ldr	r2, [r3, #8]
    8a00:	687b      	ldr	r3, [r7, #4]
    8a02:	685b      	ldr	r3, [r3, #4]
    8a04:	4413      	add	r3, r2
    8a06:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
    8a08:	687b      	ldr	r3, [r7, #4]
    8a0a:	681b      	ldr	r3, [r3, #0]
    8a0c:	68fa      	ldr	r2, [r7, #12]
    8a0e:	1ad3      	subs	r3, r2, r3
    8a10:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
    8a12:	687b      	ldr	r3, [r7, #4]
    8a14:	689b      	ldr	r3, [r3, #8]
    8a16:	68fa      	ldr	r2, [r7, #12]
    8a18:	429a      	cmp	r2, r3
    8a1a:	d304      	bcc.n	8a26 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
    8a1c:	687b      	ldr	r3, [r7, #4]
    8a1e:	689b      	ldr	r3, [r3, #8]
    8a20:	68fa      	ldr	r2, [r7, #12]
    8a22:	1ad3      	subs	r3, r2, r3
    8a24:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
    8a26:	68fb      	ldr	r3, [r7, #12]
}
    8a28:	4618      	mov	r0, r3
    8a2a:	3714      	adds	r7, #20
    8a2c:	46bd      	mov	sp, r7
    8a2e:	bc80      	pop	{r7}
    8a30:	4770      	bx	lr

00008a32 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  BaseType_t xIsMessageBuffer )
{
    8a32:	b580      	push	{r7, lr}
    8a34:	b084      	sub	sp, #16
    8a36:	af00      	add	r7, sp, #0
    8a38:	60f8      	str	r0, [r7, #12]
    8a3a:	60b9      	str	r1, [r7, #8]
    8a3c:	607a      	str	r2, [r7, #4]
    8a3e:	603b      	str	r3, [r7, #0]
		const BaseType_t xWriteValue = 0x55;
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
	}
	#endif

	memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
    8a40:	2220      	movs	r2, #32
    8a42:	2100      	movs	r1, #0
    8a44:	68f8      	ldr	r0, [r7, #12]
    8a46:	f000 f9b1 	bl	8dac <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
    8a4a:	68fb      	ldr	r3, [r7, #12]
    8a4c:	68ba      	ldr	r2, [r7, #8]
    8a4e:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
    8a50:	68fb      	ldr	r3, [r7, #12]
    8a52:	687a      	ldr	r2, [r7, #4]
    8a54:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
    8a56:	68fb      	ldr	r3, [r7, #12]
    8a58:	683a      	ldr	r2, [r7, #0]
    8a5a:	60da      	str	r2, [r3, #12]

	if( xIsMessageBuffer != pdFALSE )
    8a5c:	69bb      	ldr	r3, [r7, #24]
    8a5e:	2b00      	cmp	r3, #0
    8a60:	d006      	beq.n	8a70 <prvInitialiseNewStreamBuffer+0x3e>
	{
		pxStreamBuffer->ucFlags |= sbFLAGS_IS_MESSAGE_BUFFER;
    8a62:	68fb      	ldr	r3, [r7, #12]
    8a64:	7f1b      	ldrb	r3, [r3, #28]
    8a66:	f043 0301 	orr.w	r3, r3, #1
    8a6a:	b2da      	uxtb	r2, r3
    8a6c:	68fb      	ldr	r3, [r7, #12]
    8a6e:	771a      	strb	r2, [r3, #28]
	}
}
    8a70:	bf00      	nop
    8a72:	3710      	adds	r7, #16
    8a74:	46bd      	mov	sp, r7
    8a76:	bd80      	pop	{r7, pc}
	...

00008a80 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    8a80:	b480      	push	{r7}
    8a82:	b085      	sub	sp, #20
    8a84:	af00      	add	r7, sp, #0
    8a86:	60f8      	str	r0, [r7, #12]
    8a88:	60b9      	str	r1, [r7, #8]
    8a8a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
    8a8c:	68fb      	ldr	r3, [r7, #12]
    8a8e:	3b04      	subs	r3, #4
    8a90:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    8a92:	68fb      	ldr	r3, [r7, #12]
    8a94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    8a98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    8a9a:	68fb      	ldr	r3, [r7, #12]
    8a9c:	3b04      	subs	r3, #4
    8a9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
    8aa0:	68bb      	ldr	r3, [r7, #8]
    8aa2:	f023 0201 	bic.w	r2, r3, #1
    8aa6:	68fb      	ldr	r3, [r7, #12]
    8aa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    8aaa:	68fb      	ldr	r3, [r7, #12]
    8aac:	3b04      	subs	r3, #4
    8aae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    8ab0:	4a08      	ldr	r2, [pc, #32]	; (8ad4 <pxPortInitialiseStack+0x54>)
    8ab2:	68fb      	ldr	r3, [r7, #12]
    8ab4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
    8ab6:	68fb      	ldr	r3, [r7, #12]
    8ab8:	3b14      	subs	r3, #20
    8aba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    8abc:	687a      	ldr	r2, [r7, #4]
    8abe:	68fb      	ldr	r3, [r7, #12]
    8ac0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
    8ac2:	68fb      	ldr	r3, [r7, #12]
    8ac4:	3b20      	subs	r3, #32
    8ac6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
    8ac8:	68fb      	ldr	r3, [r7, #12]
}
    8aca:	4618      	mov	r0, r3
    8acc:	3714      	adds	r7, #20
    8ace:	46bd      	mov	sp, r7
    8ad0:	bc80      	pop	{r7}
    8ad2:	4770      	bx	lr
    8ad4:	00008ad9 	.word	0x00008ad9

00008ad8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    8ad8:	b480      	push	{r7}
    8ada:	b083      	sub	sp, #12
    8adc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
    8ade:	2300      	movs	r3, #0
    8ae0:	603b      	str	r3, [r7, #0]
	__asm volatile
    8ae2:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8ae6:	f383 8811 	msr	BASEPRI, r3
    8aea:	f3bf 8f6f 	isb	sy
    8aee:	f3bf 8f4f 	dsb	sy
    8af2:	607b      	str	r3, [r7, #4]

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
    8af4:	bf00      	nop
    8af6:	683b      	ldr	r3, [r7, #0]
    8af8:	2b00      	cmp	r3, #0
    8afa:	d0fc      	beq.n	8af6 <prvTaskExitError+0x1e>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
    8afc:	bf00      	nop
    8afe:	370c      	adds	r7, #12
    8b00:	46bd      	mov	sp, r7
    8b02:	bc80      	pop	{r7}
    8b04:	4770      	bx	lr

00008b06 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
    8b06:	4b0a      	ldr	r3, [pc, #40]	; (8b30 <pxCurrentTCBConst2>)
    8b08:	6819      	ldr	r1, [r3, #0]
    8b0a:	6808      	ldr	r0, [r1, #0]
    8b0c:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    8b10:	f380 8809 	msr	PSP, r0
    8b14:	f3bf 8f6f 	isb	sy
    8b18:	f04f 0000 	mov.w	r0, #0
    8b1c:	f380 8811 	msr	BASEPRI, r0
    8b20:	f04e 0e0d 	orr.w	lr, lr, #13
    8b24:	4770      	bx	lr
    8b26:	bf00      	nop
    8b28:	f3af 8000 	nop.w
    8b2c:	f3af 8000 	nop.w

00008b30 <pxCurrentTCBConst2>:
    8b30:	20004434 	.word	0x20004434
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
    8b34:	bf00      	nop

00008b36 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
    8b36:	4861      	ldr	r0, [pc, #388]	; (8cbc <vPortSetupTimerInterrupt+0x34>)
    8b38:	6800      	ldr	r0, [r0, #0]
    8b3a:	6800      	ldr	r0, [r0, #0]
    8b3c:	f380 8808 	msr	MSP, r0
    8b40:	b662      	cpsie	i
    8b42:	b661      	cpsie	f
    8b44:	f3bf 8f4f 	dsb	sy
    8b48:	f3bf 8f6f 	isb	sy
    8b4c:	df00      	svc	0
    8b4e:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
    8b50:	bf00      	nop

00008b52 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    8b52:	b580      	push	{r7, lr}
    8b54:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
    8b56:	4b0d      	ldr	r3, [pc, #52]	; (8b8c <xPortStartScheduler+0x3a>)
    8b58:	681b      	ldr	r3, [r3, #0]
    8b5a:	4a0c      	ldr	r2, [pc, #48]	; (8b8c <xPortStartScheduler+0x3a>)
    8b5c:	f443 03fe 	orr.w	r3, r3, #8323072	; 0x7f0000
    8b60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
    8b62:	4b0a      	ldr	r3, [pc, #40]	; (8b8c <xPortStartScheduler+0x3a>)
    8b64:	681b      	ldr	r3, [r3, #0]
    8b66:	4a09      	ldr	r2, [pc, #36]	; (8b8c <xPortStartScheduler+0x3a>)
    8b68:	f043 43fe 	orr.w	r3, r3, #2130706432	; 0x7f000000
    8b6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
    8b6e:	f000 f88b 	bl	8c88 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    8b72:	4b07      	ldr	r3, [pc, #28]	; (8b90 <xPortStartScheduler+0x3e>)
    8b74:	2200      	movs	r2, #0
    8b76:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
    8b78:	f7ff ffdd 	bl	8b36 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
    8b7c:	f7fe fc9c 	bl	74b8 <vTaskSwitchContext>
	prvTaskExitError();
    8b80:	f7ff ffaa 	bl	8ad8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
    8b84:	2300      	movs	r3, #0
}
    8b86:	4618      	mov	r0, r3
    8b88:	bd80      	pop	{r7, pc}
    8b8a:	bf00      	nop
    8b8c:	e000ed20 	.word	0xe000ed20
    8b90:	20000028 	.word	0x20000028

00008b94 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    8b94:	b480      	push	{r7}
    8b96:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
}
    8b98:	bf00      	nop
    8b9a:	46bd      	mov	sp, r7
    8b9c:	bc80      	pop	{r7}
    8b9e:	4770      	bx	lr

00008ba0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    8ba0:	b480      	push	{r7}
    8ba2:	b083      	sub	sp, #12
    8ba4:	af00      	add	r7, sp, #0
    8ba6:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8baa:	f383 8811 	msr	BASEPRI, r3
    8bae:	f3bf 8f6f 	isb	sy
    8bb2:	f3bf 8f4f 	dsb	sy
    8bb6:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
    8bb8:	4b04      	ldr	r3, [pc, #16]	; (8bcc <vPortEnterCritical+0x2c>)
    8bba:	681b      	ldr	r3, [r3, #0]
    8bbc:	3301      	adds	r3, #1
    8bbe:	4a03      	ldr	r2, [pc, #12]	; (8bcc <vPortEnterCritical+0x2c>)
    8bc0:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
    8bc2:	bf00      	nop
    8bc4:	370c      	adds	r7, #12
    8bc6:	46bd      	mov	sp, r7
    8bc8:	bc80      	pop	{r7}
    8bca:	4770      	bx	lr
    8bcc:	20000028 	.word	0x20000028

00008bd0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    8bd0:	b480      	push	{r7}
    8bd2:	b083      	sub	sp, #12
    8bd4:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
    8bd6:	4b09      	ldr	r3, [pc, #36]	; (8bfc <vPortExitCritical+0x2c>)
    8bd8:	681b      	ldr	r3, [r3, #0]
    8bda:	3b01      	subs	r3, #1
    8bdc:	4a07      	ldr	r2, [pc, #28]	; (8bfc <vPortExitCritical+0x2c>)
    8bde:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
    8be0:	4b06      	ldr	r3, [pc, #24]	; (8bfc <vPortExitCritical+0x2c>)
    8be2:	681b      	ldr	r3, [r3, #0]
    8be4:	2b00      	cmp	r3, #0
    8be6:	d104      	bne.n	8bf2 <vPortExitCritical+0x22>
    8be8:	2300      	movs	r3, #0
    8bea:	607b      	str	r3, [r7, #4]
	__asm volatile
    8bec:	687b      	ldr	r3, [r7, #4]
    8bee:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
    8bf2:	bf00      	nop
    8bf4:	370c      	adds	r7, #12
    8bf6:	46bd      	mov	sp, r7
    8bf8:	bc80      	pop	{r7}
    8bfa:	4770      	bx	lr
    8bfc:	20000028 	.word	0x20000028

00008c00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    8c00:	f3ef 8009 	mrs	r0, PSP
    8c04:	f3bf 8f6f 	isb	sy
    8c08:	4b0d      	ldr	r3, [pc, #52]	; (8c40 <pxCurrentTCBConst>)
    8c0a:	681a      	ldr	r2, [r3, #0]
    8c0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    8c10:	6010      	str	r0, [r2, #0]
    8c12:	e92d 4008 	stmdb	sp!, {r3, lr}
    8c16:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    8c1a:	f380 8811 	msr	BASEPRI, r0
    8c1e:	f7fe fc4b 	bl	74b8 <vTaskSwitchContext>
    8c22:	f04f 0000 	mov.w	r0, #0
    8c26:	f380 8811 	msr	BASEPRI, r0
    8c2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8c2e:	6819      	ldr	r1, [r3, #0]
    8c30:	6808      	ldr	r0, [r1, #0]
    8c32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    8c36:	f380 8809 	msr	PSP, r0
    8c3a:	f3bf 8f6f 	isb	sy
    8c3e:	4770      	bx	lr

00008c40 <pxCurrentTCBConst>:
    8c40:	20004434 	.word	0x20004434
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
    8c44:	bf00      	nop

00008c46 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    8c46:	b580      	push	{r7, lr}
    8c48:	b082      	sub	sp, #8
    8c4a:	af00      	add	r7, sp, #0
	__asm volatile
    8c4c:	f04f 03bf 	mov.w	r3, #191	; 0xbf
    8c50:	f383 8811 	msr	BASEPRI, r3
    8c54:	f3bf 8f6f 	isb	sy
    8c58:	f3bf 8f4f 	dsb	sy
    8c5c:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    8c5e:	f7fe fb75 	bl	734c <xTaskIncrementTick>
    8c62:	4603      	mov	r3, r0
    8c64:	2b00      	cmp	r3, #0
    8c66:	d003      	beq.n	8c70 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    8c68:	4b06      	ldr	r3, [pc, #24]	; (8c84 <SysTick_Handler+0x3e>)
    8c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8c6e:	601a      	str	r2, [r3, #0]
    8c70:	2300      	movs	r3, #0
    8c72:	603b      	str	r3, [r7, #0]
	__asm volatile
    8c74:	683b      	ldr	r3, [r7, #0]
    8c76:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
    8c7a:	bf00      	nop
    8c7c:	3708      	adds	r7, #8
    8c7e:	46bd      	mov	sp, r7
    8c80:	bd80      	pop	{r7, pc}
    8c82:	bf00      	nop
    8c84:	e000ed04 	.word	0xe000ed04

00008c88 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
    8c88:	b480      	push	{r7}
    8c8a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
    8c8c:	4b07      	ldr	r3, [pc, #28]	; (8cac <vPortSetupTimerInterrupt+0x24>)
    8c8e:	2200      	movs	r2, #0
    8c90:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
    8c92:	4b07      	ldr	r3, [pc, #28]	; (8cb0 <vPortSetupTimerInterrupt+0x28>)
    8c94:	2200      	movs	r2, #0
    8c96:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    8c98:	4b06      	ldr	r3, [pc, #24]	; (8cb4 <vPortSetupTimerInterrupt+0x2c>)
    8c9a:	4a07      	ldr	r2, [pc, #28]	; (8cb8 <vPortSetupTimerInterrupt+0x30>)
    8c9c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
    8c9e:	4b03      	ldr	r3, [pc, #12]	; (8cac <vPortSetupTimerInterrupt+0x24>)
    8ca0:	2207      	movs	r2, #7
    8ca2:	601a      	str	r2, [r3, #0]
}
    8ca4:	bf00      	nop
    8ca6:	46bd      	mov	sp, r7
    8ca8:	bc80      	pop	{r7}
    8caa:	4770      	bx	lr
    8cac:	e000e010 	.word	0xe000e010
    8cb0:	e000e018 	.word	0xe000e018
    8cb4:	e000e014 	.word	0xe000e014
    8cb8:	000afc7f 	.word	0x000afc7f
    8cbc:	e000ed08 	.word	0xe000ed08

00008cc0 <memcpy>:
    8cc0:	4684      	mov	ip, r0
    8cc2:	ea41 0300 	orr.w	r3, r1, r0
    8cc6:	f013 0303 	ands.w	r3, r3, #3
    8cca:	d149      	bne.n	8d60 <memcpy+0xa0>
    8ccc:	3a40      	subs	r2, #64	; 0x40
    8cce:	d323      	bcc.n	8d18 <memcpy+0x58>
    8cd0:	680b      	ldr	r3, [r1, #0]
    8cd2:	6003      	str	r3, [r0, #0]
    8cd4:	684b      	ldr	r3, [r1, #4]
    8cd6:	6043      	str	r3, [r0, #4]
    8cd8:	688b      	ldr	r3, [r1, #8]
    8cda:	6083      	str	r3, [r0, #8]
    8cdc:	68cb      	ldr	r3, [r1, #12]
    8cde:	60c3      	str	r3, [r0, #12]
    8ce0:	690b      	ldr	r3, [r1, #16]
    8ce2:	6103      	str	r3, [r0, #16]
    8ce4:	694b      	ldr	r3, [r1, #20]
    8ce6:	6143      	str	r3, [r0, #20]
    8ce8:	698b      	ldr	r3, [r1, #24]
    8cea:	6183      	str	r3, [r0, #24]
    8cec:	69cb      	ldr	r3, [r1, #28]
    8cee:	61c3      	str	r3, [r0, #28]
    8cf0:	6a0b      	ldr	r3, [r1, #32]
    8cf2:	6203      	str	r3, [r0, #32]
    8cf4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    8cf6:	6243      	str	r3, [r0, #36]	; 0x24
    8cf8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    8cfa:	6283      	str	r3, [r0, #40]	; 0x28
    8cfc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    8cfe:	62c3      	str	r3, [r0, #44]	; 0x2c
    8d00:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    8d02:	6303      	str	r3, [r0, #48]	; 0x30
    8d04:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    8d06:	6343      	str	r3, [r0, #52]	; 0x34
    8d08:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    8d0a:	6383      	str	r3, [r0, #56]	; 0x38
    8d0c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    8d0e:	63c3      	str	r3, [r0, #60]	; 0x3c
    8d10:	3040      	adds	r0, #64	; 0x40
    8d12:	3140      	adds	r1, #64	; 0x40
    8d14:	3a40      	subs	r2, #64	; 0x40
    8d16:	d2db      	bcs.n	8cd0 <memcpy+0x10>
    8d18:	3230      	adds	r2, #48	; 0x30
    8d1a:	d30b      	bcc.n	8d34 <memcpy+0x74>
    8d1c:	680b      	ldr	r3, [r1, #0]
    8d1e:	6003      	str	r3, [r0, #0]
    8d20:	684b      	ldr	r3, [r1, #4]
    8d22:	6043      	str	r3, [r0, #4]
    8d24:	688b      	ldr	r3, [r1, #8]
    8d26:	6083      	str	r3, [r0, #8]
    8d28:	68cb      	ldr	r3, [r1, #12]
    8d2a:	60c3      	str	r3, [r0, #12]
    8d2c:	3010      	adds	r0, #16
    8d2e:	3110      	adds	r1, #16
    8d30:	3a10      	subs	r2, #16
    8d32:	d2f3      	bcs.n	8d1c <memcpy+0x5c>
    8d34:	320c      	adds	r2, #12
    8d36:	d305      	bcc.n	8d44 <memcpy+0x84>
    8d38:	f851 3b04 	ldr.w	r3, [r1], #4
    8d3c:	f840 3b04 	str.w	r3, [r0], #4
    8d40:	3a04      	subs	r2, #4
    8d42:	d2f9      	bcs.n	8d38 <memcpy+0x78>
    8d44:	3204      	adds	r2, #4
    8d46:	d008      	beq.n	8d5a <memcpy+0x9a>
    8d48:	07d2      	lsls	r2, r2, #31
    8d4a:	bf1c      	itt	ne
    8d4c:	f811 3b01 	ldrbne.w	r3, [r1], #1
    8d50:	f800 3b01 	strbne.w	r3, [r0], #1
    8d54:	d301      	bcc.n	8d5a <memcpy+0x9a>
    8d56:	880b      	ldrh	r3, [r1, #0]
    8d58:	8003      	strh	r3, [r0, #0]
    8d5a:	4660      	mov	r0, ip
    8d5c:	4770      	bx	lr
    8d5e:	bf00      	nop
    8d60:	2a08      	cmp	r2, #8
    8d62:	d313      	bcc.n	8d8c <memcpy+0xcc>
    8d64:	078b      	lsls	r3, r1, #30
    8d66:	d0b1      	beq.n	8ccc <memcpy+0xc>
    8d68:	f010 0303 	ands.w	r3, r0, #3
    8d6c:	d0ae      	beq.n	8ccc <memcpy+0xc>
    8d6e:	f1c3 0304 	rsb	r3, r3, #4
    8d72:	1ad2      	subs	r2, r2, r3
    8d74:	07db      	lsls	r3, r3, #31
    8d76:	bf1c      	itt	ne
    8d78:	f811 3b01 	ldrbne.w	r3, [r1], #1
    8d7c:	f800 3b01 	strbne.w	r3, [r0], #1
    8d80:	d3a4      	bcc.n	8ccc <memcpy+0xc>
    8d82:	f831 3b02 	ldrh.w	r3, [r1], #2
    8d86:	f820 3b02 	strh.w	r3, [r0], #2
    8d8a:	e79f      	b.n	8ccc <memcpy+0xc>
    8d8c:	3a04      	subs	r2, #4
    8d8e:	d3d9      	bcc.n	8d44 <memcpy+0x84>
    8d90:	3a01      	subs	r2, #1
    8d92:	f811 3b01 	ldrb.w	r3, [r1], #1
    8d96:	f800 3b01 	strb.w	r3, [r0], #1
    8d9a:	d2f9      	bcs.n	8d90 <memcpy+0xd0>
    8d9c:	780b      	ldrb	r3, [r1, #0]
    8d9e:	7003      	strb	r3, [r0, #0]
    8da0:	784b      	ldrb	r3, [r1, #1]
    8da2:	7043      	strb	r3, [r0, #1]
    8da4:	788b      	ldrb	r3, [r1, #2]
    8da6:	7083      	strb	r3, [r0, #2]
    8da8:	4660      	mov	r0, ip
    8daa:	4770      	bx	lr

00008dac <memset>:
    8dac:	b4f0      	push	{r4, r5, r6, r7}
    8dae:	0786      	lsls	r6, r0, #30
    8db0:	d043      	beq.n	8e3a <memset+0x8e>
    8db2:	1e54      	subs	r4, r2, #1
    8db4:	2a00      	cmp	r2, #0
    8db6:	d03e      	beq.n	8e36 <memset+0x8a>
    8db8:	b2ca      	uxtb	r2, r1
    8dba:	4603      	mov	r3, r0
    8dbc:	e002      	b.n	8dc4 <memset+0x18>
    8dbe:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
    8dc2:	d338      	bcc.n	8e36 <memset+0x8a>
    8dc4:	f803 2b01 	strb.w	r2, [r3], #1
    8dc8:	079d      	lsls	r5, r3, #30
    8dca:	d1f8      	bne.n	8dbe <memset+0x12>
    8dcc:	2c03      	cmp	r4, #3
    8dce:	d92b      	bls.n	8e28 <memset+0x7c>
    8dd0:	b2cd      	uxtb	r5, r1
    8dd2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    8dd6:	2c0f      	cmp	r4, #15
    8dd8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    8ddc:	d916      	bls.n	8e0c <memset+0x60>
    8dde:	f1a4 0710 	sub.w	r7, r4, #16
    8de2:	093f      	lsrs	r7, r7, #4
    8de4:	f103 0620 	add.w	r6, r3, #32
    8de8:	eb06 1607 	add.w	r6, r6, r7, lsl #4
    8dec:	f103 0210 	add.w	r2, r3, #16
    8df0:	e942 5504 	strd	r5, r5, [r2, #-16]
    8df4:	e942 5502 	strd	r5, r5, [r2, #-8]
    8df8:	3210      	adds	r2, #16
    8dfa:	42b2      	cmp	r2, r6
    8dfc:	d1f8      	bne.n	8df0 <memset+0x44>
    8dfe:	f004 040f 	and.w	r4, r4, #15
    8e02:	3701      	adds	r7, #1
    8e04:	2c03      	cmp	r4, #3
    8e06:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    8e0a:	d90d      	bls.n	8e28 <memset+0x7c>
    8e0c:	461e      	mov	r6, r3
    8e0e:	4622      	mov	r2, r4
    8e10:	3a04      	subs	r2, #4
    8e12:	2a03      	cmp	r2, #3
    8e14:	f846 5b04 	str.w	r5, [r6], #4
    8e18:	d8fa      	bhi.n	8e10 <memset+0x64>
    8e1a:	1f22      	subs	r2, r4, #4
    8e1c:	f022 0203 	bic.w	r2, r2, #3
    8e20:	3204      	adds	r2, #4
    8e22:	4413      	add	r3, r2
    8e24:	f004 0403 	and.w	r4, r4, #3
    8e28:	b12c      	cbz	r4, 8e36 <memset+0x8a>
    8e2a:	b2c9      	uxtb	r1, r1
    8e2c:	441c      	add	r4, r3
    8e2e:	f803 1b01 	strb.w	r1, [r3], #1
    8e32:	429c      	cmp	r4, r3
    8e34:	d1fb      	bne.n	8e2e <memset+0x82>
    8e36:	bcf0      	pop	{r4, r5, r6, r7}
    8e38:	4770      	bx	lr
    8e3a:	4614      	mov	r4, r2
    8e3c:	4603      	mov	r3, r0
    8e3e:	e7c5      	b.n	8dcc <memset+0x20>

00008e40 <Reset_Handler>:
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:	

/* Copy the data segment initializers from flash to SRAM */  
  movs	r1, #0
    8e40:	2100      	movs	r1, #0
  b	LoopCopyDataInit
    8e42:	e003      	b.n	8e4c <LoopCopyDataInit>

00008e44 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
    8e44:	4b0a      	ldr	r3, [pc, #40]	; (8e70 <LoopFillZerobss+0x10>)
	ldr	r3, [r3, r1]
    8e46:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
    8e48:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
    8e4a:	3104      	adds	r1, #4

00008e4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
	ldr	r0, =_sdata
    8e4c:	4809      	ldr	r0, [pc, #36]	; (8e74 <LoopFillZerobss+0x14>)
	ldr	r3, =_edata
    8e4e:	4b0a      	ldr	r3, [pc, #40]	; (8e78 <LoopFillZerobss+0x18>)
	adds	r2, r0, r1
    8e50:	1842      	adds	r2, r0, r1
	cmp	r2, r3
    8e52:	429a      	cmp	r2, r3
	bcc	CopyDataInit
    8e54:	d3f6      	bcc.n	8e44 <CopyDataInit>
	ldr	r2, =_sbss
    8e56:	4a09      	ldr	r2, [pc, #36]	; (8e7c <LoopFillZerobss+0x1c>)
	b	LoopFillZerobss
    8e58:	e002      	b.n	8e60 <LoopFillZerobss>

00008e5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
	movs	r3, #0
    8e5a:	2300      	movs	r3, #0
	str	r3, [r2], #4
    8e5c:	f842 3b04 	str.w	r3, [r2], #4

00008e60 <LoopFillZerobss>:
    
LoopFillZerobss:
	ldr	r3, = _ebss
    8e60:	4b07      	ldr	r3, [pc, #28]	; (8e80 <LoopFillZerobss+0x20>)
	cmp	r2, r3
    8e62:	429a      	cmp	r2, r3
	bcc	FillZerobss
    8e64:	d3f9      	bcc.n	8e5a <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit 	
    8e66:	f7f7 fb13 	bl	490 <SystemInit>
/* Call the application's entry point.*/
	bl	main
    8e6a:	f7f7 f9c7 	bl	1fc <main>
	bx	lr    
    8e6e:	4770      	bx	lr
	ldr	r3, =_sidata
    8e70:	00008ef1 	.word	0x00008ef1
	ldr	r0, =_sdata
    8e74:	20000000 	.word	0x20000000
	ldr	r3, =_edata
    8e78:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
    8e7c:	2000002c 	.word	0x2000002c
	ldr	r3, = _ebss
    8e80:	20004538 	.word	0x20004538

00008e84 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
    8e84:	e7fe      	b.n	8e84 <ADC1_2_IRQHandler>
    8e86:	0000      	movs	r0, r0
    8e88:	2044454c 	.word	0x2044454c
    8e8c:	73616c46 	.word	0x73616c46
    8e90:	00000068 	.word	0x00000068
    8e94:	33323130 	.word	0x33323130
    8e98:	37363534 	.word	0x37363534
    8e9c:	62613938 	.word	0x62613938
    8ea0:	66656463 	.word	0x66656463
    8ea4:	6a696867 	.word	0x6a696867
    8ea8:	6e6d6c6b 	.word	0x6e6d6c6b
    8eac:	7271706f 	.word	0x7271706f
    8eb0:	76757473 	.word	0x76757473
    8eb4:	7a797877 	.word	0x7a797877
    8eb8:	00000000 	.word	0x00000000
    8ebc:	33323130 	.word	0x33323130
    8ec0:	37363534 	.word	0x37363534
    8ec4:	42413938 	.word	0x42413938
    8ec8:	46454443 	.word	0x46454443
    8ecc:	4a494847 	.word	0x4a494847
    8ed0:	4e4d4c4b 	.word	0x4e4d4c4b
    8ed4:	5251504f 	.word	0x5251504f
    8ed8:	56555453 	.word	0x56555453
    8edc:	5a595857 	.word	0x5a595857
    8ee0:	00000000 	.word	0x00000000
    8ee4:	4c554e3c 	.word	0x4c554e3c
    8ee8:	00003e4c 	.word	0x00003e4c
    8eec:	454c4449 	.word	0x454c4449
	...
