library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity Lab5_1 is
generic (N : integer := 8);
	port(	clk		: in std_logic;
			clear	: in std_logic;
			load	: in std_logic;
			lr_sel	: in std_logic;
			di		: in std_logic_vector(N-1 downto 0);
			sdi		: in std_logic;
			qo		: buffer std_logic_vector(N-1 downto 0)
	);
end;