# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final.srcs/sources_1/new/Binary_Adder_Substractor_8bit.vhd" \
"../../../../Final.srcs/sources_1/new/Full_Adder.vhd" \
"../../../../Final.srcs/sources_1/new/calculator_top.vhd" \
"../../../../Final.srcs/sim_1/new/Test_Bench.vhd" \

# Do not sort compile order
nosort
