#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue May 13 23:05:55 2025
# Process ID: 19472
# Current directory: /home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/regsiter_project/regsiter_project.runs/synth_1
# Command line: vivado -log register_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source register_test.tcl
# Log file: /home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/regsiter_project/regsiter_project.runs/synth_1/register_test.vds
# Journal file: /home/paulocezar/Documentos/HDVL_projects/SystemVerilog---Overview-Labs/Lab-1 - Modeling a simple Register/regsiter_project/regsiter_project.runs/synth_1/vivado.jou
# Running On        :N305-3059465
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.2 LTS
# Processor Detail  :AMD Ryzen 5 PRO 7530U with Radeon Graphics
# CPU Frequency     :1397.189 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16134 MB
# Swap memory       :4294 MB
# Total Virtual     :20429 MB
# Available Virtual :11515 MB
#-----------------------------------------------------------
source register_test.tcl -notrace
