#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 24 15:01:40 2022
# Process ID: 22336
# Current directory: C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.runs/synth_1
# Command line: vivado.exe -log adder16bit2bitfa.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder16bit2bitfa.tcl
# Log file: C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.runs/synth_1/adder16bit2bitfa.vds
# Journal file: C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source adder16bit2bitfa.tcl -notrace
Command: synth_design -top adder16bit2bitfa -part xc7a35tcpg236-1 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 721.473 ; gain = 176.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder16bit2bitfa' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:13]
	Parameter N bound to: 16 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'gen_sync_ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_sync_ff.vhdl:4' bound to instance 'A_FF' of component 'gen_sync_ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:54]
INFO: [Synth 8-638] synthesizing module 'gen_sync_ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_sync_ff.vhdl:11]
	Parameter N bound to: 16 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gen_ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:4' bound to instance 'gen_ff0' of component 'gen_ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_sync_ff.vhdl:34]
INFO: [Synth 8-638] synthesizing module 'gen_ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:11]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:10]
INFO: [Synth 8-256] done synthesizing module 'ff' (1#1) [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:10]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'ff0' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'gen_ff' (2#1) [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:11]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gen_ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:4' bound to instance 'gen_ff0' of component 'gen_ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_sync_ff.vhdl:34]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gen_ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:4' bound to instance 'gen_ff0' of component 'gen_ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_sync_ff.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'gen_sync_ff' (3#1) [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_sync_ff.vhdl:11]
	Parameter N bound to: 16 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'gen_sync_ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_sync_ff.vhdl:4' bound to instance 'B_FF' of component 'gen_sync_ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:58]
INFO: [Synth 8-3491] module 'fulladder2bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:4' bound to instance 'fulladder2bitgen' of component 'fulladder2bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fulladder2bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:12]
INFO: [Synth 8-3491] module 'fulladder1bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder1bit.vhdl:4' bound to instance 'fulladder1bit0' of component 'fulladder1bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:29]
INFO: [Synth 8-638] synthesizing module 'fulladder1bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder1bit.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'fulladder1bit' (4#1) [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder1bit.vhdl:12]
INFO: [Synth 8-3491] module 'fulladder1bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder1bit.vhdl:4' bound to instance 'fulladder1bit1' of component 'fulladder1bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'fulladder2bit' (5#1) [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:12]
INFO: [Synth 8-3491] module 'fulladder2bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:4' bound to instance 'fulladder2bitgen' of component 'fulladder2bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:66]
INFO: [Synth 8-3491] module 'fulladder2bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:4' bound to instance 'fulladder2bitgen' of component 'fulladder2bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:66]
INFO: [Synth 8-3491] module 'fulladder2bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:4' bound to instance 'fulladder2bitgen' of component 'fulladder2bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:66]
INFO: [Synth 8-3491] module 'fulladder2bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:4' bound to instance 'fulladder2bitgen' of component 'fulladder2bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:66]
INFO: [Synth 8-3491] module 'fulladder2bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:4' bound to instance 'fulladder2bitgen' of component 'fulladder2bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:66]
INFO: [Synth 8-3491] module 'fulladder2bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:4' bound to instance 'fulladder2bitgen' of component 'fulladder2bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:66]
INFO: [Synth 8-3491] module 'fulladder2bit' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/fulladder2bit.vhd:4' bound to instance 'fulladder2bitgen' of component 'fulladder2bit' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:66]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gen_ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/gen_ff.vhdl:4' bound to instance 'S_FF' of component 'gen_ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:78]
INFO: [Synth 8-3491] module 'ff' declared at 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/ff.vhdl:4' bound to instance 'CO_FF' of component 'ff' [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'adder16bit2bitfa' (6#1) [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/sources_1/imports/hdl/adder16bit2bitfa.vhd:13]
WARNING: [Synth 8-3331] design adder16bit2bitfa has unconnected port RESET
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 785.953 ; gain = 241.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 785.953 ; gain = 241.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 785.953 ; gain = 241.461
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/constrs_1/imports/constraints/adder16bit2bitfa.xdc]
Finished Parsing XDC File [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/constrs_1/imports/constraints/adder16bit2bitfa.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/constrs_1/imports/constraints/adder16bit2bitfa.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder16bit2bitfa_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder16bit2bitfa_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/constrs_1/imports/constraints/io.xdc]
Finished Parsing XDC File [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/constrs_1/imports/constraints/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.srcs/constrs_1/imports/constraints/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder16bit2bitfa_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder16bit2bitfa_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 913.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 913.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 113   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design adder16bit2bitfa has unconnected port RESET
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     8|
|4     |LUT4 |     1|
|5     |LUT5 |    12|
|6     |LUT6 |     2|
|7     |FDRE |   113|
|8     |IBUF |    33|
|9     |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   188|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 913.062 ; gain = 368.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 913.062 ; gain = 241.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 913.062 ; gain = 368.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 914.051 ; gain = 619.305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenna/Documents/Github/PROGH2/Week_3_Deel_2/Week_3_Deel_2.runs/synth_1/adder16bit2bitfa.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder16bit2bitfa_utilization_synth.rpt -pb adder16bit2bitfa_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 24 15:02:05 2022...
