package soc

import _ "unsafe"

const PMU_HP_ACTIVE_VDD_SPI_PD_EN_S = 21
const PMU_HP_ACTIVE_HP_MEM_DSLP_S = 22
const PMU_HP_ACTIVE_PD_HP_MEM_PD_EN_S = 23
const PMU_HP_ACTIVE_PD_HP_WIFI_PD_EN_S = 27
const PMU_HP_ACTIVE_PD_HP_CPU_PD_EN_S = 29
const PMU_HP_ACTIVE_PD_HP_AON_PD_EN_S = 30
const PMU_HP_ACTIVE_PD_TOP_PD_EN_S = 31
const PMU_HP_ACTIVE_DIG_ICG_FUNC_EN_S = 0
const PMU_HP_ACTIVE_DIG_ICG_APB_EN_S = 0
const PMU_HP_ACTIVE_DIG_ICG_MODEM_CODE_S = 30
const PMU_HP_ACTIVE_UART_WAKEUP_EN_S = 24
const PMU_HP_ACTIVE_LP_PAD_HOLD_ALL_S = 25
const PMU_HP_ACTIVE_HP_PAD_HOLD_ALL_S = 26
const PMU_HP_ACTIVE_DIG_PAD_SLP_SEL_S = 27
const PMU_HP_ACTIVE_DIG_PAUSE_WDT_S = 28
const PMU_HP_ACTIVE_DIG_CPU_STALL_S = 29
const PMU_HP_ACTIVE_I2C_ISO_EN_S = 26
const PMU_HP_ACTIVE_I2C_RETENTION_S = 27
const PMU_HP_ACTIVE_XPD_BB_I2C_S = 28
const PMU_HP_ACTIVE_XPD_BBPLL_I2C_S = 29
const PMU_HP_ACTIVE_XPD_BBPLL_S = 30
const PMU_HP_ACTIVE_XPD_TRX_S = 24
const PMU_HP_ACTIVE_XPD_BIAS_S = 25
const PMU_HP_ACTIVE_PD_CUR_S = 30
const PMU_HP_ACTIVE_BIAS_SLEEP_S = 31
const PMU_HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE_S = 4
const PMU_HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE_S = 6
const PMU_HP_ACTIVE_RETENTION_MODE_S = 10
const PMU_HP_SLEEP2ACTIVE_RETENTION_EN_S = 11
const PMU_HP_MODEM2ACTIVE_RETENTION_EN_S = 12
const PMU_HP_SLEEP2ACTIVE_BACKUP_CLK_SEL_S = 14
const PMU_HP_MODEM2ACTIVE_BACKUP_CLK_SEL_S = 16
const PMU_HP_SLEEP2ACTIVE_BACKUP_MODE_S = 20
const PMU_HP_MODEM2ACTIVE_BACKUP_MODE_S = 23
const PMU_HP_SLEEP2ACTIVE_BACKUP_EN_S = 29
const PMU_HP_MODEM2ACTIVE_BACKUP_EN_S = 30
const PMU_HP_ACTIVE_BACKUP_ICG_FUNC_EN_S = 0
const PMU_HP_ACTIVE_DIG_SYS_CLK_NO_DIV_S = 26
const PMU_HP_ACTIVE_ICG_SYS_CLOCK_EN_S = 27
const PMU_HP_ACTIVE_SYS_CLK_SLP_SEL_S = 28
const PMU_HP_ACTIVE_ICG_SLP_SEL_S = 29
const PMU_HP_ACTIVE_DIG_SYS_CLK_SEL_S = 30
const PMU_HP_ACTIVE_HP_POWER_DET_BYPASS_S = 0
const PMU_LP_DBIAS_VOL_S = 4
const PMU_HP_DBIAS_VOL_S = 9
const PMU_DIG_REGULATOR0_DBIAS_SEL_S = 14
const PMU_DIG_DBIAS_INIT_S = 15
const PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_S = 16
const PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_S = 17
const PMU_HP_ACTIVE_HP_REGULATOR_XPD_S = 18
const PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS_S = 19
const PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS_S = 23
const PMU_HP_ACTIVE_HP_REGULATOR_DBIAS_S = 27
const PMU_HP_ACTIVE_HP_REGULATOR_DRV_B_S = 8
const PMU_HP_ACTIVE_XPD_XTAL_S = 31
const PMU_HP_MODEM_VDD_SPI_PD_EN_S = 21
const PMU_HP_MODEM_HP_MEM_DSLP_S = 22
const PMU_HP_MODEM_PD_HP_MEM_PD_EN_S = 23
const PMU_HP_MODEM_PD_HP_WIFI_PD_EN_S = 27
const PMU_HP_MODEM_PD_HP_CPU_PD_EN_S = 29
const PMU_HP_MODEM_PD_HP_AON_PD_EN_S = 30
const PMU_HP_MODEM_PD_TOP_PD_EN_S = 31
const PMU_HP_MODEM_DIG_ICG_FUNC_EN_S = 0
const PMU_HP_MODEM_DIG_ICG_APB_EN_S = 0
const PMU_HP_MODEM_DIG_ICG_MODEM_CODE_S = 30
const PMU_HP_MODEM_UART_WAKEUP_EN_S = 24
const PMU_HP_MODEM_LP_PAD_HOLD_ALL_S = 25
const PMU_HP_MODEM_HP_PAD_HOLD_ALL_S = 26
const PMU_HP_MODEM_DIG_PAD_SLP_SEL_S = 27
const PMU_HP_MODEM_DIG_PAUSE_WDT_S = 28
const PMU_HP_MODEM_DIG_CPU_STALL_S = 29
const PMU_HP_MODEM_I2C_ISO_EN_S = 26
const PMU_HP_MODEM_I2C_RETENTION_S = 27
const PMU_HP_MODEM_XPD_BB_I2C_S = 28
const PMU_HP_MODEM_XPD_BBPLL_I2C_S = 29
const PMU_HP_MODEM_XPD_BBPLL_S = 30
const PMU_HP_MODEM_XPD_TRX_S = 24
const PMU_HP_MODEM_XPD_BIAS_S = 25
const PMU_HP_MODEM_PD_CUR_S = 30
const PMU_HP_MODEM_BIAS_SLEEP_S = 31
const PMU_HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE_S = 4
const PMU_HP_MODEM_RETENTION_MODE_S = 10
const PMU_HP_SLEEP2MODEM_RETENTION_EN_S = 11
const PMU_HP_SLEEP2MODEM_BACKUP_CLK_SEL_S = 14
const PMU_HP_SLEEP2MODEM_BACKUP_MODE_S = 20
const PMU_HP_SLEEP2MODEM_BACKUP_EN_S = 29
const PMU_HP_MODEM_BACKUP_ICG_FUNC_EN_S = 0
const PMU_HP_MODEM_DIG_SYS_CLK_NO_DIV_S = 26
const PMU_HP_MODEM_ICG_SYS_CLOCK_EN_S = 27
const PMU_HP_MODEM_SYS_CLK_SLP_SEL_S = 28
const PMU_HP_MODEM_ICG_SLP_SEL_S = 29
const PMU_HP_MODEM_DIG_SYS_CLK_SEL_S = 30
const PMU_HP_MODEM_HP_POWER_DET_BYPASS_S = 0
const PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_XPD_S = 16
const PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD_S = 17
const PMU_HP_MODEM_HP_REGULATOR_XPD_S = 18
const PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS_S = 19
const PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS_S = 23
const PMU_HP_MODEM_HP_REGULATOR_DBIAS_S = 27
const PMU_HP_MODEM_HP_REGULATOR_DRV_B_S = 8
const PMU_HP_MODEM_XPD_XTAL_S = 31
const PMU_HP_SLEEP_VDD_SPI_PD_EN_S = 21
const PMU_HP_SLEEP_HP_MEM_DSLP_S = 22
const PMU_HP_SLEEP_PD_HP_MEM_PD_EN_S = 23
const PMU_HP_SLEEP_PD_HP_WIFI_PD_EN_S = 27
const PMU_HP_SLEEP_PD_HP_CPU_PD_EN_S = 29
const PMU_HP_SLEEP_PD_HP_AON_PD_EN_S = 30
const PMU_HP_SLEEP_PD_TOP_PD_EN_S = 31
const PMU_HP_SLEEP_DIG_ICG_FUNC_EN_S = 0
const PMU_HP_SLEEP_DIG_ICG_APB_EN_S = 0
const PMU_HP_SLEEP_DIG_ICG_MODEM_CODE_S = 30
const PMU_HP_SLEEP_UART_WAKEUP_EN_S = 24
const PMU_HP_SLEEP_LP_PAD_HOLD_ALL_S = 25
const PMU_HP_SLEEP_HP_PAD_HOLD_ALL_S = 26
const PMU_HP_SLEEP_DIG_PAD_SLP_SEL_S = 27
const PMU_HP_SLEEP_DIG_PAUSE_WDT_S = 28
const PMU_HP_SLEEP_DIG_CPU_STALL_S = 29
const PMU_HP_SLEEP_I2C_ISO_EN_S = 26
const PMU_HP_SLEEP_I2C_RETENTION_S = 27
const PMU_HP_SLEEP_XPD_BB_I2C_S = 28
const PMU_HP_SLEEP_XPD_BBPLL_I2C_S = 29
const PMU_HP_SLEEP_XPD_BBPLL_S = 30
const PMU_HP_SLEEP_XPD_TRX_S = 24
const PMU_HP_SLEEP_XPD_BIAS_S = 25
const PMU_HP_SLEEP_PD_CUR_S = 30
const PMU_HP_SLEEP_BIAS_SLEEP_S = 31
const PMU_HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE_S = 6
const PMU_HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE_S = 8
const PMU_HP_SLEEP_RETENTION_MODE_S = 10
const PMU_HP_MODEM2SLEEP_RETENTION_EN_S = 12
const PMU_HP_ACTIVE2SLEEP_RETENTION_EN_S = 13
const PMU_HP_MODEM2SLEEP_BACKUP_CLK_SEL_S = 16
const PMU_HP_ACTIVE2SLEEP_BACKUP_CLK_SEL_S = 18
const PMU_HP_MODEM2SLEEP_BACKUP_MODE_S = 23
const PMU_HP_ACTIVE2SLEEP_BACKUP_MODE_S = 26
const PMU_HP_MODEM2SLEEP_BACKUP_EN_S = 30
const PMU_HP_ACTIVE2SLEEP_BACKUP_EN_S = 31
const PMU_HP_SLEEP_BACKUP_ICG_FUNC_EN_S = 0
const PMU_HP_SLEEP_DIG_SYS_CLK_NO_DIV_S = 26
const PMU_HP_SLEEP_ICG_SYS_CLOCK_EN_S = 27
const PMU_HP_SLEEP_SYS_CLK_SLP_SEL_S = 28
const PMU_HP_SLEEP_ICG_SLP_SEL_S = 29
const PMU_HP_SLEEP_DIG_SYS_CLK_SEL_S = 30
const PMU_HP_SLEEP_HP_POWER_DET_BYPASS_S = 0
const PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_S = 16
const PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_S = 17
const PMU_HP_SLEEP_HP_REGULATOR_XPD_S = 18
const PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS_S = 19
const PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS_S = 23
const PMU_HP_SLEEP_HP_REGULATOR_DBIAS_S = 27
const PMU_HP_SLEEP_HP_REGULATOR_DRV_B_S = 8
const PMU_HP_SLEEP_XPD_XTAL_S = 31
const PMU_HP_SLEEP_LP_REGULATOR_SLP_XPD_S = 21
const PMU_HP_SLEEP_LP_REGULATOR_XPD_S = 22
const PMU_HP_SLEEP_LP_REGULATOR_SLP_DBIAS_S = 23
const PMU_HP_SLEEP_LP_REGULATOR_DBIAS_S = 27
const PMU_HP_SLEEP_LP_REGULATOR_DRV_B_S = 28
const PMU_HP_SLEEP_LP_DCDC_RESERVE_S = 0
const PMU_HP_SLEEP_BOD_SOURCE_SEL_S = 27
const PMU_HP_SLEEP_VDDBAT_MODE_S = 28
const PMU_HP_SLEEP_LP_MEM_DSLP_S = 30
const PMU_HP_SLEEP_PD_LP_PERI_PD_EN_S = 31
const PMU_HP_SLEEP_XPD_LPPLL_S = 27
const PMU_HP_SLEEP_XPD_XTAL32K_S = 28
const PMU_HP_SLEEP_XPD_RC32K_S = 29
const PMU_HP_SLEEP_XPD_FOSC_CLK_S = 30
const PMU_HP_SLEEP_PD_OSC_CLK_S = 31
const PMU_LP_SLEEP_LP_BIAS_RESERVE_S = 0
const PMU_LP_SLEEP_LP_REGULATOR_SLP_XPD_S = 21
const PMU_LP_SLEEP_LP_REGULATOR_XPD_S = 22
const PMU_LP_SLEEP_LP_REGULATOR_SLP_DBIAS_S = 23
const PMU_LP_SLEEP_LP_REGULATOR_DBIAS_S = 27
const PMU_LP_SLEEP_LP_REGULATOR_DRV_B_S = 28
const PMU_LP_SLEEP_XPD_XTAL_S = 31
const PMU_LP_SLEEP_BOD_SOURCE_SEL_S = 27
const PMU_LP_SLEEP_VDDBAT_MODE_S = 28
const PMU_LP_SLEEP_LP_MEM_DSLP_S = 30
const PMU_LP_SLEEP_PD_LP_PERI_PD_EN_S = 31
const PMU_LP_SLEEP_XPD_LPPLL_S = 27
const PMU_LP_SLEEP_XPD_XTAL32K_S = 28
const PMU_LP_SLEEP_XPD_RC32K_S = 29
const PMU_LP_SLEEP_XPD_FOSC_CLK_S = 30
const PMU_LP_SLEEP_PD_OSC_CLK_S = 31
const PMU_LP_SLEEP_XPD_BIAS_S = 25
const PMU_LP_SLEEP_PD_CUR_S = 30
const PMU_LP_SLEEP_BIAS_SLEEP_S = 31
const PMU_TIE_LOW_GLOBAL_BBPLL_ICG_S = 0
const PMU_TIE_LOW_GLOBAL_XTAL_ICG_S = 1
const PMU_TIE_LOW_I2C_RETENTION_S = 2
const PMU_TIE_LOW_XPD_BB_I2C_S = 3
const PMU_TIE_LOW_XPD_BBPLL_I2C_S = 4
const PMU_TIE_LOW_XPD_BBPLL_S = 5
const PMU_TIE_LOW_XPD_XTAL_S = 6
const PMU_TIE_HIGH_GLOBAL_BBPLL_ICG_S = 25
const PMU_TIE_HIGH_GLOBAL_XTAL_ICG_S = 26
const PMU_TIE_HIGH_I2C_RETENTION_S = 27
const PMU_TIE_HIGH_XPD_BB_I2C_S = 28
const PMU_TIE_HIGH_XPD_BBPLL_I2C_S = 29
const PMU_TIE_HIGH_XPD_BBPLL_S = 30
const PMU_TIE_HIGH_XPD_XTAL_S = 31
const PMU_UPDATE_DIG_ICG_SWITCH_S = 28
const PMU_TIE_LOW_ICG_SLP_SEL_S = 29
const PMU_TIE_HIGH_ICG_SLP_SEL_S = 30
const PMU_UPDATE_DIG_SYS_CLK_SEL_S = 31
const PMU_UPDATE_DIG_ICG_FUNC_EN_S = 31
const PMU_UPDATE_DIG_ICG_APB_EN_S = 31
const PMU_UPDATE_DIG_ICG_MODEM_EN_S = 31
const PMU_TIE_LOW_LP_ROOTCLK_SEL_S = 30
const PMU_TIE_HIGH_LP_ROOTCLK_SEL_S = 31
const PMU_TIE_HIGH_LP_PAD_HOLD_ALL_S = 28
const PMU_TIE_LOW_LP_PAD_HOLD_ALL_S = 29
const PMU_TIE_HIGH_HP_PAD_HOLD_ALL_S = 30
const PMU_TIE_LOW_HP_PAD_HOLD_ALL_S = 31
const PMU_TIE_HIGH_I2C_ISO_EN_S = 30
const PMU_TIE_LOW_I2C_ISO_EN_S = 31
const PMU_DG_HP_POWERDOWN_TIMER_S = 5
const PMU_DG_HP_POWERUP_TIMER_S = 14
const PMU_DG_HP_WAIT_TIMER_S = 23
const PMU_DG_LP_POWERDOWN_TIMER_S = 9
const PMU_DG_LP_POWERUP_TIMER_S = 16
const PMU_DG_LP_WAIT_TIMER_S = 23
const PMU_FORCE_TOP_RESET_S = 0
const PMU_FORCE_TOP_ISO_S = 1
const PMU_FORCE_TOP_PU_S = 2
const PMU_FORCE_TOP_NO_RESET_S = 3
const PMU_FORCE_TOP_NO_ISO_S = 4
const PMU_FORCE_TOP_PD_S = 5
const PMU_PD_TOP_MASK_S = 6
const PMU_PD_TOP_PD_MASK_S = 27
const PMU_FORCE_HP_AON_RESET_S = 0
const PMU_FORCE_HP_AON_ISO_S = 1
const PMU_FORCE_HP_AON_PU_S = 2
const PMU_FORCE_HP_AON_NO_RESET_S = 3
const PMU_FORCE_HP_AON_NO_ISO_S = 4
const PMU_FORCE_HP_AON_PD_S = 5
const PMU_PD_HP_AON_MASK_S = 6
const PMU_PD_HP_AON_PD_MASK_S = 27
const PMU_FORCE_HP_CPU_RESET_S = 0
const PMU_FORCE_HP_CPU_ISO_S = 1
const PMU_FORCE_HP_CPU_PU_S = 2
const PMU_FORCE_HP_CPU_NO_RESET_S = 3
const PMU_FORCE_HP_CPU_NO_ISO_S = 4
const PMU_FORCE_HP_CPU_PD_S = 5
const PMU_PD_HP_CPU_MASK_S = 6
const PMU_PD_HP_CPU_PD_MASK_S = 27
const PMU_HP_PERI_RESERVE_S = 0
const PMU_FORCE_HP_WIFI_RESET_S = 0
const PMU_FORCE_HP_WIFI_ISO_S = 1
const PMU_FORCE_HP_WIFI_PU_S = 2
const PMU_FORCE_HP_WIFI_NO_RESET_S = 3
const PMU_FORCE_HP_WIFI_NO_ISO_S = 4
const PMU_FORCE_HP_WIFI_PD_S = 5
const PMU_PD_HP_WIFI_MASK_S = 6
const PMU_PD_HP_WIFI_PD_MASK_S = 27
const PMU_FORCE_LP_PERI_RESET_S = 0
const PMU_FORCE_LP_PERI_ISO_S = 1
const PMU_FORCE_LP_PERI_PU_S = 2
const PMU_FORCE_LP_PERI_NO_RESET_S = 3
const PMU_FORCE_LP_PERI_NO_ISO_S = 4
const PMU_FORCE_LP_PERI_PD_S = 5
const PMU_FORCE_HP_MEM_ISO_S = 0
const PMU_FORCE_HP_MEM_PD_S = 4
const PMU_FORCE_HP_MEM_NO_ISO_S = 24
const PMU_FORCE_HP_MEM_PU_S = 28
const PMU_PD_HP_MEM2_PD_MASK_S = 0
const PMU_PD_HP_MEM1_PD_MASK_S = 5
const PMU_PD_HP_MEM0_PD_MASK_S = 10
const PMU_PD_HP_MEM2_MASK_S = 17
const PMU_PD_HP_MEM1_MASK_S = 22
const PMU_PD_HP_MEM0_MASK_S = 27
const PMU_FORCE_HP_PAD_NO_ISO_ALL_S = 0
const PMU_FORCE_HP_PAD_ISO_ALL_S = 1
const PMU_VDD_SPI_PWR_WAIT_S = 18
const PMU_VDD_SPI_PWR_SW_S = 29
const PMU_VDD_SPI_PWR_SEL_SW_S = 31
const PMU_WAIT_XTL_STABLE_S = 0
const PMU_WAIT_PLL_STABLE_S = 16
const PMU_SLEEP_REQ_S = 31
const PMU_SLEEP_REJECT_ENA_S = 0
const PMU_SLP_REJECT_EN_S = 31
const PMU_WAKEUP_ENA_S = 0
const PMU_LP_MIN_SLP_VAL_S = 0
const PMU_HP_MIN_SLP_VAL_S = 8
const PMU_SLEEP_PRT_SEL_S = 16
const PMU_SLP_REJECT_CAUSE_CLR_S = 31
const PMU_MODEM_WAIT_TARGET_S = 0
const PMU_LP_ANA_WAIT_TARGET_S = 24
const PMU_SOC_WAKEUP_WAIT_S = 0
const PMU_SOC_WAKEUP_WAIT_CFG_S = 30
const PMU_ANA_WAIT_TARGET_S = 16
const PMU_WAKEUP_CAUSE_S = 0
const PMU_REJECT_CAUSE_S = 0
const PMU_I2C_POR_WAIT_TARGET_S = 0
const PMU_MODIFY_ICG_CNTL_WAIT_S = 0
const PMU_SWITCH_ICG_CNTL_WAIT_S = 8
const PMU_POR_DONE_S = 31
const PMU_XPD_PERIF_I2C_S = 27
const PMU_XPD_RFTX_I2C_S = 28
const PMU_XPD_RFRX_I2C_S = 29
const PMU_XPD_RFPLL_S = 30
const PMU_XPD_FORCE_RFPLL_S = 31
const PMU_VDDBAT_MODE_S = 0
const PMU_VDDBAT_SW_UPDATE_S = 31
const PMU_BACKUP_SYS_CLK_NO_DIV_S = 31
const PMU_LP_CPU_EXC_INT_RAW_S = 27
const PMU_SDIO_IDLE_INT_RAW_S = 28
const PMU_SW_INT_RAW_S = 29
const PMU_SOC_SLEEP_REJECT_INT_RAW_S = 30
const PMU_SOC_WAKEUP_INT_RAW_S = 31
const PMU_LP_CPU_EXC_INT_ST_S = 27
const PMU_SDIO_IDLE_INT_ST_S = 28
const PMU_SW_INT_ST_S = 29
const PMU_SOC_SLEEP_REJECT_INT_ST_S = 30
const PMU_SOC_WAKEUP_INT_ST_S = 31
const PMU_LP_CPU_EXC_INT_ENA_S = 27
const PMU_SDIO_IDLE_INT_ENA_S = 28
const PMU_SW_INT_ENA_S = 29
const PMU_SOC_SLEEP_REJECT_INT_ENA_S = 30
const PMU_SOC_WAKEUP_INT_ENA_S = 31
const PMU_LP_CPU_EXC_INT_CLR_S = 27
const PMU_SDIO_IDLE_INT_CLR_S = 28
const PMU_SW_INT_CLR_S = 29
const PMU_SOC_SLEEP_REJECT_INT_CLR_S = 30
const PMU_SOC_WAKEUP_INT_CLR_S = 31
const PMU_LP_CPU_WAKEUP_INT_RAW_S = 20
const PMU_MODEM_SWITCH_ACTIVE_END_INT_RAW_S = 21
const PMU_SLEEP_SWITCH_ACTIVE_END_INT_RAW_S = 22
const PMU_SLEEP_SWITCH_MODEM_END_INT_RAW_S = 23
const PMU_MODEM_SWITCH_SLEEP_END_INT_RAW_S = 24
const PMU_ACTIVE_SWITCH_SLEEP_END_INT_RAW_S = 25
const PMU_MODEM_SWITCH_ACTIVE_START_INT_RAW_S = 26
const PMU_SLEEP_SWITCH_ACTIVE_START_INT_RAW_S = 27
const PMU_SLEEP_SWITCH_MODEM_START_INT_RAW_S = 28
const PMU_MODEM_SWITCH_SLEEP_START_INT_RAW_S = 29
const PMU_ACTIVE_SWITCH_SLEEP_START_INT_RAW_S = 30
const PMU_HP_SW_TRIGGER_INT_RAW_S = 31
const PMU_LP_CPU_WAKEUP_INT_ST_S = 20
const PMU_MODEM_SWITCH_ACTIVE_END_INT_ST_S = 21
const PMU_SLEEP_SWITCH_ACTIVE_END_INT_ST_S = 22
const PMU_SLEEP_SWITCH_MODEM_END_INT_ST_S = 23
const PMU_MODEM_SWITCH_SLEEP_END_INT_ST_S = 24
const PMU_ACTIVE_SWITCH_SLEEP_END_INT_ST_S = 25
const PMU_MODEM_SWITCH_ACTIVE_START_INT_ST_S = 26
const PMU_SLEEP_SWITCH_ACTIVE_START_INT_ST_S = 27
const PMU_SLEEP_SWITCH_MODEM_START_INT_ST_S = 28
const PMU_MODEM_SWITCH_SLEEP_START_INT_ST_S = 29
const PMU_ACTIVE_SWITCH_SLEEP_START_INT_ST_S = 30
const PMU_HP_SW_TRIGGER_INT_ST_S = 31
const PMU_LP_CPU_WAKEUP_INT_ENA_S = 20
const PMU_MODEM_SWITCH_ACTIVE_END_INT_ENA_S = 21
const PMU_SLEEP_SWITCH_ACTIVE_END_INT_ENA_S = 22
const PMU_SLEEP_SWITCH_MODEM_END_INT_ENA_S = 23
const PMU_MODEM_SWITCH_SLEEP_END_INT_ENA_S = 24
const PMU_ACTIVE_SWITCH_SLEEP_END_INT_ENA_S = 25
const PMU_MODEM_SWITCH_ACTIVE_START_INT_ENA_S = 26
const PMU_SLEEP_SWITCH_ACTIVE_START_INT_ENA_S = 27
const PMU_SLEEP_SWITCH_MODEM_START_INT_ENA_S = 28
const PMU_MODEM_SWITCH_SLEEP_START_INT_ENA_S = 29
const PMU_ACTIVE_SWITCH_SLEEP_START_INT_ENA_S = 30
const PMU_HP_SW_TRIGGER_INT_ENA_S = 31
const PMU_LP_CPU_WAKEUP_INT_CLR_S = 20
const PMU_MODEM_SWITCH_ACTIVE_END_INT_CLR_S = 21
const PMU_SLEEP_SWITCH_ACTIVE_END_INT_CLR_S = 22
const PMU_SLEEP_SWITCH_MODEM_END_INT_CLR_S = 23
const PMU_MODEM_SWITCH_SLEEP_END_INT_CLR_S = 24
const PMU_ACTIVE_SWITCH_SLEEP_END_INT_CLR_S = 25
const PMU_MODEM_SWITCH_ACTIVE_START_INT_CLR_S = 26
const PMU_SLEEP_SWITCH_ACTIVE_START_INT_CLR_S = 27
const PMU_SLEEP_SWITCH_MODEM_START_INT_CLR_S = 28
const PMU_MODEM_SWITCH_SLEEP_START_INT_CLR_S = 29
const PMU_ACTIVE_SWITCH_SLEEP_START_INT_CLR_S = 30
const PMU_HP_SW_TRIGGER_INT_CLR_S = 31
const PMU_LP_CPU_WAITI_RDY_S = 0
const PMU_LP_CPU_STALL_RDY_S = 1
const PMU_LP_CPU_FORCE_STALL_S = 18
const PMU_LP_CPU_SLP_WAITI_FLAG_EN_S = 19
const PMU_LP_CPU_SLP_STALL_FLAG_EN_S = 20
const PMU_LP_CPU_SLP_STALL_WAIT_S = 21
const PMU_LP_CPU_SLP_STALL_EN_S = 29
const PMU_LP_CPU_SLP_RESET_EN_S = 30
const PMU_LP_CPU_SLP_BYPASS_INTR_EN_S = 31
const PMU_LP_CPU_WAKEUP_EN_S = 0
const PMU_LP_CPU_SLEEP_REQ_S = 31
const PMU_LP_TRIGGER_HP_S = 30
const PMU_HP_TRIGGER_LP_S = 31
const PMU_DIG_REGULATOR_EN_CAL_S = 31
const PMU_MAIN_LAST_ST_STATE_S = 11
const PMU_MAIN_TAR_ST_STATE_S = 18
const PMU_MAIN_CUR_ST_STATE_S = 25
const PMU_BACKUP_ST_STATE_S = 13
const PMU_LP_PWR_ST_STATE_S = 18
const PMU_HP_PWR_ST_STATE_S = 23
const PMU_STABLE_XPD_BBPLL_STATE_S = 0
const PMU_STABLE_XPD_XTAL_STATE_S = 1
const PMU_SYS_CLK_SLP_SEL_STATE_S = 15
const PMU_SYS_CLK_SEL_STATE_S = 16
const PMU_SYS_CLK_NO_DIV_STATE_S = 18
const PMU_ICG_SYS_CLK_EN_STATE_S = 19
const PMU_ICG_MODEM_SWITCH_STATE_S = 20
const PMU_ICG_MODEM_CODE_STATE_S = 21
const PMU_ICG_SLP_SEL_STATE_S = 23
const PMU_ICG_GLOBAL_XTAL_STATE_S = 24
const PMU_ICG_GLOBAL_PLL_STATE_S = 25
const PMU_ANA_I2C_ISO_EN_STATE_S = 26
const PMU_ANA_I2C_RETENTION_STATE_S = 27
const PMU_ANA_XPD_BB_I2C_STATE_S = 28
const PMU_ANA_XPD_BBPLL_I2C_STATE_S = 29
const PMU_ANA_XPD_BBPLL_STATE_S = 30
const PMU_ANA_XPD_XTAL_STATE_S = 31
const PMU_ICG_FUNC_EN_STATE_S = 0
const PMU_ICG_APB_EN_STATE_S = 0
const PMU_STABLE_VDD_SPI_PWR_DRV_S = 31
const PMU_PMU_DATE_S = 0
const PMU_CLK_EN_S = 31
