Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sun Dec  5 16:01:19 2021
| Host             : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.676        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.552        |
| Device Static (W)        | 0.124        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.7         |
| Junction Temperature (C) | 44.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        5 |       --- |             --- |
| Slice Logic              |     0.006 |    22906 |       --- |             --- |
|   LUT as Logic           |     0.005 |     6671 |     17600 |           37.90 |
|   Register               |    <0.001 |    13090 |     35200 |           37.19 |
|   CARRY4                 |    <0.001 |      148 |      4400 |            3.36 |
|   F7/F8 Muxes            |    <0.001 |     1253 |     17600 |            7.12 |
|   LUT as Shift Register  |    <0.001 |      215 |      6000 |            3.58 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |      636 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       18 |      6000 |            0.30 |
| Signals                  |     0.011 |    17486 |       --- |             --- |
| Block RAM                |     0.004 |        9 |        60 |           15.00 |
| PLL                      |     0.109 |        1 |         2 |           50.00 |
| I/O                      |     0.003 |       35 |       100 |           35.00 |
| PS7                      |     1.404 |        1 |       --- |             --- |
| Static Power             |     0.124 |          |           |                 |
| Total                    |     1.676 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.053 |       0.045 |      0.007 |
| Vccaux    |       1.800 |     0.063 |       0.055 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.722 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                                      | Constraint (ns) |
+------------+---------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                   |            10.0 |
| clkfbout   | system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkfbout |            50.0 |
| clkout0    | system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0  |            81.4 |
+------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                           | Power (W) |
+------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                 |     1.552 |
|   IIC_scl_iobuf                                                                                |     0.000 |
|   IIC_sda_iobuf                                                                                |     0.000 |
|   nolabel_line239                                                                              |     0.009 |
|     Address_Logic                                                                              |    <0.001 |
|     CODEC_Reciever                                                                             |    <0.001 |
|       LATCH2                                                                                   |    <0.001 |
|     PCM_TX                                                                                     |    <0.001 |
|       Clock_Divider                                                                            |    <0.001 |
|         nolabel_line47                                                                         |    <0.001 |
|       FIFO_A                                                                                   |    <0.001 |
|       FIFO_B                                                                                   |    <0.001 |
|       FIFO_C                                                                                   |    <0.001 |
|       FIFO_D                                                                                   |    <0.001 |
|       FIFO_E                                                                                   |    <0.001 |
|       FIFO_F                                                                                   |    <0.001 |
|       FIFO_G                                                                                   |    <0.001 |
|       FIFO_H                                                                                   |    <0.001 |
|     SigBuff                                                                                    |     0.007 |
|     SineROM                                                                                    |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         inst_blk_mem_gen                                                                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|             valid.cstr                                                                         |    <0.001 |
|               ramloop[0].ram.r                                                                 |    <0.001 |
|                 prim_init.ram                                                                  |    <0.001 |
|     nolabel_line154                                                                            |     0.001 |
|       Parallel_RAM                                                                             |    <0.001 |
|       Tapper                                                                                   |    <0.001 |
|   system_i                                                                                     |     1.539 |
|     axi_dma_0                                                                                  |     0.007 |
|       U0                                                                                       |     0.007 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                         |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                              |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                   |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                 |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                         |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                              |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                   |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                 |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                   |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                        |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                               |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                               |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                      |     0.006 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                    |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                   |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                        |    <0.001 |
|               I_DATA_FIFO                                                                      |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                    |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                         |    <0.001 |
|                     xpm_fifo_base_inst                                                         |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                      |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                          |    <0.001 |
|                       rdp_inst                                                                 |    <0.001 |
|                       rdpp1_inst                                                               |    <0.001 |
|                       rst_d1_inst                                                              |    <0.001 |
|                       wrp_inst                                                                 |    <0.001 |
|                       wrpp1_inst                                                               |    <0.001 |
|                       xpm_fifo_rst_inst                                                        |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|             I_ADDR_CNTL                                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_CMD_STATUS                                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                               |    <0.001 |
|               I_CMD_FIFO                                                                       |    <0.001 |
|             I_MSTR_PCC                                                                         |    <0.001 |
|               I_STRT_STRB_GEN                                                                  |    <0.001 |
|             I_RD_DATA_CNTL                                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                  |    <0.001 |
|             I_RESET                                                                            |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                    |     0.004 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                              |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                            |    <0.001 |
|               I_DATA_FIFO                                                                      |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                    |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                         |    <0.001 |
|                     xpm_fifo_base_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                          |    <0.001 |
|                       rdp_inst                                                                 |    <0.001 |
|                       rdpp1_inst                                                               |    <0.001 |
|                       rst_d1_inst                                                              |    <0.001 |
|                       wrp_inst                                                                 |    <0.001 |
|                       wrpp1_inst                                                               |    <0.001 |
|                       xpm_fifo_rst_inst                                                        |    <0.001 |
|               I_XD_FIFO                                                                        |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                         |    <0.001 |
|                     xpm_fifo_base_inst                                                         |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                      |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                              |    <0.001 |
|                       rdp_inst                                                                 |    <0.001 |
|                       rdpp1_inst                                                               |    <0.001 |
|                       rst_d1_inst                                                              |    <0.001 |
|                       wrp_inst                                                                 |    <0.001 |
|                       wrpp1_inst                                                               |    <0.001 |
|                       xpm_fifo_rst_inst                                                        |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                              |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                             |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                               |     0.001 |
|                 I_MSSAI_SKID_BUF                                                               |    <0.001 |
|                 I_TSTRB_FIFO                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                       DYNSHREG_F_I                                                             |    <0.001 |
|                 SLICE_INSERTION                                                                |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_ADDR_CNTL                                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_CMD_STATUS                                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                               |    <0.001 |
|               I_CMD_FIFO                                                                       |    <0.001 |
|             I_RESET                                                                            |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                               |    <0.001 |
|             I_WR_DATA_CNTL                                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                  |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|         I_RST_MODULE                                                                           |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                           |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                           |    <0.001 |
|           REG_HRD_RST                                                                          |    <0.001 |
|           REG_HRD_RST_OUT                                                                      |    <0.001 |
|     axi_gpio_0                                                                                 |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                     |    <0.001 |
|         gpio_core_1                                                                            |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                          |    <0.001 |
|     axi_iic_0                                                                                  |     0.002 |
|       U0                                                                                       |     0.002 |
|         X_IIC                                                                                  |     0.002 |
|           DYN_MASTER_I                                                                         |    <0.001 |
|           FILTER_I                                                                             |    <0.001 |
|             SCL_DEBOUNCE                                                                       |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                |    <0.001 |
|             SDA_DEBOUNCE                                                                       |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                |    <0.001 |
|           IIC_CONTROL_I                                                                        |    <0.001 |
|             BITCNT                                                                             |    <0.001 |
|             CLKCNT                                                                             |    <0.001 |
|             I2CDATA_REG                                                                        |    <0.001 |
|             I2CHEADER_REG                                                                      |    <0.001 |
|             SETUP_CNT                                                                          |    <0.001 |
|           READ_FIFO_I                                                                          |    <0.001 |
|           REG_INTERFACE_I                                                                      |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                    |    <0.001 |
|           WRITE_FIFO_I                                                                         |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                      |    <0.001 |
|             AXI_LITE_IPIF_I                                                                    |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                               |    <0.001 |
|                 I_DECODER                                                                      |    <0.001 |
|             X_INTERRUPT_CONTROL                                                                |    <0.001 |
|             X_SOFT_RESET                                                                       |    <0.001 |
|     axi_mem_intercon                                                                           |     0.004 |
|       m00_couplers                                                                             |     0.001 |
|         auto_pc                                                                                |     0.001 |
|           inst                                                                                 |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                       |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                              |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                        |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     fifo_gen_inst                                                              |    <0.001 |
|                       inst_fifo_gen                                                            |    <0.001 |
|                         gconvfifo.rf                                                           |    <0.001 |
|                           grf.rf                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                               gr1.gr1_int.rfwft                                                |    <0.001 |
|                               grss.rsts                                                        |    <0.001 |
|                               rpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                               gwss.wsts                                                        |    <0.001 |
|                               wpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.mem                                              |    <0.001 |
|                               gdm.dm_gen.dm                                                    |    <0.001 |
|                                 RAM_reg_0_31_0_0                                               |    <0.001 |
|                             rstblk                                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst              |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                            |    <0.001 |
|               USE_WRITE.write_addr_inst                                                        |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                           |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     fifo_gen_inst                                                              |    <0.001 |
|                       inst_fifo_gen                                                            |    <0.001 |
|                         gconvfifo.rf                                                           |    <0.001 |
|                           grf.rf                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                               gr1.gr1_int.rfwft                                                |    <0.001 |
|                               grss.rsts                                                        |    <0.001 |
|                               rpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                               gwss.wsts                                                        |    <0.001 |
|                               wpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.mem                                              |    <0.001 |
|                               gdm.dm_gen.dm                                                    |    <0.001 |
|                                 RAM_reg_0_31_0_4                                               |    <0.001 |
|                             rstblk                                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst              |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                      |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     fifo_gen_inst                                                              |    <0.001 |
|                       inst_fifo_gen                                                            |    <0.001 |
|                         gconvfifo.rf                                                           |    <0.001 |
|                           grf.rf                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                               gr1.gr1_int.rfwft                                                |    <0.001 |
|                               grss.rsts                                                        |    <0.001 |
|                               rpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                               gwss.wsts                                                        |    <0.001 |
|                               wpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.mem                                              |    <0.001 |
|                               gdm.dm_gen.dm                                                    |    <0.001 |
|                                 RAM_reg_0_31_0_4                                               |    <0.001 |
|                             rstblk                                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst              |    <0.001 |
|               USE_WRITE.write_data_inst                                                        |    <0.001 |
|       s00_couplers                                                                             |    <0.001 |
|         auto_us                                                                                |    <0.001 |
|           inst                                                                                 |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                      |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                           |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                   |    <0.001 |
|               USE_READ.read_addr_inst                                                          |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                        |    <0.001 |
|               si_register_slice_inst                                                           |    <0.001 |
|                 ar.ar_pipe                                                                     |    <0.001 |
|       s01_couplers                                                                             |    <0.001 |
|         auto_us                                                                                |    <0.001 |
|           inst                                                                                 |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                      |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                        |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                        |    <0.001 |
|               si_register_slice_inst                                                           |    <0.001 |
|                 aw.aw_pipe                                                                     |    <0.001 |
|       xbar                                                                                     |     0.001 |
|         inst                                                                                   |     0.001 |
|           gen_samd.crossbar_samd                                                               |     0.001 |
|             addr_arbiter_ar                                                                    |    <0.001 |
|             addr_arbiter_aw                                                                    |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                 |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                       |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                 |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                   |    <0.001 |
|               b.b_pipe                                                                         |    <0.001 |
|               r.r_pipe                                                                         |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                       |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                 |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                   |    <0.001 |
|               b.b_pipe                                                                         |    <0.001 |
|               r.r_pipe                                                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                   |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                     |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                     |    <0.001 |
|               wrouter_aw_fifo                                                                  |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                 |    <0.001 |
|             splitter_aw_mi                                                                     |    <0.001 |
|     d_axi_i2s_audio_0                                                                          |     0.116 |
|       U0                                                                                       |     0.116 |
|         d_axi_i2s_audio_v2_0_AXI_L_inst                                                        |     0.116 |
|           Inst_I2sCtl                                                                          |     0.114 |
|             Inst_Dcm                                                                           |     0.109 |
|             Inst_I2sRxFifo                                                                     |     0.003 |
|               U0                                                                               |     0.003 |
|                 inst_fifo_gen                                                                  |     0.003 |
|                   gconvfifo.rf                                                                 |     0.003 |
|                     grf.rf                                                                     |     0.003 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                         rd_pntr_cdc_inst                                                       |    <0.001 |
|                         wr_pntr_cdc_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gras.rsts                                                              |    <0.001 |
|                           c0                                                                   |     0.000 |
|                           c1                                                                   |     0.000 |
|                         rpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                         gwas.wsts                                                              |    <0.001 |
|                           c1                                                                   |    <0.001 |
|                           c2                                                                   |     0.000 |
|                         wpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                    |     0.003 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                               |     0.003 |
|                           inst_blk_mem_gen                                                     |     0.003 |
|                             gnbram.gnativebmg.native_blk_mem_gen                               |     0.003 |
|                               valid.cstr                                                       |     0.003 |
|                                 ramloop[0].ram.r                                               |    <0.001 |
|                                   prim_noinit.ram                                              |    <0.001 |
|                                 ramloop[1].ram.r                                               |    <0.001 |
|                                   prim_noinit.ram                                              |    <0.001 |
|                                 ramloop[2].ram.r                                               |    <0.001 |
|                                   prim_noinit.ram                                              |    <0.001 |
|                       rstblk                                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|             Inst_I2sRxTx                                                                       |    <0.001 |
|             Inst_I2sTxFifo                                                                     |    <0.001 |
|               U0                                                                               |    <0.001 |
|                 inst_fifo_gen                                                                  |    <0.001 |
|                   gconvfifo.rf                                                                 |    <0.001 |
|                     grf.rf                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                         rd_pntr_cdc_inst                                                       |    <0.001 |
|                         wr_pntr_cdc_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gras.rsts                                                              |    <0.001 |
|                           c0                                                                   |    <0.001 |
|                           c1                                                                   |     0.000 |
|                         rpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                         gwas.wsts                                                              |    <0.001 |
|                           c1                                                                   |     0.000 |
|                           c2                                                                   |     0.000 |
|                         wpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                               |    <0.001 |
|                           inst_blk_mem_gen                                                     |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                               valid.cstr                                                       |    <0.001 |
|                                 ramloop[0].ram.r                                               |    <0.001 |
|                                   prim_noinit.ram                                              |    <0.001 |
|                                 ramloop[1].ram.r                                               |    <0.001 |
|                                   prim_noinit.ram                                              |    <0.001 |
|                                 ramloop[2].ram.r                                               |    <0.001 |
|                                   prim_noinit.ram                                              |    <0.001 |
|                       rstblk                                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|             Inst_Rst_Sync_RST                                                                  |    <0.001 |
|             Inst_Rst_Sync_TX_RST                                                               |    <0.001 |
|             Inst_Sampling                                                                      |    <0.001 |
|               U0                                                                               |    <0.001 |
|                 inst_fifo_gen                                                                  |    <0.001 |
|                   gconvfifo.rf                                                                 |    <0.001 |
|                     grf.rf                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                         rd_pntr_cdc_inst                                                       |    <0.001 |
|                         wr_pntr_cdc_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                         gras.rsts                                                              |    <0.001 |
|                         rpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                         gwas.wsts                                                              |    <0.001 |
|                         wpntr                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                               |    <0.001 |
|                           inst_blk_mem_gen                                                     |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                               valid.cstr                                                       |    <0.001 |
|                                 ramloop[0].ram.r                                               |    <0.001 |
|                                   prim_noinit.ram                                              |    <0.001 |
|                       rstblk                                                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|             Inst_SyncBit_CTL_MM                                                                |    <0.001 |
|             Inst_SyncBit_RX_RS                                                                 |    <0.001 |
|             Inst_SyncBit_Rx_Full                                                               |    <0.001 |
|             Inst_SyncBit_TX_RS                                                                 |    <0.001 |
|             Inst_SyncBit_Tx_Empty                                                              |    <0.001 |
|           Inst_I2sStream                                                                       |    <0.001 |
|     processing_system7_0                                                                       |     1.406 |
|       inst                                                                                     |     1.406 |
|     ps7_0_axi_periph                                                                           |     0.005 |
|       s00_couplers                                                                             |     0.004 |
|         auto_pc                                                                                |     0.004 |
|           inst                                                                                 |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                               |     0.004 |
|               RD.ar_channel_0                                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               RD.r_channel_0                                                                   |    <0.001 |
|                 rd_data_fifo_0                                                                 |    <0.001 |
|                 transaction_fifo_0                                                             |    <0.001 |
|               SI_REG                                                                           |     0.001 |
|                 ar.ar_pipe                                                                     |    <0.001 |
|                 aw.aw_pipe                                                                     |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               WR.aw_channel_0                                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               WR.b_channel_0                                                                   |    <0.001 |
|                 bid_fifo_0                                                                     |    <0.001 |
|                 bresp_fifo_0                                                                   |    <0.001 |
|       xbar                                                                                     |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                             |    <0.001 |
|             addr_arbiter_inst                                                                  |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                       |    <0.001 |
|             reg_slice_r                                                                        |    <0.001 |
|             splitter_ar                                                                        |    <0.001 |
|             splitter_aw                                                                        |    <0.001 |
|     rst_ps7_0_100M                                                                             |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         EXT_LPF                                                                                |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                            |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                            |    <0.001 |
|         SEQ                                                                                    |    <0.001 |
|           SEQ_COUNTER                                                                          |    <0.001 |
|     xlconcat_0                                                                                 |     0.000 |
|     xlconstant_0                                                                               |     0.000 |
+------------------------------------------------------------------------------------------------+-----------+


