
---------- Begin Simulation Statistics ----------
final_tick                               142866893264                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  23153                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730464                       # Number of bytes of host memory used
host_op_rate                                    33537                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   863.83                       # Real time elapsed on the host
host_tick_rate                              165387405                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000006                       # Number of instructions simulated
sim_ops                                      28970368                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.142867                       # Number of seconds simulated
sim_ticks                                142866893264                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4103452                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4818889                       # number of cc regfile writes
system.cpu.committedInsts                    20000006                       # Number of Instructions Simulated
system.cpu.committedOps                      28970368                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              25.695477                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        25.695477                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  16030261                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4702681                       # number of floating regfile writes
system.cpu.idleCycles                          173323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6551                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   814389                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.060030                       # Inst execution rate
system.cpu.iew.exec_refs                     18053640                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15634814                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  372750                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2426108                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               517                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15637159                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            30933927                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2418826                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10799                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30850085                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1014                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             285151793                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  34465                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             285141812                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4576                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1975                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11342851                       # num instructions consuming a value
system.cpu.iew.wb_count                      30238214                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.817374                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9271351                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.058840                       # insts written-back per cycle
system.cpu.iew.wb_sent                       30842970                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 43650948                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9691079                       # number of integer regfile writes
system.cpu.ipc                               0.038917                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.038917                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4776      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10442080     33.84%     33.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   48      0.00%     33.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1783      0.01%     33.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2344461      7.60%     41.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     41.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  50      0.00%     41.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     41.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     41.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     41.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     41.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     41.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1791      0.01%     41.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2890      0.01%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3464      0.01%     41.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1879      0.01%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1238      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               2      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                72610      0.24%     41.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              808260      2.62%     44.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2348556      7.61%     51.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       14826993     48.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30860887                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                19721471                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            39253640                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     18986641                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           20721763                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      198523                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006433                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7983      4.02%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     22      0.01%      4.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    139      0.07%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    7      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    702      0.35%      4.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   453      0.23%      4.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             28710     14.46%     19.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           160505     80.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11333163                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          536404186                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11251573                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12175761                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   30933831                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30860887                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  96                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1963533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1166                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2732243                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     513736366                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.060071                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.429496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           495980425     96.54%     96.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13136931      2.56%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1676624      0.33%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              708085      0.14%     99.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              612731      0.12%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              476394      0.09%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              808998      0.16%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              129853      0.03%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              206325      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       513736366                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.060051                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.loadValPred.constant_verification_unit.constLoadHits      1176911                       # Number of loads marked constant that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.constLoadMisses      1187039                       # Number of loads marked constant that missed in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements      1182214                       # Number of CVU CAM entries replaced
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses      2363950                       # Number of loads marked constant which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses     15032920                       # Number of store instructions which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreHits          766                       # Number of stores that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numStoreMisses     15032154                       # Number of stores that missed in the CVU CAM
system.cpu.loadValPred.numConstLoads          1182857                       # Number of loads classified as constant
system.cpu.loadValPred.numConstLoadsCorrect      1176911                       # Number of constant loads correctly predicted
system.cpu.loadValPred.numConstLoadsMispredicted      1187039                       # Number of constant loads incorrectly predicted
system.cpu.loadValPred.numPredictableLoads      1187114                       # Number of loads classified as predictable
system.cpu.loadValPred.numPredictableLoadsCorrect      1182198                       # Number of loads correctly classified as predictable
system.cpu.loadValPred.numPredictableLoadsIncorrect         2109                       # Number of loads incorrectly classified as predictable
system.cpu.loadValPred.totalLoads             2426108                       # Total loads processed by the Load value predictor
system.cpu.memDep0.conflictingLoads               465                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              550                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2426108                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15637159                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                22038548                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        513909689                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    42                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1833236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3671081                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1837525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3676075                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            582                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  879363                       # Number of BP lookups
system.cpu.branchPred.condPredicted            869201                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5703                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               834048                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  832165                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.774234                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    1985                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1963                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                452                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1511                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          421                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1933035                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5582                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    513471060                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.056421                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.407248                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       496704703     96.73%     96.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        11692803      2.28%     99.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2358398      0.46%     99.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1065830      0.21%     99.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          430350      0.08%     99.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          348525      0.07%     99.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          366469      0.07%     99.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          331416      0.06%     99.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          172566      0.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    513471060                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             20000006                       # Number of instructions committed
system.cpu.commit.opsCommitted               28970368                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    16935800                       # Number of memory references committed
system.cpu.commit.loads                       2250177                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.branches                     774880                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   18350569                       # Number of committed floating point instructions.
system.cpu.commit.integer                    26759825                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  1240                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         2597      0.01%      0.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9821968     33.90%     33.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     33.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         1661      0.01%     33.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      2200825      7.60%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1320      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         1698      0.01%     41.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     41.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2200      0.01%     41.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         1441      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          780      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        47084      0.16%     41.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       747139      2.58%     44.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      2203093      7.60%     51.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite     13938484     48.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     28970368                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        172566                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     14072143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14072143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14072143                       # number of overall hits
system.cpu.dcache.overall_hits::total        14072143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1850007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1850007                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1850007                       # number of overall misses
system.cpu.dcache.overall_misses::total       1850007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 136051747449                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136051747449                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 136051747449                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136051747449                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15922150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15922150                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15922150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15922150                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.116191                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.116191                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.116191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.116191                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73541.206844                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73541.206844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73541.206844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73541.206844                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30307                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          615                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               545                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.609174                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1834305                       # number of writebacks
system.cpu.dcache.writebacks::total           1834305                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12787                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12787                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1837220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1837220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1837220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1837220                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134407801677                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134407801677                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134407801677                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134407801677                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.115388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.115388                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.115388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.115388                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73158.250877                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73158.250877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73158.250877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73158.250877                       # average overall mshr miss latency
system.cpu.dcache.replacements                1836707                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1221009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1221009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    778927922                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    778927922                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1236539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1236539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50156.337540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50156.337540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12783                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12783                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2747                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2747                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    155400610                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    155400610                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56571.026574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56571.026574                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12851134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12851134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1834477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1834477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 135272819527                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 135272819527                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14685611                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14685611                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73739.174450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73739.174450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1834473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1834473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 134252401067                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 134252401067                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73183.089131                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73183.089131                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.914269                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15909362                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1837219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.659480                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            162074                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.914269                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         129214419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        129214419                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1319957                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             508426373                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1134194                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2821377                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  34465                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               795202                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   585                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               31135514                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  2751                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2417883                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15634820                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           482                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        630510                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            4181473                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       22399857                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      879363                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             834602                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     509515846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   70084                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  505                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3437                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   4099317                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2182                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          513736366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.063041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.624680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                507284099     98.74%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   653769      0.13%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   522623      0.10%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1160401      0.23%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   413865      0.08%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1032925      0.20%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   268065      0.05%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   427221      0.08%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1973398      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            513736366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.001711                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.043587                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      4097534                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4097534                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4097534                       # number of overall hits
system.cpu.icache.overall_hits::total         4097534                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1783                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1783                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1783                       # number of overall misses
system.cpu.icache.overall_misses::total          1783                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    116448358                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116448358                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116448358                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116448358                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4099317                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4099317                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4099317                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4099317                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000435                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000435                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65310.352215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65310.352215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65310.352215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65310.352215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          942                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          157                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          818                       # number of writebacks
system.cpu.icache.writebacks::total               818                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          453                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1330                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1330                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1330                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1330                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     89619693                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89619693                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     89619693                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89619693                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000324                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000324                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000324                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000324                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67383.227820                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67383.227820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67383.227820                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67383.227820                       # average overall mshr miss latency
system.cpu.icache.replacements                    818                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4097534                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4097534                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1783                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1783                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116448358                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116448358                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4099317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4099317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65310.352215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65310.352215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     89619693                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89619693                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67383.227820                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67383.227820                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.928721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4098864                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1330                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3081.852632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82844                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.928721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32795866                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32795866                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4099838                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           673                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        4006                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  175928                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  105                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  69                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 951529                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    423                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 142866893264                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  34465                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2490669                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               285600446                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3143                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2783115                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             222824528                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               30997442                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2651                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15470                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1458                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents              222385834                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            19384121                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    85099434                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 43865554                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  14894719                       # Number of floating rename lookups
system.cpu.rename.committedMaps              18059114                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1324983                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      35                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  20125351                       # count of insts added to the skid buffer
system.cpu.rob.reads                        543827120                       # The number of ROB reads
system.cpu.rob.writes                        62072293                       # The number of ROB writes
system.cpu.thread_0.numInsts                 20000006                       # Number of Instructions committed
system.cpu.thread_0.numOps                   28970368                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  671                       # number of demand (read+write) hits
system.l2.demand_hits::total                      704                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data                 671                       # number of overall hits
system.l2.overall_hits::total                     704                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1836549                       # number of demand (read+write) misses
system.l2.demand_misses::total                1837846                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1297                       # number of overall misses
system.l2.overall_misses::.cpu.data           1836549                       # number of overall misses
system.l2.overall_misses::total               1837846                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88297248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 132871575624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     132959872872                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88297248                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 132871575624                       # number of overall miss cycles
system.l2.overall_miss_latency::total    132959872872                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1330                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1837220                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1838550                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1330                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1837220                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1838550                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.975188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999635                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999617                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.975188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999635                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999617                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 68078.063223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72348.505607                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72345.491881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 68078.063223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72348.505607                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72345.491881                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1830385                       # number of writebacks
system.l2.writebacks::total                   1830385                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1836549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1837846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1836549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1837846                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80907920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 122413404616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 122494312536                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80907920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 122413404616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 122494312536                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.975188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999617                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.975188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999617                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62380.817271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66654.036792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66651.021106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62380.817271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66654.036792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66651.021106                       # average overall mshr miss latency
system.l2.replacements                        1833818                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1834305                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1834305                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1834305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1834305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          816                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              816                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          816                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          816                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    72                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1834401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1834401                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 132722019408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  132722019408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1834473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1834473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72351.693773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72351.693773                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1834401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1834401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 122276087030                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122276087030                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66657.228725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66657.228725                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88297248                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88297248                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.975188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 68078.063223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 68078.063223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80907920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80907920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.975188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62380.817271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62380.817271                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    149556216                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    149556216                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.781944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.781944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 69625.798883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69625.798883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    137317586                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    137317586                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.781944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.781944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63928.112663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63928.112663                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4093.188662                       # Cycle average of tags in use
system.l2.tags.total_refs                     3676065                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1837914                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000129                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.090912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.177350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4090.920399                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.998760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999314                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2812                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31246442                       # Number of tag accesses
system.l2.tags.data_accesses                 31246442                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1830385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1836547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000148076396                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       114390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       114390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5427057                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1717077                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1837845                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1830385                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1837845                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1830385                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1837845                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1830385                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1836292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 114282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 114402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 114393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 114410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 114390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 114392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 114391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 114391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 114390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 114390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 114390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 114390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 114390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 114390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       114390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.066439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.010592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.220031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        114376     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        114390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       114390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.052880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           114339     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        114390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               117622080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            117144640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    823.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    819.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  142866871302                       # Total gap between requests
system.mem_ctrls.avgGap                      38947.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        83008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    117539008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    117143296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 581016.343979788828                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 822716903.228256821632                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 819947108.274650812149                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1297                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1836548                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1830385                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33226682                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  55152851644                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3511657828742                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25618.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30030.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1918535.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        83008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    117539072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     117622080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        83008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        83008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    117144640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    117144640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1297                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1836548                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1837845                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1830385                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1830385                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       581016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    822717351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        823298368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       581016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       581016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    819956516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       819956516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    819956516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       581016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    822717351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1643254883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1837844                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1830364                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       114958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       114953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       114933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       114808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       114797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       114779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       114816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       114798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       114851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       114852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       114868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       114813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       114873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       114919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       114865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       114961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       114473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       114515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       114417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       114383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       114357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       114304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       114304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       114338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       114370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       114361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       114370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       114376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       114432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       114492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       114439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       114433                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             20726503326                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            9189220000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        55186078326                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11277.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30027.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1692192                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1701389                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       274626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   854.853714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   746.678899                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   296.270292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         9752      3.55%      3.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6449      2.35%      5.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        22423      8.16%     14.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         6529      2.38%     16.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         4135      1.51%     17.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        17013      6.19%     24.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10131      3.69%     27.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11196      4.08%     31.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       186998     68.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       274626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             117622016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          117143296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              823.297920                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              819.947108                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.84                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       979922160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       520837185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     6560531880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    4776775020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11277414720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  34917639120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25456559520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84489679605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.387393                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  65092001550                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4770480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  73004411714                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       980914620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       521368485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     6561674280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    4777725060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11277414720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  34956984510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25423426560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84499508235                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   591.456189                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  65006466636                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4770480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  73089946628                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3445                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1830385                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2851                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1834400                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1834400                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3445                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      5508926                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      5508926                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5508926                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    234766720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    234766720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               234766720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1837845                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1837845    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1837845                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         12490958960                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9693888164                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              4077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3664690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          818                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1834473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1834472                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1330                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2747                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5511146                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5514624                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       137472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    234977536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              235115008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1833818                       # Total snoops (count)
system.tol2bus.snoopTraffic                 117144640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3672368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000161                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012685                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3671777     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    591      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3672368                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 142866893264                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2042277238                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1109220                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1532240646                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
