Loading plugins phase: Elapsed time ==> 0s.245ms
Initializing data phase: Elapsed time ==> 3s.481ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\Skateboard Motherboard.cyprj -d CY8C5246AXI-054 -s C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\Generated_Source\PSoC5 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.714ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.167ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Skateboard Motherboard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\Skateboard Motherboard.cyprj -dcpsoc3 Skateboard Motherboard.v -verilog
======================================================================

======================================================================
Compiling:  Skateboard Motherboard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\Skateboard Motherboard.cyprj -dcpsoc3 Skateboard Motherboard.v -verilog
======================================================================

======================================================================
Compiling:  Skateboard Motherboard.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\Skateboard Motherboard.cyprj -dcpsoc3 -verilog Skateboard Motherboard.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jun 12 19:22:07 2012


======================================================================
Compiling:  Skateboard Motherboard.v
Program  :   vpp
Options  :    -yv2 -q10 Skateboard Motherboard.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jun 12 19:22:07 2012

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Skateboard Motherboard.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v (line 685, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v (line 705, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1086, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1095, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1352, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1387, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1499, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1555, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1556, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v (line 371, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v (line 377, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Skateboard Motherboard.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\Skateboard Motherboard.cyprj -dcpsoc3 -verilog Skateboard Motherboard.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jun 12 19:22:08 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\codegentemp\Skateboard Motherboard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\codegentemp\Skateboard Motherboard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Skateboard Motherboard.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\Skateboard Motherboard.cyprj -dcpsoc3 -verilog Skateboard Motherboard.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jun 12 19:22:14 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\codegentemp\Skateboard Motherboard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\codegentemp\Skateboard Motherboard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PwmMotor:Net_101\
	\PwmMotor:PWMUDB:ctrl_cmpmode2_2\
	\PwmMotor:PWMUDB:ctrl_cmpmode2_1\
	\PwmMotor:PWMUDB:ctrl_cmpmode2_0\
	\PwmMotor:PWMUDB:ctrl_cmpmode1_2\
	\PwmMotor:PWMUDB:ctrl_cmpmode1_1\
	\PwmMotor:PWMUDB:ctrl_cmpmode1_0\
	\PwmMotor:PWMUDB:capt_rising\
	\PwmMotor:PWMUDB:capt_falling\
	\PwmMotor:PWMUDB:trig_rise\
	\PwmMotor:PWMUDB:trig_fall\
	\PwmMotor:PWMUDB:sc_kill\
	\PwmMotor:PWMUDB:km_run\
	\PwmMotor:PWMUDB:min_kill\
	\PwmMotor:PWMUDB:km_tc\
	\PwmMotor:PWMUDB:db_tc\
	\PwmMotor:PWMUDB:dith_sel\
	\PwmMotor:PWMUDB:compare2\
	Net_46
	Net_47
	\PwmMotor:PWMUDB:MODULE_1:b_31\
	\PwmMotor:PWMUDB:MODULE_1:b_30\
	\PwmMotor:PWMUDB:MODULE_1:b_29\
	\PwmMotor:PWMUDB:MODULE_1:b_28\
	\PwmMotor:PWMUDB:MODULE_1:b_27\
	\PwmMotor:PWMUDB:MODULE_1:b_26\
	\PwmMotor:PWMUDB:MODULE_1:b_25\
	\PwmMotor:PWMUDB:MODULE_1:b_24\
	\PwmMotor:PWMUDB:MODULE_1:b_23\
	\PwmMotor:PWMUDB:MODULE_1:b_22\
	\PwmMotor:PWMUDB:MODULE_1:b_21\
	\PwmMotor:PWMUDB:MODULE_1:b_20\
	\PwmMotor:PWMUDB:MODULE_1:b_19\
	\PwmMotor:PWMUDB:MODULE_1:b_18\
	\PwmMotor:PWMUDB:MODULE_1:b_17\
	\PwmMotor:PWMUDB:MODULE_1:b_16\
	\PwmMotor:PWMUDB:MODULE_1:b_15\
	\PwmMotor:PWMUDB:MODULE_1:b_14\
	\PwmMotor:PWMUDB:MODULE_1:b_13\
	\PwmMotor:PWMUDB:MODULE_1:b_12\
	\PwmMotor:PWMUDB:MODULE_1:b_11\
	\PwmMotor:PWMUDB:MODULE_1:b_10\
	\PwmMotor:PWMUDB:MODULE_1:b_9\
	\PwmMotor:PWMUDB:MODULE_1:b_8\
	\PwmMotor:PWMUDB:MODULE_1:b_7\
	\PwmMotor:PWMUDB:MODULE_1:b_6\
	\PwmMotor:PWMUDB:MODULE_1:b_5\
	\PwmMotor:PWMUDB:MODULE_1:b_4\
	\PwmMotor:PWMUDB:MODULE_1:b_3\
	\PwmMotor:PWMUDB:MODULE_1:b_2\
	\PwmMotor:PWMUDB:MODULE_1:b_1\
	\PwmMotor:PWMUDB:MODULE_1:b_0\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:a_31\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:a_30\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:a_29\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:a_28\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:a_27\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:a_26\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:a_25\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:a_24\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_31\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_30\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_29\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_28\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_27\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_26\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_25\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_24\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_23\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_22\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_21\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_20\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_19\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_18\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_17\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_16\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_15\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_14\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_13\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_12\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_11\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_10\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_9\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_8\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_7\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_6\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_5\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_4\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_3\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_2\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_1\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:b_0\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_31\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_30\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_29\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_28\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_27\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_26\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_25\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_24\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_23\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_22\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_21\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_20\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_19\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_18\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_17\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_16\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_15\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_14\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_13\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_12\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_11\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_10\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_9\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_8\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_7\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_6\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_5\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_4\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_3\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_2\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_48
	Net_45
	\PwmMotor:Net_113\
	\PwmMotor:Net_107\
	\PwmMotor:Net_114\
	\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_105
	\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UartXbee:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UartXbee:BUART:sRX:MODULE_5:lt\
	\UartXbee:BUART:sRX:MODULE_5:eq\
	\UartXbee:BUART:sRX:MODULE_5:gt\
	\UartXbee:BUART:sRX:MODULE_5:gte\
	\UartXbee:BUART:sRX:MODULE_5:lte\
	\PwmPiezo:Net_101\
	\PwmPiezo:PWMUDB:ctrl_cmpmode2_2\
	\PwmPiezo:PWMUDB:ctrl_cmpmode2_1\
	\PwmPiezo:PWMUDB:ctrl_cmpmode2_0\
	\PwmPiezo:PWMUDB:ctrl_cmpmode1_2\
	\PwmPiezo:PWMUDB:ctrl_cmpmode1_1\
	\PwmPiezo:PWMUDB:ctrl_cmpmode1_0\
	\PwmPiezo:PWMUDB:capt_rising\
	\PwmPiezo:PWMUDB:capt_falling\
	\PwmPiezo:PWMUDB:trig_rise\
	\PwmPiezo:PWMUDB:trig_fall\
	\PwmPiezo:PWMUDB:sc_kill\
	\PwmPiezo:PWMUDB:km_run\
	\PwmPiezo:PWMUDB:min_kill\
	\PwmPiezo:PWMUDB:km_tc\
	\PwmPiezo:PWMUDB:db_tc\
	\PwmPiezo:PWMUDB:dith_sel\
	\PwmPiezo:PWMUDB:compare2\
	Net_28
	Net_140
	\PwmPiezo:PWMUDB:MODULE_6:b_31\
	\PwmPiezo:PWMUDB:MODULE_6:b_30\
	\PwmPiezo:PWMUDB:MODULE_6:b_29\
	\PwmPiezo:PWMUDB:MODULE_6:b_28\
	\PwmPiezo:PWMUDB:MODULE_6:b_27\
	\PwmPiezo:PWMUDB:MODULE_6:b_26\
	\PwmPiezo:PWMUDB:MODULE_6:b_25\
	\PwmPiezo:PWMUDB:MODULE_6:b_24\
	\PwmPiezo:PWMUDB:MODULE_6:b_23\
	\PwmPiezo:PWMUDB:MODULE_6:b_22\
	\PwmPiezo:PWMUDB:MODULE_6:b_21\
	\PwmPiezo:PWMUDB:MODULE_6:b_20\
	\PwmPiezo:PWMUDB:MODULE_6:b_19\
	\PwmPiezo:PWMUDB:MODULE_6:b_18\
	\PwmPiezo:PWMUDB:MODULE_6:b_17\
	\PwmPiezo:PWMUDB:MODULE_6:b_16\
	\PwmPiezo:PWMUDB:MODULE_6:b_15\
	\PwmPiezo:PWMUDB:MODULE_6:b_14\
	\PwmPiezo:PWMUDB:MODULE_6:b_13\
	\PwmPiezo:PWMUDB:MODULE_6:b_12\
	\PwmPiezo:PWMUDB:MODULE_6:b_11\
	\PwmPiezo:PWMUDB:MODULE_6:b_10\
	\PwmPiezo:PWMUDB:MODULE_6:b_9\
	\PwmPiezo:PWMUDB:MODULE_6:b_8\
	\PwmPiezo:PWMUDB:MODULE_6:b_7\
	\PwmPiezo:PWMUDB:MODULE_6:b_6\
	\PwmPiezo:PWMUDB:MODULE_6:b_5\
	\PwmPiezo:PWMUDB:MODULE_6:b_4\
	\PwmPiezo:PWMUDB:MODULE_6:b_3\
	\PwmPiezo:PWMUDB:MODULE_6:b_2\
	\PwmPiezo:PWMUDB:MODULE_6:b_1\
	\PwmPiezo:PWMUDB:MODULE_6:b_0\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_31\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_30\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_29\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_28\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_27\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_26\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_25\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_24\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_31\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_30\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_29\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_28\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_27\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_26\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_25\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_24\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_23\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_22\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_21\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_20\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_19\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_18\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_17\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_16\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_15\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_14\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_13\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_12\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_11\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_10\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_9\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_8\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_7\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_6\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_5\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_4\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_3\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_2\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_1\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:b_0\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_31\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_30\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_29\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_28\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_27\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_26\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_25\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_24\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_23\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_22\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_21\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_20\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_19\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_18\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_17\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_16\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_15\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_14\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_13\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_12\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_11\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_10\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_9\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_8\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_7\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_6\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_5\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_4\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_3\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_2\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_58
	Net_57
	\PwmPiezo:Net_113\
	\PwmPiezo:Net_107\
	\PwmPiezo:Net_114\
	\TimerMainTick:Net_260\
	Net_118
	\TimerMainTick:TimerUDB:ctrl_ten\
	\TimerMainTick:TimerUDB:ctrl_cmode_0\
	\TimerMainTick:TimerUDB:ctrl_tmode_1\
	\TimerMainTick:TimerUDB:ctrl_tmode_0\
	\TimerMainTick:TimerUDB:ctrl_ic_1\
	\TimerMainTick:TimerUDB:ctrl_ic_0\
	Net_122
	\TimerMainTick:Net_102\
	\TimerMainTick:Net_266\
	\UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\
	\UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\
	\UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_156
	\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UartDebug:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UartDebug:BUART:sRX:MODULE_10:lt\
	\UartDebug:BUART:sRX:MODULE_10:eq\
	\UartDebug:BUART:sRX:MODULE_10:gt\
	\UartDebug:BUART:sRX:MODULE_10:gte\
	\UartDebug:BUART:sRX:MODULE_10:lte\

    Synthesized names
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 325 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__PinLedOrange_net_0 to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinLedRed_net_0 to tmpOE__PinLedGreen_net_0
Aliasing one to tmpOE__PinLedGreen_net_0
Aliasing \PwmMotor:PWMUDB:hwCapture\ to zero
Aliasing \PwmMotor:PWMUDB:trig_out\ to tmpOE__PinLedGreen_net_0
Aliasing \PwmMotor:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PwmMotor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PwmMotor:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PwmMotor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PwmMotor:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PwmMotor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PwmMotor:PWMUDB:final_kill\ to tmpOE__PinLedGreen_net_0
Aliasing \PwmMotor:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PwmMotor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PwmMotor:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PwmMotor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PwmMotor:PWMUDB:cmp2\ to zero
Aliasing \PwmMotor:PWMUDB:pwm1_i\ to zero
Aliasing \PwmMotor:PWMUDB:pwm2_i\ to zero
Aliasing \PwmMotor:PWMUDB:status_6\ to zero
Aliasing \PwmMotor:PWMUDB:status_4\ to zero
Aliasing \PwmMotor:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PwmMotor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PwmMotor:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PwmMotor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PwmMotor:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PwmMotor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PwmMotor:PWMUDB:cs_addr_2\ to \PwmMotor:PWMUDB:status_2\
Aliasing \PwmMotor:PWMUDB:cs_addr_0\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinUartXbeeRx_net_0 to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinPwmMotor_net_0 to tmpOE__PinLedGreen_net_0
Aliasing \UartXbee:BUART:reset_reg_dp\ to zero
Aliasing \UartXbee:BUART:tx_hd_send_break\ to zero
Aliasing \UartXbee:BUART:HalfDuplexSend\ to zero
Aliasing \UartXbee:BUART:FinalParityType_1\ to zero
Aliasing \UartXbee:BUART:FinalParityType_0\ to zero
Aliasing \UartXbee:BUART:FinalAddrMode_2\ to zero
Aliasing \UartXbee:BUART:FinalAddrMode_1\ to zero
Aliasing \UartXbee:BUART:FinalAddrMode_0\ to zero
Aliasing \UartXbee:BUART:tx_ctrl_mark\ to zero
Aliasing \UartXbee:BUART:tx_status_6\ to zero
Aliasing \UartXbee:BUART:tx_status_5\ to zero
Aliasing \UartXbee:BUART:tx_status_4\ to zero
Aliasing \UartXbee:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PinLedGreen_net_0
Aliasing MODIN3_1 to MODIN2_1
Aliasing MODIN3_0 to MODIN2_0
Aliasing \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__PinLedGreen_net_0
Aliasing \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UartXbee:BUART:rx_status_1\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__PinLedGreen_net_0
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__PinLedGreen_net_0
Aliasing \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__PinLedGreen_net_0
Aliasing \PwmPiezo:PWMUDB:hwCapture\ to zero
Aliasing \PwmPiezo:PWMUDB:trig_out\ to tmpOE__PinLedGreen_net_0
Aliasing \PwmPiezo:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PwmPiezo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PwmPiezo:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PwmPiezo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PwmPiezo:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PwmPiezo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PwmPiezo:PWMUDB:final_kill\ to tmpOE__PinLedGreen_net_0
Aliasing \PwmPiezo:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PwmPiezo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PwmPiezo:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PwmPiezo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PwmPiezo:PWMUDB:cmp2\ to zero
Aliasing \PwmPiezo:PWMUDB:pwm1_i\ to zero
Aliasing \PwmPiezo:PWMUDB:pwm2_i\ to zero
Aliasing \PwmPiezo:PWMUDB:status_6\ to zero
Aliasing \PwmPiezo:PWMUDB:status_4\ to zero
Aliasing \PwmPiezo:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PwmPiezo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PwmPiezo:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PwmPiezo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PwmPiezo:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PwmPiezo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PwmPiezo:PWMUDB:cs_addr_2\ to \PwmPiezo:PWMUDB:status_2\
Aliasing \PwmPiezo:PWMUDB:cs_addr_0\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinPwmPiezo_net_0 to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinMotionSensor_net_0 to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinLightFront_net_0 to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinLightRear_net_0 to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinLightSkirting_net_0 to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinUartXbeeTx_net_0 to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinXbeeSleep_net_0 to tmpOE__PinLedGreen_net_0
Aliasing \TimerMainTick:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \TimerMainTick:TimerUDB:trigger_enable\ to tmpOE__PinLedGreen_net_0
Aliasing \TimerMainTick:TimerUDB:status_6\ to zero
Aliasing \TimerMainTick:TimerUDB:status_5\ to zero
Aliasing \TimerMainTick:TimerUDB:status_4\ to zero
Aliasing \TimerMainTick:TimerUDB:status_0\ to \TimerMainTick:TimerUDB:tc_i\
Aliasing Net_117 to zero
Aliasing \UartDebug:BUART:reset_reg_dp\ to zero
Aliasing \UartDebug:BUART:tx_hd_send_break\ to zero
Aliasing \UartDebug:BUART:HalfDuplexSend\ to zero
Aliasing \UartDebug:BUART:FinalParityType_1\ to zero
Aliasing \UartDebug:BUART:FinalParityType_0\ to zero
Aliasing \UartDebug:BUART:FinalAddrMode_2\ to zero
Aliasing \UartDebug:BUART:FinalAddrMode_1\ to zero
Aliasing \UartDebug:BUART:FinalAddrMode_0\ to zero
Aliasing \UartDebug:BUART:tx_ctrl_mark\ to zero
Aliasing \UartDebug:BUART:tx_status_6\ to zero
Aliasing \UartDebug:BUART:tx_status_5\ to zero
Aliasing \UartDebug:BUART:tx_status_4\ to zero
Aliasing \UartDebug:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PinLedGreen_net_0
Aliasing \UartDebug:BUART:sRX:s23Poll:MODIN7_1\ to \UartDebug:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \UartDebug:BUART:sRX:s23Poll:MODIN7_0\ to \UartDebug:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__PinLedGreen_net_0
Aliasing \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UartDebug:BUART:rx_status_1\ to zero
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__PinLedGreen_net_0
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__PinLedGreen_net_0
Aliasing \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinUartDebugTx_net_0 to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinUartDebugRx_net_0 to tmpOE__PinLedGreen_net_0
Aliasing \AdcSar:vp_ctl_0\ to zero
Aliasing \AdcSar:vp_ctl_2\ to zero
Aliasing \AdcSar:vn_ctl_1\ to zero
Aliasing \AdcSar:vn_ctl_3\ to zero
Aliasing \AdcSar:vp_ctl_1\ to zero
Aliasing \AdcSar:vp_ctl_3\ to zero
Aliasing \AdcSar:vn_ctl_0\ to zero
Aliasing \AdcSar:vn_ctl_2\ to zero
Aliasing \AdcSar:soc\ to tmpOE__PinLedGreen_net_0
Aliasing tmpOE__PinBattVolt_net_0 to tmpOE__PinLedGreen_net_0
Aliasing \PwmMotor:PWMUDB:tc_reg_i\\D\ to \PwmMotor:PWMUDB:status_2\
Aliasing \PwmMotor:PWMUDB:prevCapture\\D\ to zero
Aliasing \PwmMotor:PWMUDB:trig_last\\D\ to zero
Aliasing \PwmMotor:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PinLedGreen_net_0
Aliasing \PwmMotor:PWMUDB:min_kill_reg\\D\ to tmpOE__PinLedGreen_net_0
Aliasing \PwmMotor:PWMUDB:prevCompare1\\D\ to \PwmMotor:PWMUDB:pwm_temp\
Aliasing \UartXbee:BUART:reset_reg\\D\ to zero
Aliasing Net_106D to zero
Aliasing \UartXbee:BUART:rx_break_status\\D\ to zero
Aliasing \PwmPiezo:PWMUDB:tc_reg_i\\D\ to \PwmPiezo:PWMUDB:status_2\
Aliasing \PwmPiezo:PWMUDB:prevCapture\\D\ to zero
Aliasing \PwmPiezo:PWMUDB:trig_last\\D\ to zero
Aliasing \PwmPiezo:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PinLedGreen_net_0
Aliasing \PwmPiezo:PWMUDB:min_kill_reg\\D\ to tmpOE__PinLedGreen_net_0
Aliasing \PwmPiezo:PWMUDB:prevCompare1\\D\ to \PwmPiezo:PWMUDB:pwm_temp\
Aliasing \TimerMainTick:TimerUDB:capture_last\\D\ to zero
Aliasing \TimerMainTick:TimerUDB:hwEnable_reg\\D\ to \TimerMainTick:TimerUDB:run_mode\
Aliasing \TimerMainTick:TimerUDB:capture_out_reg_i\\D\ to \TimerMainTick:TimerUDB:capt_fifo_load_int\
Aliasing \UartDebug:BUART:reset_reg\\D\ to zero
Aliasing Net_157D to zero
Aliasing \UartDebug:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire tmpOE__PinLedOrange_net_0[8] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinLedRed_net_0[14] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire one[21] = tmpOE__PinLedGreen_net_0[1]
Removing Rhs of wire \PwmMotor:PWMUDB:ctrl_enable\[32] = \PwmMotor:PWMUDB:control_7\[33]
Removing Lhs of wire \PwmMotor:PWMUDB:hwCapture\[45] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:hwEnable\[46] = \PwmMotor:PWMUDB:ctrl_enable\[32]
Removing Lhs of wire \PwmMotor:PWMUDB:trig_out\[50] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmMotor:PWMUDB:runmode_enable\\R\[52] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:runmode_enable\\S\[53] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:final_enable\[54] = \PwmMotor:PWMUDB:runmode_enable\[51]
Removing Lhs of wire \PwmMotor:PWMUDB:ltch_kill_reg\\R\[58] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:ltch_kill_reg\\S\[59] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:min_kill_reg\\R\[61] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:min_kill_reg\\S\[62] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:final_kill\[65] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_1\[69] = \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_1\[354]
Removing Lhs of wire \PwmMotor:PWMUDB:add_vi_vv_MODGEN_1_0\[71] = \PwmMotor:PWMUDB:MODULE_1:g2:a0:s_0\[355]
Removing Lhs of wire \PwmMotor:PWMUDB:dith_count_1\\R\[72] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:dith_count_1\\S\[73] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:dith_count_0\\R\[74] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:dith_count_0\\S\[75] = zero[2]
Removing Rhs of wire \PwmMotor:PWMUDB:compare1\[77] = \PwmMotor:PWMUDB:cmp1_less\[78]
Removing Lhs of wire \PwmMotor:PWMUDB:cmp2\[82] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:pwm_temp\[83] = \PwmMotor:PWMUDB:cmp1\[81]
Removing Rhs of wire \PwmMotor:Net_96\[86] = \PwmMotor:PWMUDB:pwm_reg_i\[85]
Removing Lhs of wire \PwmMotor:PWMUDB:pwm1_i\[87] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:pwm2_i\[88] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:status_6\[93] = zero[2]
Removing Rhs of wire \PwmMotor:PWMUDB:status_0\[94] = \PwmMotor:PWMUDB:cmp1_status_reg\[95]
Removing Rhs of wire \PwmMotor:PWMUDB:status_1\[96] = \PwmMotor:PWMUDB:cmp2_status_reg\[97]
Removing Lhs of wire \PwmMotor:PWMUDB:status_2\[98] = \PwmMotor:PWMUDB:tc_i\[24]
Removing Rhs of wire \PwmMotor:PWMUDB:status_3\[99] = \PwmMotor:PWMUDB:fifo_full\[100]
Removing Lhs of wire \PwmMotor:PWMUDB:status_4\[101] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:cmp2_status\[105] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:cmp1_status_reg\\R\[106] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:cmp1_status_reg\\S\[107] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:cmp2_status_reg\\R\[108] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:cmp2_status_reg\\S\[109] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:final_kill_reg\\R\[110] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:final_kill_reg\\S\[111] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:cs_addr_2\[115] = \PwmMotor:PWMUDB:tc_i\[24]
Removing Lhs of wire \PwmMotor:PWMUDB:cs_addr_1\[116] = \PwmMotor:PWMUDB:runmode_enable\[51]
Removing Lhs of wire \PwmMotor:PWMUDB:cs_addr_0\[117] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_23\[236] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_22\[237] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_21\[238] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_20\[239] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_19\[240] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_18\[241] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_17\[242] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_16\[243] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_15\[244] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_14\[245] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_13\[246] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_12\[247] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_11\[248] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_10\[249] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_9\[250] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_8\[251] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_7\[252] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_6\[253] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_5\[254] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_4\[255] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_3\[256] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_2\[257] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_1\[258] = \PwmMotor:PWMUDB:MODIN1_1\[259]
Removing Lhs of wire \PwmMotor:PWMUDB:MODIN1_1\[259] = \PwmMotor:PWMUDB:dith_count_1\[68]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:a_0\[260] = \PwmMotor:PWMUDB:MODIN1_0\[261]
Removing Lhs of wire \PwmMotor:PWMUDB:MODIN1_0\[261] = \PwmMotor:PWMUDB:dith_count_0\[70]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[393] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[394] = tmpOE__PinLedGreen_net_0[1]
Removing Rhs of wire Net_43[395] = \PwmMotor:Net_96\[86]
Removing Lhs of wire tmpOE__PinUartXbeeRx_net_0[402] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinPwmMotor_net_0[408] = tmpOE__PinLedGreen_net_0[1]
Removing Rhs of wire Net_109[415] = \UartXbee:BUART:tx_interrupt_out\[435]
Removing Rhs of wire Net_110[419] = \UartXbee:BUART:rx_interrupt_out\[436]
Removing Lhs of wire \UartXbee:Net_61\[420] = \UartXbee:Net_9\[417]
Removing Lhs of wire \UartXbee:BUART:reset_reg_dp\[424] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_hd_send_break\[425] = zero[2]
Removing Lhs of wire \UartXbee:BUART:HalfDuplexSend\[426] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalParityType_1\[427] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalParityType_0\[428] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalAddrMode_2\[429] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalAddrMode_1\[430] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalAddrMode_0\[431] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_ctrl_mark\[432] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_status_6\[489] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_status_5\[490] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_status_4\[491] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_status_1\[493] = \UartXbee:BUART:tx_fifo_empty\[454]
Removing Lhs of wire \UartXbee:BUART:tx_status_3\[495] = \UartXbee:BUART:tx_fifo_notfull\[453]
Removing Lhs of wire \UartXbee:BUART:rx_count7_bit8_wire\[554] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_2_1[562] = \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[572]
Removing Rhs of wire add_vv_vv_MODGEN_2_0[564] = \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[573]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[565] = \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[589]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[566] = MODIN2_1[567]
Removing Rhs of wire MODIN2_1[567] = \UartXbee:BUART:pollcount_1\[561]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[568] = MODIN2_0[569]
Removing Rhs of wire MODIN2_0[569] = \UartXbee:BUART:pollcount_0\[563]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[575] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[576] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[577] = MODIN2_1[567]
Removing Lhs of wire MODIN3_1[578] = MODIN2_1[567]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[579] = MODIN2_0[569]
Removing Lhs of wire MODIN3_0[580] = MODIN2_0[569]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[581] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[582] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[583] = MODIN2_1[567]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[584] = MODIN2_0[569]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[585] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[586] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_status_1\[593] = zero[2]
Removing Rhs of wire \UartXbee:BUART:rx_status_2\[594] = \UartXbee:BUART:rx_parity_error_status\[595]
Removing Rhs of wire \UartXbee:BUART:rx_status_3\[596] = \UartXbee:BUART:rx_stop_bit_error\[597]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[607] = \UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_0\[656]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[611] = \UartXbee:BUART:sRX:MODULE_5:g1:a0:xneq\[678]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_6\[612] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_5\[613] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_4\[614] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_3\[615] = MODIN4_6[616]
Removing Rhs of wire MODIN4_6[616] = \UartXbee:BUART:rx_count_6\[549]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_2\[617] = MODIN4_5[618]
Removing Rhs of wire MODIN4_5[618] = \UartXbee:BUART:rx_count_5\[550]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_1\[619] = MODIN4_4[620]
Removing Rhs of wire MODIN4_4[620] = \UartXbee:BUART:rx_count_4\[551]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newa_0\[621] = MODIN4_3[622]
Removing Rhs of wire MODIN4_3[622] = \UartXbee:BUART:rx_count_3\[552]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_6\[623] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_5\[624] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_4\[625] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_3\[626] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_2\[627] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_1\[628] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:newb_0\[629] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_6\[630] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_5\[631] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_4\[632] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_3\[633] = MODIN4_6[616]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_2\[634] = MODIN4_5[618]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_1\[635] = MODIN4_4[620]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:dataa_0\[636] = MODIN4_3[622]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_6\[637] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_5\[638] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_4\[639] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_3\[640] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_2\[641] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_1\[642] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g2:a0:datab_0\[643] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_5:g1:a0:newa_0\[658] = \UartXbee:BUART:rx_postpoll\[508]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_5:g1:a0:newb_0\[659] = \UartXbee:BUART:rx_parity_bit\[610]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_5:g1:a0:dataa_0\[660] = \UartXbee:BUART:rx_postpoll\[508]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_5:g1:a0:datab_0\[661] = \UartXbee:BUART:rx_parity_bit\[610]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[662] = \UartXbee:BUART:rx_postpoll\[508]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[663] = \UartXbee:BUART:rx_parity_bit\[610]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[665] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[666] = \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[664]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[667] = \UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[664]
Removing Rhs of wire \PwmPiezo:PWMUDB:ctrl_enable\[700] = \PwmPiezo:PWMUDB:control_7\[701]
Removing Lhs of wire \PwmPiezo:PWMUDB:hwCapture\[713] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:hwEnable\[714] = \PwmPiezo:PWMUDB:ctrl_enable\[700]
Removing Lhs of wire \PwmPiezo:PWMUDB:trig_out\[718] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmPiezo:PWMUDB:runmode_enable\\R\[720] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:runmode_enable\\S\[721] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:final_enable\[722] = \PwmPiezo:PWMUDB:runmode_enable\[719]
Removing Lhs of wire \PwmPiezo:PWMUDB:ltch_kill_reg\\R\[726] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:ltch_kill_reg\\S\[727] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:min_kill_reg\\R\[729] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:min_kill_reg\\S\[730] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:final_kill\[733] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_1\[737] = \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_1\[1022]
Removing Lhs of wire \PwmPiezo:PWMUDB:add_vi_vv_MODGEN_6_0\[739] = \PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_0\[1023]
Removing Lhs of wire \PwmPiezo:PWMUDB:dith_count_1\\R\[740] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:dith_count_1\\S\[741] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:dith_count_0\\R\[742] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:dith_count_0\\S\[743] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:cmp2\[752] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:pwm_temp\[753] = \PwmPiezo:PWMUDB:cmp1\[751]
Removing Rhs of wire \PwmPiezo:Net_96\[756] = \PwmPiezo:PWMUDB:pwm_reg_i\[755]
Removing Lhs of wire \PwmPiezo:PWMUDB:pwm1_i\[757] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:pwm2_i\[758] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:status_6\[763] = zero[2]
Removing Rhs of wire \PwmPiezo:PWMUDB:status_0\[764] = \PwmPiezo:PWMUDB:cmp1_status_reg\[765]
Removing Rhs of wire \PwmPiezo:PWMUDB:status_1\[766] = \PwmPiezo:PWMUDB:cmp2_status_reg\[767]
Removing Lhs of wire \PwmPiezo:PWMUDB:status_2\[768] = \PwmPiezo:PWMUDB:tc_i\[692]
Removing Rhs of wire \PwmPiezo:PWMUDB:status_3\[769] = \PwmPiezo:PWMUDB:fifo_full\[770]
Removing Lhs of wire \PwmPiezo:PWMUDB:status_4\[771] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:cmp2_status\[775] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:cmp1_status_reg\\R\[776] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:cmp1_status_reg\\S\[777] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:cmp2_status_reg\\R\[778] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:cmp2_status_reg\\S\[779] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:final_kill_reg\\R\[780] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:final_kill_reg\\S\[781] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:cs_addr_2\[785] = \PwmPiezo:PWMUDB:tc_i\[692]
Removing Lhs of wire \PwmPiezo:PWMUDB:cs_addr_1\[786] = \PwmPiezo:PWMUDB:runmode_enable\[719]
Removing Lhs of wire \PwmPiezo:PWMUDB:cs_addr_0\[787] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_23\[904] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_22\[905] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_21\[906] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_20\[907] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_19\[908] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_18\[909] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_17\[910] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_16\[911] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_15\[912] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_14\[913] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_13\[914] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_12\[915] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_11\[916] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_10\[917] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_9\[918] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_8\[919] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_7\[920] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_6\[921] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_5\[922] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_4\[923] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_3\[924] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_2\[925] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_1\[926] = \PwmPiezo:PWMUDB:MODIN5_1\[927]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODIN5_1\[927] = \PwmPiezo:PWMUDB:dith_count_1\[736]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:a_0\[928] = \PwmPiezo:PWMUDB:MODIN5_0\[929]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODIN5_0\[929] = \PwmPiezo:PWMUDB:dith_count_0\[738]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1061] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1062] = tmpOE__PinLedGreen_net_0[1]
Removing Rhs of wire Net_64[1063] = \PwmPiezo:Net_96\[756]
Removing Lhs of wire tmpOE__PinPwmPiezo_net_0[1071] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinMotionSensor_net_0[1077] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinLightFront_net_0[1084] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinLightRear_net_0[1090] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinLightSkirting_net_0[1096] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinUartXbeeTx_net_0[1102] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinXbeeSleep_net_0[1108] = tmpOE__PinLedGreen_net_0[1]
Removing Rhs of wire Net_123[1116] = \TimerMainTick:Net_53\[1117]
Removing Rhs of wire Net_123[1116] = \TimerMainTick:TimerUDB:tc_reg_i\[1148]
Removing Lhs of wire \TimerMainTick:TimerUDB:ctrl_enable\[1130] = \TimerMainTick:TimerUDB:control_7\[1122]
Removing Lhs of wire \TimerMainTick:TimerUDB:ctrl_cmode_1\[1132] = zero[2]
Removing Rhs of wire \TimerMainTick:TimerUDB:timer_enable\[1141] = \TimerMainTick:TimerUDB:runmode_enable\[1153]
Removing Rhs of wire \TimerMainTick:TimerUDB:run_mode\[1142] = \TimerMainTick:TimerUDB:hwEnable\[1143]
Removing Lhs of wire \TimerMainTick:TimerUDB:run_mode\[1142] = \TimerMainTick:TimerUDB:control_7\[1122]
Removing Lhs of wire \TimerMainTick:TimerUDB:trigger_enable\[1145] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \TimerMainTick:TimerUDB:tc_i\[1147] = \TimerMainTick:TimerUDB:status_tc\[1144]
Removing Lhs of wire \TimerMainTick:TimerUDB:capt_fifo_load_int\[1152] = \TimerMainTick:TimerUDB:capt_fifo_load\[1140]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_6\[1155] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_5\[1156] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_4\[1157] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_0\[1158] = \TimerMainTick:TimerUDB:status_tc\[1144]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_1\[1159] = \TimerMainTick:TimerUDB:capt_fifo_load\[1140]
Removing Rhs of wire \TimerMainTick:TimerUDB:status_2\[1160] = \TimerMainTick:TimerUDB:fifo_full\[1161]
Removing Rhs of wire \TimerMainTick:TimerUDB:status_3\[1162] = \TimerMainTick:TimerUDB:fifo_nempty\[1163]
Removing Lhs of wire \TimerMainTick:TimerUDB:cs_addr_2\[1165] = zero[2]
Removing Lhs of wire Net_117[1166] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:cs_addr_1\[1167] = \TimerMainTick:TimerUDB:trig_reg\[1154]
Removing Lhs of wire \TimerMainTick:TimerUDB:cs_addr_0\[1168] = \TimerMainTick:TimerUDB:per_zero\[1146]
Removing Rhs of wire Net_161[1204] = \UartDebug:BUART:tx_interrupt_out\[1224]
Removing Rhs of wire Net_162[1208] = \UartDebug:BUART:rx_interrupt_out\[1225]
Removing Lhs of wire \UartDebug:Net_61\[1209] = \UartDebug:Net_9\[1206]
Removing Lhs of wire \UartDebug:BUART:reset_reg_dp\[1213] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_hd_send_break\[1214] = zero[2]
Removing Lhs of wire \UartDebug:BUART:HalfDuplexSend\[1215] = zero[2]
Removing Lhs of wire \UartDebug:BUART:FinalParityType_1\[1216] = zero[2]
Removing Lhs of wire \UartDebug:BUART:FinalParityType_0\[1217] = zero[2]
Removing Lhs of wire \UartDebug:BUART:FinalAddrMode_2\[1218] = zero[2]
Removing Lhs of wire \UartDebug:BUART:FinalAddrMode_1\[1219] = zero[2]
Removing Lhs of wire \UartDebug:BUART:FinalAddrMode_0\[1220] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_ctrl_mark\[1221] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_status_6\[1278] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_status_5\[1279] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_status_4\[1280] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_status_1\[1282] = \UartDebug:BUART:tx_fifo_empty\[1243]
Removing Lhs of wire \UartDebug:BUART:tx_status_3\[1284] = \UartDebug:BUART:tx_fifo_notfull\[1242]
Removing Lhs of wire \UartDebug:BUART:rx_count7_bit8_wire\[1343] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_1\[1352] = \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\[1362]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_0\[1354] = \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\[1363]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[1355] = \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[1379]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\[1356] = \UartDebug:BUART:sRX:s23Poll:MODIN6_1\[1357]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODIN6_1\[1357] = \UartDebug:BUART:pollcount_1\[1350]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\[1358] = \UartDebug:BUART:sRX:s23Poll:MODIN6_0\[1359]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODIN6_0\[1359] = \UartDebug:BUART:pollcount_0\[1353]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1365] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1366] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[1367] = \UartDebug:BUART:pollcount_1\[1350]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODIN7_1\[1368] = \UartDebug:BUART:pollcount_1\[1350]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[1369] = \UartDebug:BUART:pollcount_0\[1353]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODIN7_0\[1370] = \UartDebug:BUART:pollcount_0\[1353]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[1371] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[1372] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[1373] = \UartDebug:BUART:pollcount_1\[1350]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[1374] = \UartDebug:BUART:pollcount_0\[1353]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[1375] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[1376] = zero[2]
Removing Lhs of wire \UartDebug:BUART:rx_status_1\[1383] = zero[2]
Removing Rhs of wire \UartDebug:BUART:rx_status_2\[1384] = \UartDebug:BUART:rx_parity_error_status\[1385]
Removing Rhs of wire \UartDebug:BUART:rx_status_3\[1386] = \UartDebug:BUART:rx_stop_bit_error\[1387]
Removing Lhs of wire \UartDebug:BUART:sRX:cmp_vv_vv_MODGEN_9\[1397] = \UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_0\[1446]
Removing Lhs of wire \UartDebug:BUART:sRX:cmp_vv_vv_MODGEN_10\[1401] = \UartDebug:BUART:sRX:MODULE_10:g1:a0:xneq\[1468]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_6\[1402] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_5\[1403] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_4\[1404] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_3\[1405] = \UartDebug:BUART:sRX:MODIN8_6\[1406]
Removing Lhs of wire \UartDebug:BUART:sRX:MODIN8_6\[1406] = \UartDebug:BUART:rx_count_6\[1338]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_2\[1407] = \UartDebug:BUART:sRX:MODIN8_5\[1408]
Removing Lhs of wire \UartDebug:BUART:sRX:MODIN8_5\[1408] = \UartDebug:BUART:rx_count_5\[1339]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_1\[1409] = \UartDebug:BUART:sRX:MODIN8_4\[1410]
Removing Lhs of wire \UartDebug:BUART:sRX:MODIN8_4\[1410] = \UartDebug:BUART:rx_count_4\[1340]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newa_0\[1411] = \UartDebug:BUART:sRX:MODIN8_3\[1412]
Removing Lhs of wire \UartDebug:BUART:sRX:MODIN8_3\[1412] = \UartDebug:BUART:rx_count_3\[1341]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_6\[1413] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_5\[1414] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_4\[1415] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_3\[1416] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_2\[1417] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_1\[1418] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:newb_0\[1419] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_6\[1420] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_5\[1421] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_4\[1422] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_3\[1423] = \UartDebug:BUART:rx_count_6\[1338]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_2\[1424] = \UartDebug:BUART:rx_count_5\[1339]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_1\[1425] = \UartDebug:BUART:rx_count_4\[1340]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:dataa_0\[1426] = \UartDebug:BUART:rx_count_3\[1341]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_6\[1427] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_5\[1428] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_4\[1429] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_3\[1430] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_2\[1431] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_1\[1432] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_9:g2:a0:datab_0\[1433] = zero[2]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_10:g1:a0:newa_0\[1448] = \UartDebug:BUART:rx_postpoll\[1297]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_10:g1:a0:newb_0\[1449] = \UartDebug:BUART:rx_parity_bit\[1400]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_10:g1:a0:dataa_0\[1450] = \UartDebug:BUART:rx_postpoll\[1297]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_10:g1:a0:datab_0\[1451] = \UartDebug:BUART:rx_parity_bit\[1400]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[1452] = \UartDebug:BUART:rx_postpoll\[1297]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[1453] = \UartDebug:BUART:rx_parity_bit\[1400]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[1455] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[1456] = \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1454]
Removing Lhs of wire \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[1457] = \UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1454]
Removing Lhs of wire tmpOE__PinUartDebugTx_net_0[1479] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinUartDebugRx_net_0[1485] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \AdcSar:vp_ctl_0\[1494] = zero[2]
Removing Lhs of wire \AdcSar:vp_ctl_2\[1495] = zero[2]
Removing Lhs of wire \AdcSar:vn_ctl_1\[1496] = zero[2]
Removing Lhs of wire \AdcSar:vn_ctl_3\[1497] = zero[2]
Removing Lhs of wire \AdcSar:vp_ctl_1\[1498] = zero[2]
Removing Lhs of wire \AdcSar:vp_ctl_3\[1499] = zero[2]
Removing Lhs of wire \AdcSar:vn_ctl_0\[1500] = zero[2]
Removing Lhs of wire \AdcSar:vn_ctl_2\[1501] = zero[2]
Removing Lhs of wire \AdcSar:Net_188\[1504] = \AdcSar:Net_221\[1503]
Removing Lhs of wire \AdcSar:soc\[1510] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire tmpOE__PinBattVolt_net_0[1534] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmMotor:PWMUDB:tc_reg_i\\D\[1539] = \PwmMotor:PWMUDB:tc_i\[24]
Removing Lhs of wire \PwmMotor:PWMUDB:prevCapture\\D\[1540] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:trig_last\\D\[1541] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:ltch_kill_reg\\D\[1544] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmMotor:PWMUDB:min_kill_reg\\D\[1545] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmMotor:PWMUDB:pwm_reg_i\\D\[1548] = \PwmMotor:PWMUDB:pwm_i\[84]
Removing Lhs of wire \PwmMotor:PWMUDB:pwm1_reg_i\\D\[1549] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:pwm2_reg_i\\D\[1550] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:cmp1_status_reg\\D\[1551] = \PwmMotor:PWMUDB:cmp1_status\[104]
Removing Lhs of wire \PwmMotor:PWMUDB:cmp2_status_reg\\D\[1552] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:final_kill_reg\\D\[1553] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmMotor:PWMUDB:prevCompare1\\D\[1554] = \PwmMotor:PWMUDB:cmp1\[81]
Removing Lhs of wire \UartXbee:BUART:reset_reg\\D\[1555] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_bitclk\\D\[1560] = \UartXbee:BUART:tx_bitclk_enable_pre\[440]
Removing Lhs of wire Net_106D[1561] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_bitclk\\D\[1570] = \UartXbee:BUART:rx_bitclk_pre\[543]
Removing Lhs of wire \UartXbee:BUART:rx_parity_error_pre\\D\[1579] = \UartXbee:BUART:rx_parity_error_pre\[605]
Removing Lhs of wire \UartXbee:BUART:rx_break_status\\D\[1580] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:tc_reg_i\\D\[1584] = \PwmPiezo:PWMUDB:tc_i\[692]
Removing Lhs of wire \PwmPiezo:PWMUDB:prevCapture\\D\[1585] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:trig_last\\D\[1586] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:ltch_kill_reg\\D\[1589] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmPiezo:PWMUDB:min_kill_reg\\D\[1590] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmPiezo:PWMUDB:pwm_reg_i\\D\[1593] = \PwmPiezo:PWMUDB:pwm_i\[754]
Removing Lhs of wire \PwmPiezo:PWMUDB:pwm1_reg_i\\D\[1594] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:pwm2_reg_i\\D\[1595] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:cmp1_status_reg\\D\[1596] = \PwmPiezo:PWMUDB:cmp1_status\[774]
Removing Lhs of wire \PwmPiezo:PWMUDB:cmp2_status_reg\\D\[1597] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:final_kill_reg\\D\[1598] = tmpOE__PinLedGreen_net_0[1]
Removing Lhs of wire \PwmPiezo:PWMUDB:prevCompare1\\D\[1599] = \PwmPiezo:PWMUDB:cmp1\[751]
Removing Lhs of wire \TimerMainTick:TimerUDB:capture_last\\D\[1600] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:tc_reg_i\\D\[1601] = \TimerMainTick:TimerUDB:status_tc\[1144]
Removing Lhs of wire \TimerMainTick:TimerUDB:hwEnable_reg\\D\[1602] = \TimerMainTick:TimerUDB:control_7\[1122]
Removing Lhs of wire \TimerMainTick:TimerUDB:capture_out_reg_i\\D\[1603] = \TimerMainTick:TimerUDB:capt_fifo_load\[1140]
Removing Lhs of wire \UartDebug:BUART:reset_reg\\D\[1604] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_bitclk\\D\[1609] = \UartDebug:BUART:tx_bitclk_enable_pre\[1229]
Removing Lhs of wire Net_157D[1610] = zero[2]
Removing Lhs of wire \UartDebug:BUART:rx_bitclk\\D\[1619] = \UartDebug:BUART:rx_bitclk_pre\[1332]
Removing Lhs of wire \UartDebug:BUART:rx_parity_error_pre\\D\[1628] = \UartDebug:BUART:rx_parity_error_pre\[1395]
Removing Lhs of wire \UartDebug:BUART:rx_break_status\\D\[1629] = zero[2]

------------------------------------------------------
Aliased 0 equations, 389 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PinLedGreen_net_0' (cost = 0):
tmpOE__PinLedGreen_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:cmp1\' (cost = 0):
\PwmMotor:PWMUDB:cmp1\ <= (\PwmMotor:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PwmMotor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PwmMotor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PwmMotor:PWMUDB:dith_count_1\ and \PwmMotor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:counter_load\' (cost = 3):
\UartXbee:BUART:counter_load\ <= ((not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_bitclk\)
	OR (not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_state_0\ and not \UartXbee:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UartXbee:BUART:tx_counter_tc\' (cost = 0):
\UartXbee:BUART:tx_counter_tc\ <= (not \UartXbee:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_addressmatch\' (cost = 0):
\UartXbee:BUART:rx_addressmatch\ <= (\UartXbee:BUART:rx_addressmatch2\
	OR \UartXbee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_bitclk_pre\' (cost = 1):
\UartXbee:BUART:rx_bitclk_pre\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and not \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_bitclk_pre16x\' (cost = 0):
\UartXbee:BUART:rx_bitclk_pre16x\ <= ((not \UartXbee:BUART:rx_count_1\ and \UartXbee:BUART:rx_count_2\ and \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_poll_bit0\' (cost = 1):
\UartXbee:BUART:rx_poll_bit0\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_0\ and \UartXbee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_poll_bit1\' (cost = 1):
\UartXbee:BUART:rx_poll_bit1\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_poll_bit2\' (cost = 1):
\UartXbee:BUART:rx_poll_bit2\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and not \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:pollingrange\' (cost = 8):
\UartXbee:BUART:pollingrange\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\)
	OR (not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN2_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_0' (cost = 0):
add_vv_vv_MODGEN_2_0 <= (not MODIN2_0);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN2_1);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UartXbee:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:compare1\' (cost = 1):
\PwmPiezo:PWMUDB:compare1\ <= ((not \PwmPiezo:PWMUDB:cmp1_less\ and not \PwmPiezo:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:cmp1\' (cost = 2):
\PwmPiezo:PWMUDB:cmp1\ <= ((not \PwmPiezo:PWMUDB:cmp1_less\ and not \PwmPiezo:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PwmPiezo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PwmPiezo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PwmPiezo:PWMUDB:dith_count_1\ and \PwmPiezo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\TimerMainTick:TimerUDB:fifo_load_polarized\' (cost = 0):
\TimerMainTick:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TimerMainTick:TimerUDB:timer_enable\' (cost = 0):
\TimerMainTick:TimerUDB:timer_enable\ <= (\TimerMainTick:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UartDebug:BUART:counter_load\' (cost = 3):
\UartDebug:BUART:counter_load\ <= ((not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_bitclk\)
	OR (not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_state_0\ and not \UartDebug:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UartDebug:BUART:tx_counter_tc\' (cost = 0):
\UartDebug:BUART:tx_counter_tc\ <= (not \UartDebug:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UartDebug:BUART:rx_addressmatch\' (cost = 0):
\UartDebug:BUART:rx_addressmatch\ <= (\UartDebug:BUART:rx_addressmatch2\
	OR \UartDebug:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UartDebug:BUART:rx_bitclk_pre\' (cost = 1):
\UartDebug:BUART:rx_bitclk_pre\ <= ((not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\ and not \UartDebug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartDebug:BUART:rx_bitclk_pre16x\' (cost = 0):
\UartDebug:BUART:rx_bitclk_pre16x\ <= ((not \UartDebug:BUART:rx_count_1\ and \UartDebug:BUART:rx_count_2\ and \UartDebug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartDebug:BUART:rx_poll_bit0\' (cost = 1):
\UartDebug:BUART:rx_poll_bit0\ <= ((not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_0\ and \UartDebug:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UartDebug:BUART:rx_poll_bit1\' (cost = 1):
\UartDebug:BUART:rx_poll_bit1\ <= ((not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\ and \UartDebug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartDebug:BUART:rx_poll_bit2\' (cost = 1):
\UartDebug:BUART:rx_poll_bit2\ <= ((not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\ and not \UartDebug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartDebug:BUART:pollingrange\' (cost = 8):
\UartDebug:BUART:pollingrange\ <= ((not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_1\)
	OR (not \UartDebug:BUART:rx_count_2\ and not \UartDebug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UartDebug:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\' (cost = 0):
\UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\ <= (not \UartDebug:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UartDebug:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UartDebug:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UartDebug:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_4\)
	OR (not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UartDebug:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UartDebug:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_4\)
	OR (not \UartDebug:BUART:rx_count_6\ and not \UartDebug:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PwmMotor:PWMUDB:dith_count_0\ and \PwmMotor:PWMUDB:dith_count_1\)
	OR (not \PwmMotor:PWMUDB:dith_count_1\ and \PwmMotor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UartXbee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN2_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_1' (cost = 4):
add_vv_vv_MODGEN_2_1 <= ((not MODIN2_0 and MODIN2_1)
	OR (not MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PwmPiezo:PWMUDB:dith_count_0\ and \PwmPiezo:PWMUDB:dith_count_1\)
	OR (not \PwmPiezo:PWMUDB:dith_count_1\ and \PwmPiezo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UartDebug:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UartDebug:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\' (cost = 4):
\UartDebug:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\ <= ((not \UartDebug:BUART:pollcount_0\ and \UartDebug:BUART:pollcount_1\)
	OR (not \UartDebug:BUART:pollcount_1\ and \UartDebug:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_postpoll\' (cost = 0):
\UartXbee:BUART:rx_postpoll\ <= (MODIN2_1);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN2_1 and not \UartXbee:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \UartXbee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UartXbee:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not MODIN2_1 and not \UartXbee:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \UartXbee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartDebug:BUART:rx_postpoll\' (cost = 0):
\UartDebug:BUART:rx_postpoll\ <= (\UartDebug:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UartDebug:BUART:pollcount_1\ and not \UartDebug:BUART:rx_parity_bit\)
	OR (\UartDebug:BUART:pollcount_1\ and \UartDebug:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UartDebug:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UartDebug:BUART:pollcount_1\ and not \UartDebug:BUART:rx_parity_bit\)
	OR (\UartDebug:BUART:pollcount_1\ and \UartDebug:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 115 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PwmMotor:PWMUDB:final_capture\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UartXbee:BUART:rx_status_0\ to zero
Aliasing \UartXbee:BUART:rx_status_6\ to zero
Aliasing \PwmPiezo:PWMUDB:final_capture\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \TimerMainTick:TimerUDB:capt_fifo_load\ to zero
Aliasing \UartDebug:BUART:rx_status_0\ to zero
Aliasing \UartDebug:BUART:rx_status_6\ to zero
Aliasing \UartXbee:BUART:rx_markspace_status\\D\ to zero
Aliasing \UartXbee:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UartXbee:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UartDebug:BUART:rx_markspace_status\\D\ to zero
Aliasing \UartDebug:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UartDebug:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PwmMotor:PWMUDB:final_capture\[118] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[364] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[374] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[384] = zero[2]
Removing Rhs of wire \UartXbee:BUART:rx_bitclk_enable\[507] = \UartXbee:BUART:rx_bitclk\[555]
Removing Lhs of wire \UartXbee:BUART:rx_status_0\[591] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_status_6\[600] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:final_capture\[788] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1032] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1042] = zero[2]
Removing Lhs of wire \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1052] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:capt_fifo_load\[1140] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:trig_reg\[1154] = \TimerMainTick:TimerUDB:control_7\[1122]
Removing Rhs of wire \UartDebug:BUART:rx_bitclk_enable\[1296] = \UartDebug:BUART:rx_bitclk\[1344]
Removing Lhs of wire \UartDebug:BUART:rx_status_0\[1381] = zero[2]
Removing Lhs of wire \UartDebug:BUART:rx_status_6\[1390] = zero[2]
Removing Lhs of wire \PwmMotor:PWMUDB:runmode_enable\\D\[1542] = \PwmMotor:PWMUDB:ctrl_enable\[32]
Removing Lhs of wire \UartXbee:BUART:tx_ctrl_mark_last\\D\[1562] = \UartXbee:BUART:tx_ctrl_mark_last\[498]
Removing Lhs of wire \UartXbee:BUART:rx_markspace_status\\D\[1574] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_parity_error_status\\D\[1575] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_addr_match_status\\D\[1577] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_markspace_pre\\D\[1578] = \UartXbee:BUART:rx_markspace_pre\[604]
Removing Lhs of wire \UartXbee:BUART:rx_parity_bit\\D\[1583] = \UartXbee:BUART:rx_parity_bit\[610]
Removing Lhs of wire \PwmPiezo:PWMUDB:runmode_enable\\D\[1587] = \PwmPiezo:PWMUDB:ctrl_enable\[700]
Removing Lhs of wire \UartDebug:BUART:tx_ctrl_mark_last\\D\[1611] = \UartDebug:BUART:tx_ctrl_mark_last\[1287]
Removing Lhs of wire \UartDebug:BUART:rx_markspace_status\\D\[1623] = zero[2]
Removing Lhs of wire \UartDebug:BUART:rx_parity_error_status\\D\[1624] = zero[2]
Removing Lhs of wire \UartDebug:BUART:rx_addr_match_status\\D\[1626] = zero[2]
Removing Lhs of wire \UartDebug:BUART:rx_markspace_pre\\D\[1627] = \UartDebug:BUART:rx_markspace_pre\[1394]
Removing Lhs of wire \UartDebug:BUART:rx_parity_bit\\D\[1632] = \UartDebug:BUART:rx_parity_bit\[1400]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UartXbee:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UartXbee:BUART:rx_parity_bit\ and MODIN2_1)
	OR (not MODIN2_1 and \UartXbee:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\UartDebug:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UartDebug:BUART:rx_parity_bit\ and \UartDebug:BUART:pollcount_1\)
	OR (not \UartDebug:BUART:pollcount_1\ and \UartDebug:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\Skateboard Motherboard.cyprj" -dcpsoc3 "Skateboard Motherboard.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 11s.874ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Tuesday, 12 June 2012 19:22:18
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Motherboard.cydsn\Skateboard Motherboard.cyprj -d CY8C5246AXI-054 Skateboard Motherboard.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PwmMotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PwmPiezo:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_106 from registered to combinatorial
    Converted constant MacroCell: Net_157 from registered to combinatorial
    Converted constant MacroCell: \PwmMotor:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PwmMotor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PwmMotor:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PwmMotor:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PwmMotor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PwmPiezo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PwmPiezo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PwmPiezo:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PwmPiezo:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PwmPiezo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \TimerMainTick:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TimerMainTick:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UartDebug:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UartDebug:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UartDebug:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UartDebug:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UartDebug:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_106:macrocell'
    Removed unused cell/equation 'Net_157:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\TimerMainTick:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\TimerMainTick:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\TimerMainTick:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
Assigning clock ClockPwmMotor to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ClockPwmPiezo'. Fanout=1, Signal=Net_26
    Analog  Clock 0: Automatic-assigning  clock 'AdcSar_theACLK'. Fanout=2, Signal=\AdcSar:Net_221\
    Digital Clock 1: Automatic-assigning  clock 'UartDebug_IntClock'. Fanout=1, Signal=\UartDebug:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UartXbee_IntClock'. Fanout=1, Signal=\UartXbee:Net_9\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PwmMotor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PwmPiezo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockPwmPiezo was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockPwmPiezo, EnableOut: Constant 1
    UDB Clk/Enable \TimerMainTick:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC:synccell.out
    UDB Clk/Enable \UartDebug:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UartDebug_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UartDebug_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UartXbee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UartXbee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UartXbee_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PwmMotor:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:cmp1\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UartXbee:BUART:tx_parity_bit\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:tx_parity_bit\ (fanout=0)

    Removing \UartXbee:BUART:tx_mark\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:tx_mark\ (fanout=0)

    Removing \UartXbee:BUART:tx_ctrl_mark_last\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UartXbee:BUART:rx_state_1\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_state_1\ (fanout=8)

    Removing \UartXbee:BUART:rx_parity_error_pre\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UartXbee:BUART:rx_parity_bit\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_parity_bit\ (fanout=0)

    Removing \UartXbee:BUART:rx_markspace_pre\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UartDebug:BUART:tx_parity_bit\, Duplicate of \UartDebug:BUART:rx_address_detected\ 
    MacroCell: Name=\UartDebug:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:tx_parity_bit\ (fanout=0)

    Removing \UartDebug:BUART:tx_mark\, Duplicate of \UartDebug:BUART:rx_address_detected\ 
    MacroCell: Name=\UartDebug:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:tx_mark\ (fanout=0)

    Removing \UartDebug:BUART:tx_ctrl_mark_last\, Duplicate of \UartDebug:BUART:rx_address_detected\ 
    MacroCell: Name=\UartDebug:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UartDebug:BUART:rx_state_1\, Duplicate of \UartDebug:BUART:rx_address_detected\ 
    MacroCell: Name=\UartDebug:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:rx_state_1\ (fanout=8)

    Removing \UartDebug:BUART:rx_parity_error_pre\, Duplicate of \UartDebug:BUART:rx_address_detected\ 
    MacroCell: Name=\UartDebug:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UartDebug:BUART:rx_parity_bit\, Duplicate of \UartDebug:BUART:rx_address_detected\ 
    MacroCell: Name=\UartDebug:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:rx_parity_bit\ (fanout=0)

    Removing \UartDebug:BUART:rx_markspace_pre\, Duplicate of \UartDebug:BUART:rx_address_detected\ 
    MacroCell: Name=\UartDebug:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PwmMotor:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PwmMotor:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PwmPiezo:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PinBattVolt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_184 ,
            pad => PinBattVolt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedGreen(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedGreen(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedOrange(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedOrange(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedRed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedRed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLightFront(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLightFront(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLightRear(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLightRear(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLightSkirting(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLightSkirting(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinMotionSensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinMotionSensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinPwmMotor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_43 ,
            pad => PinPwmMotor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinPwmPiezo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_64 ,
            pad => PinPwmPiezo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinUartDebugRx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_160 ,
            pad => PinUartDebugRx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinUartDebugTx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_155 ,
            pad => PinUartDebugTx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinUartXbeeRx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_75 ,
            pad => PinUartXbeeRx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinUartXbeeTx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_70 ,
            pad => PinUartXbeeTx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinXbeeSleep(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinXbeeSleep(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN2_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_1\ * MODIN2_0
            + !Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_0\ * MODIN2_0
            + Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_1\ * !MODIN2_0
            + Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_0\ * !MODIN2_0
        );
        Output = MODIN2_0 (fanout=2)

    MacroCell: Name=MODIN2_1, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_1\ * MODIN2_0
            + Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_0\ * MODIN2_0
            + \UartXbee:BUART:rx_count_2\ * MODIN2_1
            + \UartXbee:BUART:rx_count_1\ * \UartXbee:BUART:rx_count_0\ * 
              MODIN2_1
        );
        Output = MODIN2_1 (fanout=4)

    MacroCell: Name=Net_123, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TimerMainTick:TimerUDB:control_7\ * 
              \TimerMainTick:TimerUDB:per_zero\
        );
        Output = Net_123 (fanout=1)

    MacroCell: Name=Net_155, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:txn\
        );
        Output = Net_155 (fanout=1)

    MacroCell: Name=Net_43, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmMotor:PWMUDB:ctrl_enable\ * \PwmMotor:PWMUDB:compare1\
        );
        Output = Net_43 (fanout=1)

    MacroCell: Name=Net_64, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmPiezo:PWMUDB:ctrl_enable\ * !\PwmPiezo:PWMUDB:cmp1_less\ * 
              !\PwmPiezo:PWMUDB:cmp1_eq\
        );
        Output = Net_64 (fanout=1)

    MacroCell: Name=Net_70, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:txn\
        );
        Output = Net_70 (fanout=1)

    MacroCell: Name=\PwmMotor:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PwmMotor:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PwmMotor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmMotor:PWMUDB:compare1\
        );
        Output = \PwmMotor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PwmMotor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmMotor:PWMUDB:ctrl_enable\
        );
        Output = \PwmMotor:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PwmMotor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmMotor:PWMUDB:compare1\ * !\PwmMotor:PWMUDB:prevCompare1\
        );
        Output = \PwmMotor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PwmMotor:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PwmMotor:PWMUDB:final_kill_reg\
        );
        Output = \PwmMotor:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PwmPiezo:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PwmPiezo:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PwmPiezo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PwmPiezo:PWMUDB:cmp1_less\ * !\PwmPiezo:PWMUDB:cmp1_eq\
        );
        Output = \PwmPiezo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PwmPiezo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmPiezo:PWMUDB:ctrl_enable\
        );
        Output = \PwmPiezo:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PwmPiezo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PwmPiezo:PWMUDB:cmp1_less\ * !\PwmPiezo:PWMUDB:cmp1_eq\ * 
              !\PwmPiezo:PWMUDB:prevCompare1\
        );
        Output = \PwmPiezo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PwmPiezo:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PwmPiezo:PWMUDB:final_kill_reg\
        );
        Output = \PwmPiezo:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\TimerMainTick:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerMainTick:TimerUDB:control_7\ * 
              \TimerMainTick:TimerUDB:per_zero\
        );
        Output = \TimerMainTick:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_1\ * 
              !Net_160 * \UartDebug:BUART:pollcount_0\
            + !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_1\ * 
              Net_160 * !\UartDebug:BUART:pollcount_0\
            + !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_0\ * 
              !Net_160 * \UartDebug:BUART:pollcount_0\
            + !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_0\ * 
              Net_160 * !\UartDebug:BUART:pollcount_0\
        );
        Output = \UartDebug:BUART:pollcount_0\ (fanout=2)

    MacroCell: Name=\UartDebug:BUART:pollcount_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_1\ * 
              Net_160 * \UartDebug:BUART:pollcount_0\
            + !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_0\ * 
              Net_160 * \UartDebug:BUART:pollcount_0\
            + \UartDebug:BUART:rx_count_2\ * \UartDebug:BUART:pollcount_1\
            + \UartDebug:BUART:rx_count_1\ * \UartDebug:BUART:rx_count_0\ * 
              \UartDebug:BUART:pollcount_1\
        );
        Output = \UartDebug:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UartDebug:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UartDebug:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_1\ * 
              !\UartDebug:BUART:rx_count_0\
        );
        Output = \UartDebug:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UartDebug:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_160
        );
        Output = \UartDebug:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_3\ * !\UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_5\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_4\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UartDebug:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              !\UartDebug:BUART:rx_state_3\ * \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:pollcount_1\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_5\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_4\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UartDebug:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_address_detected\
            + !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
            + !\UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !Net_160 * 
              !\UartDebug:BUART:rx_address_detected\ * 
              \UartDebug:BUART:rx_last\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_5\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_4\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UartDebug:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_3\ * \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_5\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_4\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UartDebug:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UartDebug:BUART:rx_state_0\ * \UartDebug:BUART:rx_state_3\ * 
              \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_3\ * \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:pollcount_1\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartDebug:BUART:rx_load_fifo\ * \UartDebug:BUART:rx_fifofull\
        );
        Output = \UartDebug:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartDebug:BUART:rx_fifonotempty\ * 
              \UartDebug:BUART:rx_state_stop1_reg\
        );
        Output = \UartDebug:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_bitclk_dp\
        );
        Output = \UartDebug:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UartDebug:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_bitclk_dp\
        );
        Output = \UartDebug:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_fifo_empty\ * 
              !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_0\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UartDebug:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * !\UartDebug:BUART:tx_counter_dp\
            + \UartDebug:BUART:tx_state_0\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UartDebug:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_state_2\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * !\UartDebug:BUART:tx_counter_dp\
        );
        Output = \UartDebug:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UartDebug:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_fifo_notfull\
        );
        Output = \UartDebug:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UartDebug:BUART:txn\ * \UartDebug:BUART:tx_state_1\ * 
              !\UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:txn\ * \UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_shift_out\ * !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_state_2\ * !\UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_shift_out\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * \UartDebug:BUART:tx_counter_dp\
        );
        Output = \UartDebug:BUART:txn\ (fanout=2)

    MacroCell: Name=\UartXbee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UartXbee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              !\UartXbee:BUART:rx_count_0\
        );
        Output = \UartXbee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UartXbee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75
        );
        Output = \UartXbee:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UartXbee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UartXbee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * 
              !\UartXbee:BUART:rx_state_3\ * \UartXbee:BUART:rx_state_2\ * 
              !MODIN2_1 * !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UartXbee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UartXbee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_75 * !\UartXbee:BUART:rx_state_0\ * 
              !\UartXbee:BUART:rx_state_3\ * !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * 
              \UartXbee:BUART:rx_last\
            + !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_address_detected\
            + !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UartXbee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UartXbee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UartXbee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UartXbee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UartXbee:BUART:rx_state_0\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * !MODIN2_1 * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartXbee:BUART:rx_load_fifo\ * \UartXbee:BUART:rx_fifofull\
        );
        Output = \UartXbee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartXbee:BUART:rx_fifonotempty\ * 
              \UartXbee:BUART:rx_state_stop1_reg\
        );
        Output = \UartXbee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_bitclk_dp\
        );
        Output = \UartXbee:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UartXbee:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_bitclk_dp\
        );
        Output = \UartXbee:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_fifo_empty\ * !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_0\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UartXbee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * !\UartXbee:BUART:tx_counter_dp\
            + \UartXbee:BUART:tx_state_0\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UartXbee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_state_2\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * !\UartXbee:BUART:tx_counter_dp\
        );
        Output = \UartXbee:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UartXbee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_fifo_notfull\
        );
        Output = \UartXbee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UartXbee:BUART:txn\ * \UartXbee:BUART:tx_state_1\ * 
              !\UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:txn\ * \UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_shift_out\ * !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_state_2\ * !\UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_shift_out\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * \UartXbee:BUART:tx_counter_dp\
        );
        Output = \UartXbee:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PwmMotor:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PwmMotor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PwmMotor:PWMUDB:runmode_enable\ ,
            chain_out => \PwmMotor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PwmMotor:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PwmMotor:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PwmMotor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PwmMotor:PWMUDB:runmode_enable\ ,
            cl0_comb => \PwmMotor:PWMUDB:compare1\ ,
            z0_comb => \PwmMotor:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PwmMotor:PWMUDB:status_3\ ,
            chain_in => \PwmMotor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PwmMotor:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PwmPiezo:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_26 ,
            cs_addr_2 => \PwmPiezo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PwmPiezo:PWMUDB:runmode_enable\ ,
            chain_out => \PwmPiezo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PwmPiezo:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_26 ,
            cs_addr_2 => \PwmPiezo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PwmPiezo:PWMUDB:runmode_enable\ ,
            ce0_comb => \PwmPiezo:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PwmPiezo:PWMUDB:cmp1_less\ ,
            z0_comb => \PwmPiezo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PwmPiezo:PWMUDB:status_3\ ,
            chain_in => \PwmPiezo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\TimerMainTick:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TimerMainTick:TimerUDB:control_7\ ,
            cs_addr_0 => \TimerMainTick:TimerUDB:per_zero\ ,
            z0_comb => \TimerMainTick:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TimerMainTick:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TimerMainTick:TimerUDB:status_2\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

    datapathcell: Name =\UartDebug:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UartDebug:Net_9\ ,
            cs_addr_2 => \UartDebug:BUART:rx_address_detected\ ,
            cs_addr_1 => \UartDebug:BUART:rx_state_0\ ,
            cs_addr_0 => \UartDebug:BUART:rx_bitclk_enable\ ,
            route_si => \UartDebug:BUART:pollcount_1\ ,
            f0_load => \UartDebug:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UartDebug:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UartDebug:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UartDebug:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UartDebug:Net_9\ ,
            cs_addr_2 => \UartDebug:BUART:tx_state_1\ ,
            cs_addr_1 => \UartDebug:BUART:tx_state_0\ ,
            cs_addr_0 => \UartDebug:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UartDebug:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UartDebug:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UartDebug:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UartDebug:Net_9\ ,
            cs_addr_0 => \UartDebug:BUART:counter_load_not\ ,
            cl0_comb => \UartDebug:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UartDebug:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UartXbee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            cs_addr_2 => \UartXbee:BUART:rx_address_detected\ ,
            cs_addr_1 => \UartXbee:BUART:rx_state_0\ ,
            cs_addr_0 => \UartXbee:BUART:rx_bitclk_enable\ ,
            route_si => MODIN2_1 ,
            f0_load => \UartXbee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UartXbee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UartXbee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UartXbee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            cs_addr_2 => \UartXbee:BUART:tx_state_1\ ,
            cs_addr_1 => \UartXbee:BUART:tx_state_0\ ,
            cs_addr_0 => \UartXbee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UartXbee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UartXbee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UartXbee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            cs_addr_0 => \UartXbee:BUART:counter_load_not\ ,
            cl0_comb => \UartXbee:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UartXbee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_5 => \PwmMotor:PWMUDB:status_5\ ,
            status_3 => \PwmMotor:PWMUDB:status_3\ ,
            status_2 => \PwmMotor:PWMUDB:tc_i\ ,
            status_0 => \PwmMotor:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_26 ,
            status_5 => \PwmPiezo:PWMUDB:status_5\ ,
            status_3 => \PwmPiezo:PWMUDB:status_3\ ,
            status_2 => \PwmPiezo:PWMUDB:tc_i\ ,
            status_0 => \PwmPiezo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TimerMainTick:TimerUDB:nrstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \TimerMainTick:TimerUDB:status_3\ ,
            status_2 => \TimerMainTick:TimerUDB:status_2\ ,
            status_0 => \TimerMainTick:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

    statusicell: Name =\UartDebug:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UartDebug:Net_9\ ,
            status_5 => \UartDebug:BUART:rx_status_5\ ,
            status_4 => \UartDebug:BUART:rx_status_4\ ,
            status_3 => \UartDebug:BUART:rx_status_3\ ,
            interrupt => Net_162 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UartDebug:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UartDebug:Net_9\ ,
            status_3 => \UartDebug:BUART:tx_fifo_notfull\ ,
            status_2 => \UartDebug:BUART:tx_status_2\ ,
            status_1 => \UartDebug:BUART:tx_fifo_empty\ ,
            status_0 => \UartDebug:BUART:tx_status_0\ ,
            interrupt => Net_161 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UartXbee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            status_5 => \UartXbee:BUART:rx_status_5\ ,
            status_4 => \UartXbee:BUART:rx_status_4\ ,
            status_3 => \UartXbee:BUART:rx_status_3\ ,
            interrupt => Net_110 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UartXbee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            status_3 => \UartXbee:BUART:tx_fifo_notfull\ ,
            status_2 => \UartXbee:BUART:tx_status_2\ ,
            status_1 => \UartXbee:BUART:tx_fifo_empty\ ,
            status_0 => \UartXbee:BUART:tx_status_0\ ,
            interrupt => Net_109 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_1k__SYNC
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PwmMotor:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PwmMotor:PWMUDB:ctrl_enable\ ,
            control_6 => \PwmMotor:PWMUDB:control_6\ ,
            control_5 => \PwmMotor:PWMUDB:control_5\ ,
            control_4 => \PwmMotor:PWMUDB:control_4\ ,
            control_3 => \PwmMotor:PWMUDB:control_3\ ,
            control_2 => \PwmMotor:PWMUDB:control_2\ ,
            control_1 => \PwmMotor:PWMUDB:control_1\ ,
            control_0 => \PwmMotor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PwmPiezo:PWMUDB:ctrl_enable\ ,
            control_6 => \PwmPiezo:PWMUDB:control_6\ ,
            control_5 => \PwmPiezo:PWMUDB:control_5\ ,
            control_4 => \PwmPiezo:PWMUDB:control_4\ ,
            control_3 => \PwmPiezo:PWMUDB:control_3\ ,
            control_2 => \PwmPiezo:PWMUDB:control_2\ ,
            control_1 => \PwmPiezo:PWMUDB:control_1\ ,
            control_0 => \PwmPiezo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \TimerMainTick:TimerUDB:control_7\ ,
            control_6 => \TimerMainTick:TimerUDB:control_6\ ,
            control_5 => \TimerMainTick:TimerUDB:control_5\ ,
            control_4 => \TimerMainTick:TimerUDB:control_4\ ,
            control_3 => \TimerMainTick:TimerUDB:control_3\ ,
            control_2 => \TimerMainTick:TimerUDB:control_2\ ,
            control_1 => \TimerMainTick:TimerUDB:control_1\ ,
            control_0 => \TimerMainTick:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UartDebug:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UartDebug:Net_9\ ,
            load => \UartDebug:BUART:rx_counter_load\ ,
            count_6 => \UartDebug:BUART:rx_count_6\ ,
            count_5 => \UartDebug:BUART:rx_count_5\ ,
            count_4 => \UartDebug:BUART:rx_count_4\ ,
            count_3 => \UartDebug:BUART:rx_count_3\ ,
            count_2 => \UartDebug:BUART:rx_count_2\ ,
            count_1 => \UartDebug:BUART:rx_count_1\ ,
            count_0 => \UartDebug:BUART:rx_count_0\ ,
            tc => \UartDebug:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110100"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UartXbee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            load => \UartXbee:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UartXbee:BUART:rx_count_2\ ,
            count_1 => \UartXbee:BUART:rx_count_1\ ,
            count_0 => \UartXbee:BUART:rx_count_0\ ,
            tc => \UartXbee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110100"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =IsrMainTick
        PORT MAP (
            interrupt => Net_123 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =IsrMotionSensor
        PORT MAP (
            interrupt => Net_220 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\AdcSar:IRQ\
        PORT MAP (
            interrupt => Net_192 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UartDebug:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_162 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UartDebug:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_161 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UartXbee:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_110 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UartXbee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    3 :    5 :    8 :  37.50%
 Analog domain clock dividers :    1 :    3 :    4 :  25.00%
                         Pins :   18 :   52 :   70 :  25.71%
                   Macrocells :   63 :  129 :  192 :  32.81%
                Unique Pterms :   93 :  291 :  384 :  24.22%
                 Total Pterms :  114 :      :      : 
               Datapath Cells :   11 :   13 :   24 :  45.83%
                 Status Cells :    7 :   17 :   24 :  29.17%
         Control/Count7 Cells :    5 :   19 :   24 :  20.83%
                   Sync Cells :    1 :   67 :   68 :   1.47%
                         Drqs :    0 :   24 :   24 :   0.00%
                   Interrupts :    7 :   25 :   32 :  21.88%
           VIDAC Fixed Blocks :    0 :    1 :    1 :   0.00%
      Comparator Fixed Blocks :    0 :    2 :    2 :   0.00%
             CapSense Buffers :    0 :    2 :    2 :   0.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    0 :    4 :    4 :   0.00%
             USB Fixed Blocks :    0 :    1 :    1 :   0.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
             SAR Fixed Blocks :    1 :    0 :    1 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.108ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.486ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)]: PinBattVolt(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: PinLedGreen(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)]: PinLedOrange(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)]: PinLedRed(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)]: PinLightFront(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)]: PinLightRear(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)]: PinLightSkirting(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)]: PinMotionSensor(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)]: PinPwmMotor(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)]: PinPwmPiezo(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)]: PinUartDebugRx(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)]: PinUartDebugTx(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)]: PinUartXbeeRx(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)]: PinUartXbeeTx(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)]: PinXbeeSleep(0) (fixed)
SAR[0]@[FFB(SAR,0)]: \AdcSar:ADC_SAR\
Vref[1]@[FFB(Vref,1)]: \AdcSar:vRef_Vdda\
Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)]: PinBattVolt(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: PinLedGreen(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)]: PinLedOrange(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)]: PinLedRed(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)]: PinLightFront(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)]: PinLightRear(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)]: PinLightSkirting(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)]: PinMotionSensor(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)]: PinPwmMotor(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)]: PinPwmPiezo(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)]: PinUartDebugRx(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)]: PinUartDebugTx(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)]: PinUartXbeeRx(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)]: PinUartXbeeTx(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)]: PinXbeeSleep(0) (fixed)
SAR[0]@[FFB(SAR,0)]: \AdcSar:ADC_SAR\
Vref[1]@[FFB(Vref,1)]: \AdcSar:vRef_Vdda\

Analog Placement phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_184 => (GPIO P0[2] (014)) (SAR0 Vp (669)) 
Route#005: 
  (SAR0 Vp (669)) [SAR vplus wire L [713]] 
    (SAR vplus sw L__2a (678)) [SAR vplus sw L__2b [257]] (SAR vplus sw L__2c (679)##) [AGL[6] [542]] 
    (GPIO P0[2] Sw__1c (020)##) [GPIO P0[2] Sw__1b [005]] (GPIO P0[2] Sw__1a (019)) [GPIO P0[2] Wire [539]] 
    (GPIO P0[2] (014)) 
Connect Signal: \AdcSar:Net_126\ => (SAR0 Vn (670)) (SAR0 vrefhi_out (671)) 
Route#006: 
  (SAR0 vrefhi_out (671)) [SAR vrefhi_out wire L [715]] 
    (SAR vminus sw L__7c (711)##) [SAR vminus sw L__7b [273]] (SAR vminus sw L__7a (710)) [SAR vminus wire L [714]] 
    (SAR0 Vn (670)) 
Connect Signal: \AdcSar:Net_215\ => (SAR0 extvref (672)) 
Route#007: 
  (SAR0 extvref (672)) 
Connect Signal: \AdcSar:Net_248\ => (SAR0 vref (673)) (VRef Block Vdda/2 (1183)) 
Route#008: 
  (VRef Block Vdda/2 (1183)) [Vdda/2 [773]] 
    (Vdda v Vdda/2 Mux__1c (1234)!!) [Vdda v Vdda/2 Mux__1b [495]] (Vdda v Vdda/2 Mux__1a (1233)) [vref6 [724]] 
    (vref6 sar0 Sw (725)) [vref6 sar0 [722]] 
    (SAR vref sw L__3c (721)!!) [SAR vref sw L__3b [278]] (SAR vref sw L__3a (720)) [SAR vref wire L [716]] 
    (SAR0 vref (673)) 
Analog Routing phase: Elapsed time ==> 1s.799ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.05
                   Pterms :            5.10
               Macrocells :            3.15
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.430ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 811, final cost is 469 (42.17% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       6.73 :       4.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_75 * !\UartXbee:BUART:rx_state_0\ * 
              !\UartXbee:BUART:rx_state_3\ * !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * 
              \UartXbee:BUART:rx_last\
            + !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_address_detected\
            + !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UartXbee:BUART:rx_state_2\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UartXbee:BUART:rx_load_fifo\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * 
              !\UartXbee:BUART:rx_state_3\ * \UartXbee:BUART:rx_state_2\ * 
              !MODIN2_1 * !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UartXbee:BUART:rx_state_0\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=\UartXbee:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UartXbee:BUART:rx_state_3\ (fanout=7)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN2_1, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_1\ * MODIN2_0
            + Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_0\ * MODIN2_0
            + \UartXbee:BUART:rx_count_2\ * MODIN2_1
            + \UartXbee:BUART:rx_count_1\ * \UartXbee:BUART:rx_count_0\ * 
              MODIN2_1
        );
        Output = MODIN2_1 (fanout=4)

    [McSlotId=1]:     MacroCell: Name=MODIN2_0, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_1\ * MODIN2_0
            + !Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_0\ * MODIN2_0
            + Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_1\ * !MODIN2_0
            + Net_75 * !\UartXbee:BUART:rx_count_2\ * 
              !\UartXbee:BUART:rx_count_0\ * !MODIN2_0
        );
        Output = MODIN2_0 (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UartXbee:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        load => \UartXbee:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UartXbee:BUART:rx_count_2\ ,
        count_1 => \UartXbee:BUART:rx_count_1\ ,
        count_0 => \UartXbee:BUART:rx_count_0\ ,
        tc => \UartXbee:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110100"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
synccell: Name =ClockBlock_1k__SYNC
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
datapathcell: Name =\PwmPiezo:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_26 ,
        cs_addr_2 => \PwmPiezo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PwmPiezo:PWMUDB:runmode_enable\ ,
        chain_out => \PwmPiezo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PwmPiezo:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_64, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmPiezo:PWMUDB:ctrl_enable\ * !\PwmPiezo:PWMUDB:cmp1_less\ * 
              !\PwmPiezo:PWMUDB:cmp1_eq\
        );
        Output = Net_64 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\PwmPiezo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PwmPiezo:PWMUDB:cmp1_less\ * !\PwmPiezo:PWMUDB:cmp1_eq\
        );
        Output = \PwmPiezo:PWMUDB:prevCompare1\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\PwmPiezo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PwmPiezo:PWMUDB:cmp1_less\ * !\PwmPiezo:PWMUDB:cmp1_eq\ * 
              !\PwmPiezo:PWMUDB:prevCompare1\
        );
        Output = \PwmPiezo:PWMUDB:status_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\PwmPiezo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmPiezo:PWMUDB:ctrl_enable\
        );
        Output = \PwmPiezo:PWMUDB:runmode_enable\ (fanout=2)
}

datapathcell: Name =\PwmPiezo:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_26 ,
        cs_addr_2 => \PwmPiezo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PwmPiezo:PWMUDB:runmode_enable\ ,
        ce0_comb => \PwmPiezo:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PwmPiezo:PWMUDB:cmp1_less\ ,
        z0_comb => \PwmPiezo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PwmPiezo:PWMUDB:status_3\ ,
        chain_in => \PwmPiezo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PwmPiezo:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PwmPiezo:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_26 ,
        status_5 => \PwmPiezo:PWMUDB:status_5\ ,
        status_3 => \PwmPiezo:PWMUDB:status_3\ ,
        status_2 => \PwmPiezo:PWMUDB:tc_i\ ,
        status_0 => \PwmPiezo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PwmPiezo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PwmPiezo:PWMUDB:ctrl_enable\ ,
        control_6 => \PwmPiezo:PWMUDB:control_6\ ,
        control_5 => \PwmPiezo:PWMUDB:control_5\ ,
        control_4 => \PwmPiezo:PWMUDB:control_4\ ,
        control_3 => \PwmPiezo:PWMUDB:control_3\ ,
        control_2 => \PwmPiezo:PWMUDB:control_2\ ,
        control_1 => \PwmPiezo:PWMUDB:control_1\ ,
        control_0 => \PwmPiezo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              !\UartXbee:BUART:rx_count_0\
        );
        Output = \UartXbee:BUART:rx_bitclk_enable\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\UartDebug:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_fifo_notfull\
        );
        Output = \UartDebug:BUART:tx_status_2\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75
        );
        Output = \UartXbee:BUART:rx_last\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UartXbee:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartXbee:BUART:rx_load_fifo\ * \UartXbee:BUART:rx_fifofull\
        );
        Output = \UartXbee:BUART:rx_status_4\ (fanout=1)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * !MODIN2_1 * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_status_3\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_counter_load\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UartXbee:BUART:rx_state_0\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_state_stop1_reg\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UartDebug:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartDebug:BUART:rx_fifonotempty\ * 
              \UartDebug:BUART:rx_state_stop1_reg\
        );
        Output = \UartDebug:BUART:rx_status_5\ (fanout=1)
}

datapathcell: Name =\UartXbee:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        cs_addr_2 => \UartXbee:BUART:rx_address_detected\ ,
        cs_addr_1 => \UartXbee:BUART:rx_state_0\ ,
        cs_addr_0 => \UartXbee:BUART:rx_bitclk_enable\ ,
        route_si => MODIN2_1 ,
        f0_load => \UartXbee:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UartXbee:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UartXbee:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
datapathcell: Name =\TimerMainTick:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TimerMainTick:TimerUDB:control_7\ ,
        cs_addr_0 => \TimerMainTick:TimerUDB:per_zero\ ,
        z0_comb => \TimerMainTick:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TimerMainTick:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TimerMainTick:TimerUDB:status_2\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

statusicell: Name =\TimerMainTick:TimerUDB:nrstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \TimerMainTick:TimerUDB:status_3\ ,
        status_2 => \TimerMainTick:TimerUDB:status_2\ ,
        status_0 => \TimerMainTick:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\PwmMotor:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PwmMotor:PWMUDB:final_kill_reg\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PwmMotor:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PwmMotor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PwmMotor:PWMUDB:runmode_enable\ ,
        chain_out => \PwmMotor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PwmMotor:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PwmMotor:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_5 => \PwmMotor:PWMUDB:status_5\ ,
        status_3 => \PwmMotor:PWMUDB:status_3\ ,
        status_2 => \PwmMotor:PWMUDB:tc_i\ ,
        status_0 => \PwmMotor:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UartXbee:BUART:txn\ * \UartXbee:BUART:tx_state_1\ * 
              !\UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:txn\ * \UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_shift_out\ * !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_state_2\ * !\UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_shift_out\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * \UartXbee:BUART:tx_counter_dp\
        );
        Output = \UartXbee:BUART:txn\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * !\UartXbee:BUART:tx_counter_dp\
            + \UartXbee:BUART:tx_state_0\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_address_detected\ (fanout=8)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_fifo_empty\ * !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_0\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_70, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:txn\
        );
        Output = Net_70 (fanout=1)
}

datapathcell: Name =\UartXbee:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        cs_addr_2 => \UartXbee:BUART:tx_state_1\ ,
        cs_addr_1 => \UartXbee:BUART:tx_state_0\ ,
        cs_addr_0 => \UartXbee:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UartXbee:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UartXbee:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UartXbee:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UartXbee:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        status_5 => \UartXbee:BUART:rx_status_5\ ,
        status_4 => \UartXbee:BUART:rx_status_4\ ,
        status_3 => \UartXbee:BUART:rx_status_3\ ,
        interrupt => Net_110 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_state_2\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * !\UartXbee:BUART:tx_counter_dp\
        );
        Output = \UartXbee:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\UartDebug:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_counter_load\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UartDebug:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartDebug:BUART:rx_load_fifo\ * \UartDebug:BUART:rx_fifofull\
        );
        Output = \UartDebug:BUART:rx_status_4\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UartDebug:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_bitclk_dp\
        );
        Output = \UartDebug:BUART:tx_bitclk_enable_pre\ (fanout=1)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_state_2\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * !\UartDebug:BUART:tx_counter_dp\
        );
        Output = \UartDebug:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\PwmMotor:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PwmMotor:PWMUDB:final_kill_reg\
        );
        Output = \PwmMotor:PWMUDB:status_5\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\PwmPiezo:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PwmPiezo:PWMUDB:final_kill_reg\
        );
        Output = \PwmPiezo:PWMUDB:status_5\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\TimerMainTick:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerMainTick:TimerUDB:control_7\ * 
              \TimerMainTick:TimerUDB:per_zero\
        );
        Output = \TimerMainTick:TimerUDB:status_tc\ (fanout=1)
}

datapathcell: Name =\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UartDebug:Net_9\ ,
        cs_addr_0 => \UartDebug:BUART:counter_load_not\ ,
        cl0_comb => \UartDebug:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UartDebug:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UartDebug:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UartDebug:Net_9\ ,
        status_5 => \UartDebug:BUART:rx_status_5\ ,
        status_4 => \UartDebug:BUART:rx_status_4\ ,
        status_3 => \UartDebug:BUART:rx_status_3\ ,
        interrupt => Net_162 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\PwmPiezo:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_26) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PwmPiezo:PWMUDB:final_kill_reg\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_bitclk_dp\
        );
        Output = \UartDebug:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_3\ * \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:pollcount_1\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_status_3\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UartDebug:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UartDebug:BUART:rx_state_0\ * \UartDebug:BUART:rx_state_3\ * 
              \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_state_stop1_reg\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UartDebug:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_1\ * 
              !\UartDebug:BUART:rx_count_0\
        );
        Output = \UartDebug:BUART:rx_bitclk_enable\ (fanout=6)

    [McSlotId=3]:     MacroCell: Name=\UartDebug:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_160
        );
        Output = \UartDebug:BUART:rx_last\ (fanout=1)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_address_detected\
            + !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
            + !\UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !Net_160 * 
              !\UartDebug:BUART:rx_address_detected\ * 
              \UartDebug:BUART:rx_last\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_5\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_4\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_state_2\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UartDebug:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_3\ * !\UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_5\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_4\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_load_fifo\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UartDebug:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              !\UartDebug:BUART:rx_state_3\ * \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:pollcount_1\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_5\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_4\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_state_0\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=\UartDebug:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:rx_state_0\ * 
              \UartDebug:BUART:rx_bitclk_enable\ * 
              \UartDebug:BUART:rx_state_3\ * \UartDebug:BUART:rx_state_2\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_5\ * 
              !\UartDebug:BUART:rx_address_detected\
            + \UartDebug:BUART:rx_state_0\ * !\UartDebug:BUART:rx_state_3\ * 
              !\UartDebug:BUART:rx_state_2\ * !\UartDebug:BUART:rx_count_6\ * 
              !\UartDebug:BUART:rx_count_4\ * 
              !\UartDebug:BUART:rx_address_detected\
        );
        Output = \UartDebug:BUART:rx_state_3\ (fanout=7)
}

datapathcell: Name =\UartDebug:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UartDebug:Net_9\ ,
        cs_addr_2 => \UartDebug:BUART:rx_address_detected\ ,
        cs_addr_1 => \UartDebug:BUART:rx_state_0\ ,
        cs_addr_0 => \UartDebug:BUART:rx_bitclk_enable\ ,
        route_si => \UartDebug:BUART:pollcount_1\ ,
        f0_load => \UartDebug:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UartDebug:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UartDebug:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UartDebug:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UartDebug:Net_9\ ,
        load => \UartDebug:BUART:rx_counter_load\ ,
        count_6 => \UartDebug:BUART:rx_count_6\ ,
        count_5 => \UartDebug:BUART:rx_count_5\ ,
        count_4 => \UartDebug:BUART:rx_count_4\ ,
        count_3 => \UartDebug:BUART:rx_count_3\ ,
        count_2 => \UartDebug:BUART:rx_count_2\ ,
        count_1 => \UartDebug:BUART:rx_count_1\ ,
        count_0 => \UartDebug:BUART:rx_count_0\ ,
        tc => \UartDebug:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110100"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_43, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmMotor:PWMUDB:ctrl_enable\ * \PwmMotor:PWMUDB:compare1\
        );
        Output = Net_43 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\PwmMotor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmMotor:PWMUDB:compare1\
        );
        Output = \PwmMotor:PWMUDB:prevCompare1\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\PwmMotor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmMotor:PWMUDB:ctrl_enable\
        );
        Output = \PwmMotor:PWMUDB:runmode_enable\ (fanout=2)

    [McSlotId=3]:     MacroCell: Name=\PwmMotor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PwmMotor:PWMUDB:compare1\ * !\PwmMotor:PWMUDB:prevCompare1\
        );
        Output = \PwmMotor:PWMUDB:status_0\ (fanout=1)
}

datapathcell: Name =\PwmMotor:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PwmMotor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PwmMotor:PWMUDB:runmode_enable\ ,
        cl0_comb => \PwmMotor:PWMUDB:compare1\ ,
        z0_comb => \PwmMotor:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PwmMotor:PWMUDB:status_3\ ,
        chain_in => \PwmMotor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PwmMotor:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PwmMotor:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PwmMotor:PWMUDB:ctrl_enable\ ,
        control_6 => \PwmMotor:PWMUDB:control_6\ ,
        control_5 => \PwmMotor:PWMUDB:control_5\ ,
        control_4 => \PwmMotor:PWMUDB:control_4\ ,
        control_3 => \PwmMotor:PWMUDB:control_3\ ,
        control_2 => \PwmMotor:PWMUDB:control_2\ ,
        control_1 => \PwmMotor:PWMUDB:control_1\ ,
        control_0 => \PwmMotor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_123, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TimerMainTick:TimerUDB:control_7\ * 
              \TimerMainTick:TimerUDB:per_zero\
        );
        Output = Net_123 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartXbee:BUART:rx_fifonotempty\ * 
              \UartXbee:BUART:rx_state_stop1_reg\
        );
        Output = \UartXbee:BUART:rx_status_5\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_bitclk_dp\
        );
        Output = \UartXbee:BUART:tx_bitclk_enable_pre\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UartXbee:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_fifo_notfull\
        );
        Output = \UartXbee:BUART:tx_status_2\ (fanout=1)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_bitclk_dp\
        );
        Output = \UartXbee:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        cs_addr_0 => \UartXbee:BUART:counter_load_not\ ,
        cl0_comb => \UartXbee:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UartXbee:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UartXbee:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        status_3 => \UartXbee:BUART:tx_fifo_notfull\ ,
        status_2 => \UartXbee:BUART:tx_status_2\ ,
        status_1 => \UartXbee:BUART:tx_fifo_empty\ ,
        status_0 => \UartXbee:BUART:tx_status_0\ ,
        interrupt => Net_109 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \TimerMainTick:TimerUDB:control_7\ ,
        control_6 => \TimerMainTick:TimerUDB:control_6\ ,
        control_5 => \TimerMainTick:TimerUDB:control_5\ ,
        control_4 => \TimerMainTick:TimerUDB:control_4\ ,
        control_3 => \TimerMainTick:TimerUDB:control_3\ ,
        control_2 => \TimerMainTick:TimerUDB:control_2\ ,
        control_1 => \TimerMainTick:TimerUDB:control_1\ ,
        control_0 => \TimerMainTick:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UartDebug:BUART:txn\ * \UartDebug:BUART:tx_state_1\ * 
              !\UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:txn\ * \UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_shift_out\ * !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_state_2\ * !\UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_shift_out\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * \UartDebug:BUART:tx_counter_dp\
        );
        Output = \UartDebug:BUART:txn\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\UartDebug:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * !\UartDebug:BUART:tx_counter_dp\
            + \UartDebug:BUART:tx_state_0\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\UartDebug:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:rx_address_detected\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_fifo_empty\ * 
              !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_0\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UartDebug:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UartDebug:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_155, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:txn\
        );
        Output = Net_155 (fanout=1)
}

datapathcell: Name =\UartDebug:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UartDebug:Net_9\ ,
        cs_addr_2 => \UartDebug:BUART:tx_state_1\ ,
        cs_addr_1 => \UartDebug:BUART:tx_state_0\ ,
        cs_addr_0 => \UartDebug:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UartDebug:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UartDebug:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UartDebug:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UartDebug:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UartDebug:Net_9\ ,
        status_3 => \UartDebug:BUART:tx_fifo_notfull\ ,
        status_2 => \UartDebug:BUART:tx_status_2\ ,
        status_1 => \UartDebug:BUART:tx_fifo_empty\ ,
        status_0 => \UartDebug:BUART:tx_status_0\ ,
        interrupt => Net_161 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:pollcount_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_1\ * 
              Net_160 * \UartDebug:BUART:pollcount_0\
            + !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_0\ * 
              Net_160 * \UartDebug:BUART:pollcount_0\
            + \UartDebug:BUART:rx_count_2\ * \UartDebug:BUART:pollcount_1\
            + \UartDebug:BUART:rx_count_1\ * \UartDebug:BUART:rx_count_0\ * 
              \UartDebug:BUART:pollcount_1\
        );
        Output = \UartDebug:BUART:pollcount_1\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\UartDebug:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_1\ * 
              !Net_160 * \UartDebug:BUART:pollcount_0\
            + !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_1\ * 
              Net_160 * !\UartDebug:BUART:pollcount_0\
            + !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_0\ * 
              !Net_160 * \UartDebug:BUART:pollcount_0\
            + !\UartDebug:BUART:rx_count_2\ * !\UartDebug:BUART:rx_count_0\ * 
              Net_160 * !\UartDebug:BUART:pollcount_0\
        );
        Output = \UartDebug:BUART:pollcount_0\ (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =IsrMotionSensor
        PORT MAP (
            interrupt => Net_220 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\AdcSar:IRQ\
        PORT MAP (
            interrupt => Net_192 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(18)] 
    interrupt: Name =\UartDebug:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_162 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(19)] 
    interrupt: Name =\UartDebug:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_161 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =IsrMainTick
        PORT MAP (
            interrupt => Net_123 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\UartXbee:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_110 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\UartXbee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = PinBattVolt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_184 ,
        pad => PinBattVolt(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PinLightFront(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLightFront(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PinLightRear(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLightRear(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PinLightSkirting(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLightSkirting(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = PinXbeeSleep(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinXbeeSleep(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PinUartXbeeTx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_70 ,
        pad => PinUartXbeeTx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PinUartXbeeRx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_75 ,
        pad => PinUartXbeeRx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PinLedRed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedRed(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PinLedOrange(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedOrange(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PinLedGreen(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedGreen(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=4]: 
Pin : Name = PinPwmPiezo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_64 ,
        pad => PinPwmPiezo(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 generates interrupt for logical port:
    logicalport: Name =PinMotionSensor
        PORT MAP (
            interrupt => Net_220 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "1425177d-0d0e-4468-8bcc-e638e5509a9b"
            init_dr_st = "0"
            input_sync = "1"
            intr_mode = "01"
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            output_conn = "0"
            output_sync = "0"
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = PinMotionSensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinMotionSensor(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PinUartDebugTx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_155 ,
        pad => PinUartDebugTx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PinUartDebugRx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_160 ,
        pad => PinUartDebugRx(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = PinPwmMotor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_43 ,
        pad => PinPwmMotor(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_26 ,
            dclk_0 => Net_26_local ,
            aclk_glb_0 => \AdcSar:Net_221\ ,
            aclk_0 => \AdcSar:Net_221_local\ ,
            clk_a_dig_glb_0 => \AdcSar:Net_221_adig\ ,
            clk_a_dig_0 => \AdcSar:Net_221_adig_local\ ,
            dclk_glb_1 => \UartDebug:Net_9\ ,
            dclk_1 => \UartDebug:Net_9_local\ ,
            dclk_glb_2 => \UartXbee:Net_9\ ,
            dclk_2 => \UartXbee:Net_9_local\ );
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,1)]: 
    vrefcell: Name =\AdcSar:vRef_Vdda\
        PORT MAP (
            vout => \AdcSar:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\AdcSar:ADC_SAR\
        PORT MAP (
            vplus => Net_184 ,
            vminus => \AdcSar:Net_126\ ,
            ext_pin => \AdcSar:Net_215\ ,
            vrefhi_out => \AdcSar:Net_126\ ,
            vref => \AdcSar:Net_248\ ,
            clock => \AdcSar:Net_221\ ,
            pump_clock => \AdcSar:Net_221\ ,
            sof_udb => __ONE__ ,
            irq => \AdcSar:Net_252\ ,
            data_out_udb_11 => \AdcSar:Net_207_11\ ,
            data_out_udb_10 => \AdcSar:Net_207_10\ ,
            data_out_udb_9 => \AdcSar:Net_207_9\ ,
            data_out_udb_8 => \AdcSar:Net_207_8\ ,
            data_out_udb_7 => \AdcSar:Net_207_7\ ,
            data_out_udb_6 => \AdcSar:Net_207_6\ ,
            data_out_udb_5 => \AdcSar:Net_207_5\ ,
            data_out_udb_4 => \AdcSar:Net_207_4\ ,
            data_out_udb_3 => \AdcSar:Net_207_3\ ,
            data_out_udb_2 => \AdcSar:Net_207_2\ ,
            data_out_udb_1 => \AdcSar:Net_207_1\ ,
            data_out_udb_0 => \AdcSar:Net_207_0\ ,
            eof_udb => Net_192 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(TimingFault,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+----------------
   0 |   2 |     * |      NONE |      HI_Z_ANALOG |      PinBattVolt(0) | Analog(Net_184)
     |   4 |     * |      NONE |         CMOS_OUT |    PinLightFront(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     PinLightRear(0) | 
     |   6 |     * |      NONE |         CMOS_OUT | PinLightSkirting(0) | 
-----+-----+-------+-----------+------------------+---------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     PinXbeeSleep(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |    PinUartXbeeTx(0) | In(Net_70)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    PinUartXbeeRx(0) | FB(Net_75)
     |   5 |     * |      NONE |         CMOS_OUT |        PinLedRed(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     PinLedOrange(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      PinLedGreen(0) | 
-----+-----+-------+-----------+------------------+---------------------+----------------
   4 |   4 |     * |      NONE |         CMOS_OUT |      PinPwmPiezo(0) | In(Net_64)
-----+-----+-------+-----------+------------------+---------------------+----------------
   6 |   1 |     * |    RISING |     HI_Z_DIGITAL |  PinMotionSensor(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |   PinUartDebugTx(0) | In(Net_155)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |   PinUartDebugRx(0) | FB(Net_160)
-----+-----+-------+-----------+------------------+---------------------+----------------
  12 |   6 |     * |      NONE |         CMOS_OUT |      PinPwmMotor(0) | In(Net_43)
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0040: The pin named PinBattVolt(0) at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named PinLightFront(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named PinLightRear(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0039: The pin named PinLightSkirting(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0038: The pin named PinPwmMotor(0) at location P12[6] prevents usage of special purposes: SIO. (App=cydsfit)
Info: plm.M0037: 
      Certain internal analog resources use the following pins for preferred routing: P0[2], P0[4], P0[5], P0[6], P12[6].
      Please check the "Final Placement Details" section of the report file (Skateboard Motherboard.rpt) to see what resources are impacted by your pin selections.
     (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.011ms
Digital Placement phase: Elapsed time ==> 0s.920ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.910ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.430ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Skateboard Motherboard_timing.html
Static timing analysis phase: Elapsed time ==> 1s.457ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.647ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.915ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.010ms
API generation phase: Elapsed time ==> 2s.386ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.002ms
