name: reorder_stream
description: stream reordering test
should_fail: 0
tags: 11.4.14.2
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-11/11.4.14.2--reorder_stream.sv
incdirs: 
top_module: 
rc: 0

module top;
	wire signed [31:0] a = {"A", "B", "C", "D"};
	reg signed [31:0] b;
	initial begin
		begin : sv2v_autoblock_0
			reg [31:0] _sv2v_strm_1922B_inp;
			reg [31:0] _sv2v_strm_1922B_out;
			integer _sv2v_strm_1922B_idx;
			integer _sv2v_strm_1922B_bas;
			_sv2v_strm_1922B_inp = a;
			for (_sv2v_strm_1922B_idx = 0; (_sv2v_strm_1922B_idx <= 23); _sv2v_strm_1922B_idx = (_sv2v_strm_1922B_idx + 8))
				_sv2v_strm_1922B_out[(31 - _sv2v_strm_1922B_idx)-:8] = _sv2v_strm_1922B_inp[_sv2v_strm_1922B_idx+:8];
			_sv2v_strm_1922B_bas = _sv2v_strm_1922B_idx;
			for (_sv2v_strm_1922B_idx = 0; (_sv2v_strm_1922B_idx < (32 - _sv2v_strm_1922B_bas)); _sv2v_strm_1922B_idx = (_sv2v_strm_1922B_idx + 1))
				_sv2v_strm_1922B_out[_sv2v_strm_1922B_idx] = _sv2v_strm_1922B_inp[(_sv2v_strm_1922B_idx + _sv2v_strm_1922B_bas)];
			b = _sv2v_strm_1922B_out;
		end
	end
endmodule
