/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

/* clang-format off */
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable0__setinten15( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable0__setinten15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable0__clrinten15( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable0__clrinten15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable1__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable1__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable1__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable1__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable1__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable1__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable1__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable1__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable2__setinten15( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable2__setinten15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable2__clrinten15( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable2__clrinten15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable3__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable3__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable3__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable3__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable3__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable3__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable3__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable3__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable3__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable3__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable3__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable3__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable3__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable3__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable3__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable3__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable3__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable3__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable3__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable3__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable3__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable3__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable3__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable3__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable3__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable3__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable3__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable3__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable4__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable4__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable4__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable4__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable4__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable4__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable4__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable4__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable4__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable4__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable4__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable4__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable4__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable4__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable4__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable4__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable4__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable4__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable4__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable4__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable4__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable4__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable4__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable4__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable4__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable4__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable4__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable4__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable5__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable5__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable5__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable5__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable5__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable5__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable5__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable5__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable5__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable5__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable5__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable5__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable5__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable5__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable5__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable5__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable5__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable5__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable5__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable5__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable5__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable5__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable5__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable5__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable5__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable5__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable5__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable5__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable6__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable6__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable6__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable6__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable6__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable6__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable6__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable6__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable6__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable6__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable6__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable6__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable6__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable6__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable6__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable6__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable6__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable6__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable6__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable6__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable6__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable6__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable6__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable6__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable6__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable6__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable6__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable6__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable7__setinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable7__setinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable7__clrinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable7__clrinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable8__setinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable8__setinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable8__clrinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable8__clrinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable9__setinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable9__setinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable9__clrinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable9__clrinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable10__setinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable10__setinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable10__clrinten14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable10__clrinten14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable11__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable11__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable11__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable11__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable12__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable12__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable12__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable12__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable13__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable13__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable13__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable13__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable14__setinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable14__setinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable14__clrinten11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable14__clrinten11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable15__setinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable15__setinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable15__setinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable15__setinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable15__setinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable15__setinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__setintenable15__setinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__setintenable15__setinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable15__clrinten7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable15__clrinten7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable15__clrinten8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable15__clrinten8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable15__clrinten9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable15__clrinten9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__clrintenable15__clrinten10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__clrintenable15__clrinten10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat10( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat12( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat13( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat14( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat0__stat15( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr0__clr15( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr0__clr15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat1__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat1__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr1__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr1__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr1__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr1__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat10( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat12( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat13( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat14( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat2__stat15( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr2__clr15( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr2__clr15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat3__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat3__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat3__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat3__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat3__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat3__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat3__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr3__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr3__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr3__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr3__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr3__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr3__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr3__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr3__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr3__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr3__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr3__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr3__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr3__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr3__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat4__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat4__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat4__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat4__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat4__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat4__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat4__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr4__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr4__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr4__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr4__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr4__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr4__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr4__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr4__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr4__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr4__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr4__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr4__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr4__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr4__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat5__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat5__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat5__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat5__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat5__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat5__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat5__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr5__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr5__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr5__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr5__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr5__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr5__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr5__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr5__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr5__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr5__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr5__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr5__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr5__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr5__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat6__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat6__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat6__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat6__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat6__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat6__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat6__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr6__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr6__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr6__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr6__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr6__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr6__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr6__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr6__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr6__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr6__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr6__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr6__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr6__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr6__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat10( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat12( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat13( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat7__stat14( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr7__clr14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr7__clr14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat12( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat13( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat8__stat14( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr8__clr14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr8__clr14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat12( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat13( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat9__stat14( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr9__clr14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr9__clr14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat12( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat13( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat10__stat14( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr12( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr13( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr10__clr14( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr10__clr14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat10( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat11__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr11__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr11__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat10( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat12__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr12__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr12__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat10( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat13__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr13__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr13__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat0( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat1( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat2( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat3( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat4( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat5( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat6( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat10( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat14__stat11( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr4( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr5( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr6( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr14__clr11( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr14__clr11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intstat15__stat7( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat15__stat8( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat15__stat9( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intstat15__stat10( uint32_t *reg_val );
uint32_t get_umac3_fld_interrupts0__intclr15__clr7( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr15__clr7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr15__clr8( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr15__clr8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr15__clr9( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr15__clr9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_interrupts0__intclr15__clr10( uint32_t *reg_val );
uint32_t set_umac3_fld_interrupts0__intclr15__clr10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__version__version( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__lnkstatovrd__rxchsyncovrd0( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__lnkstatovrd__rxchsyncovrd0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__lnkstatovrd__rxchsyncovrd1( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__lnkstatovrd__rxchsyncovrd1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__lnkstatovrd__rxchsyncovrd2( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__lnkstatovrd__rxchsyncovrd2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__lnkstatovrd__rxchsyncovrd3( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__lnkstatovrd__rxchsyncovrd3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chlinkup0( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chlinkup1( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chlinkup2( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chlinkup3( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chmacflt0( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chmacflt1( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chmacflt2( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chmacflt3( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chsigstat0( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chsigstat1( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chsigstat2( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__chsigstat3( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__txidle0( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__txidle1( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__txidle2( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__livelnkstat0__txidle3( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__spare0__spare0( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__spare0__spare0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__spare2__spare2( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__ch0mode__speed( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch0mode__speed( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch0mode__swreset( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch0mode__swreset( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch0mode__chena( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch0mode__chena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch1mode__speed( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch1mode__speed( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch1mode__swreset( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch1mode__swreset( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch1mode__chena( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch1mode__chena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch2mode__speed( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch2mode__speed( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch2mode__swreset( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch2mode__swreset( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch2mode__chena( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch2mode__chena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch3mode__speed( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch3mode__speed( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch3mode__swreset( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch3mode__swreset( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__ch3mode__chena( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__ch3mode__chena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int15( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int14( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int13( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int12( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int11( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int10( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int9( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int8( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int7( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int6( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int5( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int4( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int3( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int2( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int1( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__fint0__ovrd0int0( uint32_t *reg_val );
uint32_t set_umac3_fld_glbl__fint0__ovrd0int0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_glbl__defineid__defineid( uint32_t *reg_val );
uint32_t get_umac3_fld_glbl__productid__productid( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__swreset__swreset0( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__swreset__swreset0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__swreset__swreset1( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__swreset__swreset1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__swreset__swreset2( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__swreset__swreset2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__swreset__swreset3( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__swreset__swreset3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__rdctrl__cntrnum( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__rdctrl__cntrnum( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__rdctrl__channum( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__rdctrl__channum( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__rdctrl__cor( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__rdctrl__cor( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__rdctrl__pr( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__rdctrl__pr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__rdctrl__rsc( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__rdctrl__rsc( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__rdata0__rdata( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__rdata1__rdata( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__rdata2__rdata( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__rdata3__rdata( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__statsrst__clr0( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__statsrst__clr0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__statsrst__clr1( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__statsrst__clr1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__statsrst__clr2( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__statsrst__clr2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__statsrst__clr3( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__statsrst__clr3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__ledinfo0__txactive( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo0__txerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo0__txunderrun( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo0__txpause( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo0__rxactive( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo0__rxcrcerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo0__rxerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo0__rxoverflow( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo0__rxpause( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo1__txactive( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo1__txerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo1__txunderrun( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo1__txpause( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo1__rxactive( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo1__rxcrcerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo1__rxerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo1__rxoverflow( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo1__rxpause( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo2__txactive( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo2__txerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo2__txunderrun( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo2__txpause( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo2__rxactive( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo2__rxcrcerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo2__rxerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo2__rxoverflow( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo2__rxpause( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo3__txactive( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo3__txerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo3__txunderrun( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo3__txpause( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo3__rxactive( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo3__rxcrcerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo3__rxerror( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo3__rxoverflow( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__ledinfo3__rxpause( uint32_t *reg_val );
uint32_t get_umac3_fld_stats0__sts__ch0initdone( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__sts__ch0initdone( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__sts__ch1initdone( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__sts__ch1initdone( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__sts__ch2initdone( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__sts__ch2initdone( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_stats0__sts__ch3initdone( uint32_t *reg_val );
uint32_t set_umac3_fld_stats0__sts__ch3initdone( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__ctrl__txenable( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__ctrl__txenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__ctrl__rxenable( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__ctrl__rxenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__ctrl__swreset( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__ctrl__swreset( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__ctrl__maclpbk( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__ctrl__maclpbk( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__ctrl__faultovrd( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__ctrl__faultovrd( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__ctrl__txdrn( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__ctrl__txdrn( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txconfig__disfcs( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txconfig__disfcs( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txconfig__invfcs( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txconfig__invfcs( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txconfig__ifglength( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txconfig__ifglength( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txconfig__fcfrmgen( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txconfig__fcfrmgen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txconfig__pfcfrmgen( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txconfig__pfcfrmgen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txconfig__prelength( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txconfig__prelength( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txconfig__enfrmpace( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txconfig__enfrmpace( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txconfig__enautodrnonflt( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txconfig__enautodrnonflt( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__rxconfig__disfcschk( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__rxconfig__disfcschk( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__rxconfig__stripfcs( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__rxconfig__stripfcs( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__rxconfig__vlanchk( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__rxconfig__vlanchk( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__rxconfig__promiscuous( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__rxconfig__promiscuous( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__rxconfig__enrxfcdec( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__rxconfig__enrxfcdec( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__rxconfig__prelength( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__rxconfig__prelength( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__rxconfig__filterpf( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__rxconfig__filterpf( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__rxconfig__enearlyeofdet( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__rxconfig__enearlyeofdet( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__maxfrmsize__maxfrmsize( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__maxfrmsize__maxfrmsize( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__maxtxjabsize__maxtxjabsize( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__maxtxjabsize__maxtxjabsize( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__maxrxjabsize__maxrxjabsize( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__maxrxjabsize__maxrxjabsize( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txpfcvec__txpfcvec( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txpfcvec__txpfcvec( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__vlantag1__vlantag1( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__vlantag1__vlantag1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__vlantag2__vlantag2( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__vlantag2__vlantag2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__vlantag3__vlantag3( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__vlantag3__vlantag3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__macaddrlo__macaddr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__macaddrlo__macaddr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__macaddrmid__macaddr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__macaddrmid__macaddr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__macaddrhi__macaddr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__macaddrhi__macaddr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__mchasht1__mchash( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__mchasht1__mchash( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__mchasht2__mchash( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__mchasht2__mchash( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__mchasht3__mchash( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__mchasht3__mchash( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__mchasht4__mchash( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__mchasht4__mchash( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fcfrmgen__fcfrmgen( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fcfrmgen__fcfrmgen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fcdaddrlo__fcdaddr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fcdaddrlo__fcdaddr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fcdaddrmid__fcdaddr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fcdaddrmid__fcdaddr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fcdaddrhi__fcdaddr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fcdaddrhi__fcdaddr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fcsaddrlo__fcsaddr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fcsaddrlo__fcsaddr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fcsaddrmid__fcsaddr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fcsaddrmid__fcsaddr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fcsaddrhi__fcsaddr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fcsaddrhi__fcsaddr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fcpausetime__fcpausetime( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fcpausetime__fcpausetime( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__xoffpausetime__xoffpausetime( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__xoffpausetime__xoffpausetime( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__xonpausetime__xonpausetime( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__xonpausetime__xonpausetime( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txtsinfo__tsid( uint32_t *reg_val );
uint32_t get_umac3_fld_mcmac0__txtsinfo__tsvld( uint32_t *reg_val );
uint32_t get_umac3_fld_mcmac0__tsv0__ts( uint32_t *reg_val );
uint32_t get_umac3_fld_mcmac0__tsv1__ts( uint32_t *reg_val );
uint32_t get_umac3_fld_mcmac0__tsv2__ts( uint32_t *reg_val );
uint32_t get_umac3_fld_mcmac0__tsv3__ts( uint32_t *reg_val );
uint32_t get_umac3_fld_mcmac0__txtsdelta__txtsdelta( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txtsdelta__txtsdelta( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__rxtsdelta__rxtsdelta( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__rxtsdelta__rxtsdelta( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__minframesize__minframesize( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__minframesize__minframesize( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txvlantag__txvlantag( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txvlantag__txvlantag( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fint0__ovrdint10( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fint0__ovrdint10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fint1__ovrdint32( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fint1__ovrdint32( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__fint2__ovrdint654( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__fint2__ovrdint654( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__slotclkcnt__slotclkcnt( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__slotclkcnt__slotclkcnt( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__stompeoperr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__stompeoperr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__txlfault( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__txlfault( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__txrfault( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__txrfault( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__txidle( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__txidle( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__txtestpattern( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__txtestpattern( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__forcerxxoff( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__forcerxxoff( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__txautodraintxdisable( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__txautodraintxdisable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__macdebug0( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__macdebug0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__txvlantagena( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__txvlantagena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__txdebug__ovrdtxdisonpause( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__txdebug__ovrdtxdisonpause( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__spare0__spare0( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__spare0__spare0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_mcmac0__useccntr__useccntr( uint32_t *reg_val );
uint32_t set_umac3_fld_mcmac0__useccntr__useccntr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__ctrl1__txfullthres4ch( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__ctrl1__txfullthres4ch( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__ctrl1__txfullthres2ch( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__ctrl1__txfullthres2ch( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__ctrl1__txfullthres1ch( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__ctrl1__txfullthres1ch( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__ctrl1__s2chmapena( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__ctrl1__s2chmapena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__ctrl2__usepingpongbuff( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__ctrl2__usepingpongbuff( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__ctrl2__updatechmapping( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__ctrl2__updatechmapping( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifolpbk__ench0( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifolpbk__ench0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifolpbk__ench1( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifolpbk__ench1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifolpbk__ench2( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifolpbk__ench2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifolpbk__ench3( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifolpbk__ench3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifolpthrsh__appfifolpthrsh( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifolpthrsh__appfifolpthrsh( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifoportmap0__portmap0( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifoportmap0__portmap0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifoportmap0__portmap1( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifoportmap0__portmap1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifoportmap0__portmap2( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifoportmap0__portmap2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifoportmap0__portmap3( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifoportmap0__portmap3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifoportmap0__portmap0ena( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifoportmap0__portmap0ena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifoportmap0__portmap1ena( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifoportmap0__portmap1ena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifoportmap0__portmap2ena( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifoportmap0__portmap2ena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__appfifoportmap0__portmap3ena( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__appfifoportmap0__portmap3ena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl0__sofmingap0( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl0__sofmingap0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl0__enminframepadding0( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl0__enminframepadding0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl0__minframepadding0( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl0__minframepadding0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl1__sofmingap1( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl1__sofmingap1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl1__enminframepadding1( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl1__enminframepadding1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl1__minframepadding1( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl1__minframepadding1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl2__sofmingap2( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl2__sofmingap2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl2__enminframepadding2( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl2__enminframepadding2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl2__minframepadding2( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl2__minframepadding2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl3__sofmingap3( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl3__sofmingap3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl3__enminframepadding3( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl3__enminframepadding3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__rxfifoctrl3__minframepadding3( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__rxfifoctrl3__minframepadding3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__txfifoctrl0__txthreshold0( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__txfifoctrl0__txthreshold0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__txfifoctrl1__txthreshold1( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__txfifoctrl1__txthreshold1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__txfifoctrl2__txthreshold2( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__txfifoctrl2__txthreshold2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__txfifoctrl3__txthreshold3( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__txfifoctrl3__txthreshold3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__chmap0__slot0chmap( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__chmap0__slot0chmap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__chmap0__slot1chmap( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__chmap0__slot1chmap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__chmap0__slot2chmap( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__chmap0__slot2chmap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__chmap0__slot3chmap( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__chmap0__slot3chmap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__chmap1__slot4chmap( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__chmap1__slot4chmap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__chmap1__slot5chmap( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__chmap1__slot5chmap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__chmap1__slot6chmap( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__chmap1__slot6chmap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__chmap1__slot7chmap( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__chmap1__slot7chmap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__parityctrl__rxparityen( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__parityctrl__rxparityen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__parityctrl__txparityen( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__parityctrl__txparityen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int0( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int1( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int2( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int3( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int4( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int4( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int5( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int5( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int6( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int7( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int7( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int8( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int8( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int9( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int9( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int10( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int10( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int11( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int11( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int12( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int12( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int13( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int13( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int14( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int14( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint0__ovrd0int15( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint0__ovrd0int15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint2__ovrd2int0( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint2__ovrd2int0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__fint2__ovrd2int1( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__fint2__ovrd2int1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__spare1__spare1( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__spare1__spare1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fifoctrl0__spare0__spare0( uint32_t *reg_val );
uint32_t set_umac3_fld_fifoctrl0__spare0__spare0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__ctrl1__reset( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__ctrl1__reset( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__status1__fault( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__mode__mlg( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__mode__mlg( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__mode__pma( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__mode__pma( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__mode__fec( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__mode__fec( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__mlgconfig__mlgconfig( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__mlgconfig__mlgconfig( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__mlgconfig__mlgena( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__mlgconfig__mlgena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__mlgconfig__mlgswreset( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__mlgconfig__mlgswreset( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__mlgconfig__mlgrsfecena( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__mlgconfig__mlgrsfecena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__mlgconfig__mlgaggscrena( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__mlgconfig__mlgaggscrena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__sts1__pcsstatus( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__sts1__hiber( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__sts1__blocklockall( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__sts2__bercount( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__sts2__erroredblocks( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatterna1__testpatterna( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatterna1__testpatterna( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatterna2__testpatterna( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatterna2__testpatterna( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatterna3__testpatterna( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatterna3__testpatterna( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatterna4__testpatterna( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatterna4__testpatterna( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatternb1__testpatternb( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatternb1__testpatternb( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatternb2__testpatternb( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatternb2__testpatternb( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatternb3__testpatternb( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatternb3__testpatternb( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatternb4__testpatternb( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatternb4__testpatternb( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatctrl__datapatternselect( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatctrl__datapatternselect( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatctrl__testpatternselect( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatctrl__testpatternselect( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatctrl__rtestmode( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatctrl__rtestmode( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatctrl__ttestmode( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatctrl__ttestmode( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatctrl__scrambledidle( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__testpatctrl__scrambledidle( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__testpatternerrors__testpatternerrors( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__bercounthi__bercount( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__erroredblockshi__erroredblocks( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__counters0__syncloss( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__counters0__blocklockloss( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__counters1__highber( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__counters1__vlderr( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__counters2__unkerr( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__counters2__invlderr( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__algnstat1__blocklock( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__algnstat1__alignstatus( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__algnstat2__blocklock( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__algnstat3__amlock( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__algnstat4__amlock( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__amctrl__enable( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__amctrl__enable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__amctrl__amenable25g( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__amctrl__amenable25g( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__am0low__am0( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__am0low__am0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__am0hi__am0( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__am0hi__am0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__am1low__am1( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__am1low__am1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__am1hi__am1( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__am1hi__am1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__am2low__am2( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__am2low__am2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__am2hi__am2( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__am2hi__am2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__am3low__am3( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__am3low__am3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__am3hi__am3( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__am3hi__am3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__fint0__ovrdint( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__fint0__ovrdint( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping0__lanemapping0( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping1__lanemapping1( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping2__lanemapping2( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping3__lanemapping3( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping4__lanemapping4( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping5__lanemapping5( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping6__lanemapping6( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping7__lanemapping7( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping8__lanemapping8( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping9__lanemapping9( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping10__lanemapping10( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping11__lanemapping11( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping12__lanemapping12( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping13__lanemapping13( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping14__lanemapping14( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping15__lanemapping15( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping16__lanemapping16( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping17__lanemapping17( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping18__lanemapping18( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__lanemapping19__lanemapping19( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln0__biperrorsln0( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln1__biperrorsln1( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln2__biperrorsln2( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln3__biperrorsln3( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln4__biperrorsln4( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln5__biperrorsln5( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln6__biperrorsln6( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln7__biperrorsln7( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln8__biperrorsln8( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln9__biperrorsln9( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln10__biperrorsln10( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln11__biperrorsln11( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln12__biperrorsln12( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln13__biperrorsln13( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln14__biperrorsln14( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln15__biperrorsln15( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln16__biperrorsln16( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln17__biperrorsln17( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln18__biperrorsln18( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__biperrorsln19__biperrorsln19( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgbiterrorgap__dbgbiterrorgap( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgbiterrorgap__dbgbiterrorgap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgsyncheadgap__dbgsyncheadgap( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgsyncheadgap__dbgsyncheadgap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgcodegrp0__dbgcodegroup( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgcodegrp0__dbgcodegroup( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgcodegrp1__dbgcodegroup( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgcodegrp1__dbgcodegroup( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgcodegrp2__dbgcodegroup( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgcodegrp2__dbgcodegroup( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgcodegrp3__dbgcodegroup( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgcodegrp3__dbgcodegroup( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgcodegrp4__dbgcodegroup( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgcodegrp4__dbgcodegroup( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl2__dbgbiterroren( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl2__dbgbiterroren( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl2__dbgsyncheaderen( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl2__dbgsyncheaderen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl2__dbginsertcode( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl2__dbginsertcode( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgbersmovrd__dbgdisablebermonitor( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgbersmovrd__dbgdisablebermonitor( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgbersmovrd__dbgusecustombervals( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgbersmovrd__dbgusecustombervals( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgbersmovrd__dbgcustomxustimerval( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgbersmovrd__dbgcustomxustimerval( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgbersmovrd__dbgcustombadmaxval( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgbersmovrd__dbgcustombadmaxval( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__spare0__spare0( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__spare0__spare0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgstat2__dbgdeskewoverflow( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgstat1__dbgtxgearboxfifoerr( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgstat1__dbgdeskewoverflow( uint32_t *reg_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl1__ena( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl1__ena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl1__dbgbypassscrambler( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl1__dbgbypassscrambler( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl1__dbguseshorttimer( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl1__dbguseshorttimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl1__dbgfullthreshold( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl1__dbgfullthreshold( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl1__decodetrapsel( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl1__decodetrapsel( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl1__debuglowlatencymode( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl1__debuglowlatencymode( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_hsmcpcs0__dbgctrl1__fecenable( uint32_t *reg_val );
uint32_t set_umac3_fld_hsmcpcs0__dbgctrl1__fecenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ctrl__bypcorrena( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ctrl__bypcorrena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ctrl__bypindiena( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ctrl__bypindiena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__sts__bypcorrabi( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__sts__bypindiabi( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__sts__hiser( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__sts__alignstatus( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__corrcntlo__corrcnt( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__corrcnthi__corrcnt( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__uncorrcntlo__uncorrcnt( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__uncorrcnthi__uncorrcnt( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__lanemapping__lane0intmapnum( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__lanemapping__lane1intmapnum( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__lanemapping__lane2intmapnum( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__lanemapping__lane3intmapnum( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__serlane0lo__serlane0( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__serlane0hi__serlane0( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__serlane1lo__serlane1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__serlane1hi__serlane1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__serlane2lo__serlane2( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__serlane2hi__serlane2( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__serlane3lo__serlane3( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__serlane3hi__serlane3( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__dbgctrl__softreset( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgctrl__softreset( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__dbgctrl__disablefec( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgctrl__disablefec( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__dbgctrl__debuguseshortamp( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgctrl__debuguseshortamp( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__dbgctrl__debugswtestint( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgctrl__debugswtestint( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__dbgctrl__debugcwteststoponfaildis( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgctrl__debugcwteststoponfaildis( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__dbgctrl__alwaysusecl49( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgctrl__alwaysusecl49( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__dbgctrl__neverusecl49( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgctrl__neverusecl49( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__dbgctrl__pcsscrena( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgctrl__pcsscrena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__dbgctrl__mlgscrena( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgctrl__mlgscrena( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__dbgsts__Interrupt( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__dbgsts__amplockstat( uint32_t *reg_val );
uint32_t get_umac3_fld_fecrs0__dbgberintthres__dbgberintthres( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__dbgberintthres__dbgberintthres( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__frcinvalidtimerlo__frcinvalidtimer( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__frcinvalidtimerlo__frcinvalidtimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__frcinvalidtimerhi__frcinvalidtimer( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__frcinvalidtimerhi__frcinvalidtimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__fint0__ovrdint( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__fint0__ovrdint( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__spare0__spare0( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__spare0__spare0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ieeecfg__blena74( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ieeecfg__blena74( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ieeecfg__blrobust( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ieeecfg__blrobust( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ieeecfg__blgainth( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ieeecfg__blgainth( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ieeecfg__bllossth( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ieeecfg__bllossth( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ieeecfg__padval( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ieeecfg__padval( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ieeecfg__enascr( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ieeecfg__enascr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ieeecfg__enapn( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ieeecfg__enapn( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ieeecfg__enaindi2( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ieeecfg__enaindi2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecrs0__ieeecfg__enaindi6( uint32_t *reg_val );
uint32_t set_umac3_fld_fecrs0__ieeecfg__enaindi6( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__fint0__ovrdint( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__fint0__ovrdint( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__fint0__ovrdint1( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__fint0__ovrdint1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__sts__fcblocklock( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__sts__fcability( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__sts__ena( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__cfg__enareq( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__cfg__enareq( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__cfg__enapcserr( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__cfg__enapcserr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__cfg__enaerrcorr( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__cfg__enaerrcorr( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__corrblockscounterhi__corrblockscounter( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__corrblockscounterlo__corrblockscounter( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__uncorrblockscounterhi__uncorrblockscounter( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__uncorrblockscounterlo__uncorrblockscounter( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__stsvl1__fcblocklock( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__corrblockscounterhivl1__corrblockscountervl1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__corrblockscounterlovl1__corrblockscountervl1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__uncorrblockscounterhivl1__uncorrblockscountervl1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__uncorrblockscounterlovl1__uncorrblockscountervl1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__dbgvl1__forceblocklock( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__dbgvl1__forceblocklock( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__dbgvl1__forcebitslip( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__dbgvl1__forcebitslip( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__dbgcorrbitscounterhivl1__corrbitscountervl1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__dbgcorrbitscounterlovl1__corrbitscountervl1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__dbgblockcounthivl1__blockcountvl1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__dbgblockcountlovl1__blockcountvl1( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__dbg__bypscram( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__dbg__bypscram( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__dbg__reset( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__dbg__reset( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__dbg__enarobblocklock( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__dbg__enarobblocklock( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__dbg__forceblocklock( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__dbg__forceblocklock( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__dbg__forcebitslip( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__dbg__forcebitslip( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_fecfc0__dbgcorrbitscounterhi__corrbitscounter( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__dbgcorrbitscounterlo__corrbitscounter( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__dbgblockcounthi__blockcount( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__dbgblockcountlo__blockcount( uint32_t *reg_val );
uint32_t get_umac3_fld_fecfc0__spare0__spare0( uint32_t *reg_val );
uint32_t set_umac3_fld_fecfc0__spare0__spare0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs0__ctrl__anrestart( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs0__ctrl__anrestart( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs0__ctrl__anenable( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs0__ctrl__anenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs0__mradvability__basepg15( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs0__mradvability__basepg15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs0__mradvability__basepg( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs0__mradvability__basepg( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs0__rxconfig__rxconfig( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs0__lnktimer__lnktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs0__lnktimer__lnktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs0__lnktimer2__lnktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs0__lnktimer2__lnktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs0__disperrcnt__disperrcnt( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs0__invcodecnt__invcodecnt( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs0__sts__syncstat( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs0__sts__andone( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs0__fint0__ovrdint( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs0__fint0__ovrdint( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs0__spare1__spare1( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs0__spare1__spare1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs1__ctrl__anrestart( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs1__ctrl__anrestart( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs1__ctrl__anenable( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs1__ctrl__anenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs1__mradvability__basepg15( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs1__mradvability__basepg15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs1__mradvability__basepg( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs1__mradvability__basepg( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs1__rxconfig__rxconfig( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs1__lnktimer__lnktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs1__lnktimer__lnktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs1__lnktimer2__lnktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs1__lnktimer2__lnktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs1__disperrcnt__disperrcnt( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs1__invcodecnt__invcodecnt( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs1__sts__syncstat( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs1__sts__andone( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs1__fint0__ovrdint( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs1__fint0__ovrdint( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs2__ctrl__anrestart( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs2__ctrl__anrestart( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs2__ctrl__anenable( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs2__ctrl__anenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs2__mradvability__basepg15( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs2__mradvability__basepg15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs2__mradvability__basepg( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs2__mradvability__basepg( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs2__rxconfig__rxconfig( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs2__lnktimer__lnktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs2__lnktimer__lnktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs2__lnktimer2__lnktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs2__lnktimer2__lnktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs2__disperrcnt__disperrcnt( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs2__invcodecnt__invcodecnt( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs2__sts__syncstat( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs2__sts__andone( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs2__fint0__ovrdint( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs2__fint0__ovrdint( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs3__ctrl__anrestart( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs3__ctrl__anrestart( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs3__ctrl__anenable( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs3__ctrl__anenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs3__mradvability__basepg15( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs3__mradvability__basepg15( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs3__mradvability__basepg( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs3__mradvability__basepg( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs3__rxconfig__rxconfig( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs3__lnktimer__lnktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs3__lnktimer__lnktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs3__lnktimer2__lnktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs3__lnktimer2__lnktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_lsmcpcs3__disperrcnt__disperrcnt( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs3__invcodecnt__invcodecnt( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs3__sts__syncstat( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs3__sts__andone( uint32_t *reg_val );
uint32_t get_umac3_fld_lsmcpcs3__fint0__ovrdint( uint32_t *reg_val );
uint32_t set_umac3_fld_lsmcpcs3__fint0__ovrdint( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__ansetmode( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__ansetmode( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__andisablepn( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__andisablepn( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__anarbenable( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__anarbenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__antransmiten( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__antransmiten( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__anrestart( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__anrestart( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__anreceiveen( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__anreceiveen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__anrxgbresync( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__anrxgbresync( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__anenable( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__anenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__anbasepage( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__anbasepage( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__anrxgbresyncen( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__anrxgbresyncen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__ctrl1__ansoftrstn( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__ctrl1__ansoftrstn( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__status1__lpanenable( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__status1__anability( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__status1__ancomplete( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__status1__pagerx( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__status1__nploaded( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__tnonce__antnonceforceval( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__tnonce__antnonceforceval( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__tnonce__antnonceforceen( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__tnonce__antnonceforceen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__enonce__anforceenonceval( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__enonce__anforceenonceval( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__enonce__anforceenonceen( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__enonce__anforceenonceen( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__abrctrl1__breaklinktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__abrctrl1__breaklinktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__abrctrl2__breaklinktimer( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__abrctrl2__breaklinktimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__pagetestmaxtimer__pagetestmaxtimer( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__pagetestmaxtimer__pagetestmaxtimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__pagetestmintimer__pagetestmintimer( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__pagetestmintimer__pagetestmintimer( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txbasepagelo__txselector( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txbasepagelo__txselector( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txbasepagelo__txechoednonce( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__txbasepagelo__txpausecap( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txbasepagelo__txpausecap( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txbasepagelo__txremotefault( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txbasepagelo__txremotefault( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txbasepagelo__txack( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txbasepagelo__txack( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txbasepagelo__txnp( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txbasepagelo__txnp( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txbasepagemid__txnonce( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__txbasepagemid__txtechability( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txbasepagemid__txtechability( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txbasepagehi__txtechability( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txbasepagehi__txtechability( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txbasepagehi__txfecability( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txbasepagehi__txfecability( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__rxbasepagelo__rxselector( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxbasepagelo__rxechoednonce( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxbasepagelo__rxpausecap( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxbasepagelo__rxremotefault( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxbasepagelo__rxack( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxbasepagelo__rxnp( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxbasepagemid__rxnonce( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxbasepagemid__rxtechability( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxbasepagehi__rxtechability( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxbasepagehi__rxfecability( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__txnextpagelo__txlowercodefield( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txnextpagelo__txlowercodefield( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txnextpagelo__txtoggleenable( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txnextpagelo__txtoggleenable( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txnextpagelo__txacknowledge2( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txnextpagelo__txacknowledge2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txnextpagelo__txmp( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txnextpagelo__txmp( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txnextpagelo__txacknowledge( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txnextpagelo__txacknowledge( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txnextpagelo__txnextpage( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txnextpagelo__txnextpage( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txnextpagemid__txunformattedcode( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txnextpagemid__txunformattedcode( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__txnextpagehi__txunformattedcode( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__txnextpagehi__txunformattedcode( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__rxnextpagelo__rxlowercodefield( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxnextpagelo__rxtoggleenable( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxnextpagelo__rxacknowledge2( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxnextpagelo__rxmp( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxnextpagelo__rxacknowledge( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxnextpagelo__rxnextpage( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxnextpagemid__rxunformattedcode( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__rxnextpagehi__rxunformattedcode( uint32_t *reg_val );
uint32_t get_umac3_fld_bpan0__fint0__ovrdint( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__fint0__ovrdint( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__intstatus__txbp( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__intstatus__txbp( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__intstatus__txnp( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__intstatus__txnp( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__intstatus__txack( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__intstatus__txack( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__intstatus__rxbp( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__intstatus__rxbp( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__intstatus__rxnp( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__intstatus__rxnp( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_bpan0__intstatus__ancomplete( uint32_t *reg_val );
uint32_t set_umac3_fld_bpan0__intstatus__ancomplete( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__serdessigokovrd__chsigstatovrd0( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__serdessigokovrd__chsigstatovrd0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__serdessigokovrd__chsigstatovrd1( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__serdessigokovrd__chsigstatovrd1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__serdessigokovrd__chsigstatovrd2( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__serdessigokovrd__chsigstatovrd2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__serdessigokovrd__chsigstatovrd3( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__serdessigokovrd__chsigstatovrd3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__serdeslpbk__lpbken0( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__serdeslpbk__lpbken0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__serdeslpbk__lpbken1( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__serdeslpbk__lpbken1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__serdeslpbk__lpbken2( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__serdeslpbk__lpbken2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__serdeslpbk__lpbken3( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__serdeslpbk__lpbken3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__laneremaprx0__remap0( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__laneremaprx0__remap0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__laneremaprx0__remap1( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__laneremaprx0__remap1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__laneremaprx0__remap2( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__laneremaprx0__remap2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__laneremaprx0__remap3( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__laneremaprx0__remap3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__laneremaptx0__remap0( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__laneremaptx0__remap0( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__laneremaptx0__remap1( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__laneremaptx0__remap1( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__laneremaptx0__remap2( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__laneremaptx0__remap2( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__laneremaptx0__remap3( uint32_t *reg_val );
uint32_t set_umac3_fld_serdesmux__laneremaptx0__remap3( uint32_t *reg_val, uint32_t fld_val );
uint32_t get_umac3_fld_serdesmux__fifosts0__txffwlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts0__txffrlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts1__rxffwlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts1__rxffrlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts2__txffwlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts2__txffrlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts3__rxffwlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts3__rxffrlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts4__txffwlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts4__txffrlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts5__rxffwlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts5__rxffrlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts6__txffwlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts6__txffrlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts7__rxffwlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifosts7__rxffrlvl( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifoerrsts__rxoverflow0( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifoerrsts__txunderflow0( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifoerrsts__rxoverflow1( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifoerrsts__txunderflow1( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifoerrsts__rxoverflow2( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifoerrsts__txunderflow2( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifoerrsts__rxoverflow3( uint32_t *reg_val );
uint32_t get_umac3_fld_serdesmux__fifoerrsts__txunderflow3( uint32_t *reg_val );
