{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545855053337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545855053337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 21:10:53 2018 " "Processing started: Wed Dec 26 21:10:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545855053337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545855053337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Igrica_projekat -c Igrica_projekat " "Command: quartus_map --read_settings_files=on --write_settings_files=off Igrica_projekat -c Igrica_projekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545855053337 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1545855053869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igrica_projekat.bdf 1 1 " "Found 1 design units, including 1 entities, in source file igrica_projekat.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Igrica_projekat " "Found entity 1: Igrica_projekat" {  } { { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855053978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545855053978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD16 " "Found entity 1: ADD16" {  } { { "ADD16.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/ADD16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855053978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545855053978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD10 " "Found entity 1: ADD10" {  } { { "ADD10.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/ADD10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855053978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545855053978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tastatura.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tastatura.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tastatura " "Found entity 1: Tastatura" {  } { { "Tastatura.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Tastatura.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risingedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file risingedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge " "Found entity 1: RisingEdge" {  } { { "RisingEdge.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/RisingEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tasteri.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tasteri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tasteri " "Found entity 1: Tasteri" {  } { { "output_files/Tasteri.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igrac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file igrac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Igrac " "Found entity 1: Igrac" {  } { { "Igrac.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545855053994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metak.bdf 1 1 " "Found 1 design units, including 1 entities, in source file metak.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Metak " "Found entity 1: Metak" {  } { { "Metak.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Metak.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855054009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545855054009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Igrica_projekat " "Elaborating entity \"Igrica_projekat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545855054103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tasteri Tasteri:inst6 " "Elaborating entity \"Tasteri\" for hierarchy \"Tasteri:inst6\"" {  } { { "Igrica_projekat.bdf" "inst6" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 120 584 736 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054119 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_CLK " "Pin \"PS2_CLK\" not connected" {  } { { "output_files/Tasteri.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 384 -88 80 400 "PS2_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1545855054119 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR12 inst72 " "Primitive \"OR12\" of instance \"inst72\" not used" {  } { { "output_files/Tasteri.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 40 -264 -200 248 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1545855054119 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst92 " "Primitive \"DFF\" of instance \"inst92\" not used" {  } { { "output_files/Tasteri.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 584 848 912 664 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1545855054119 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regx.vhd 2 1 " "Using design file regx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGX-rtl " "Found design unit 1: REGX-rtl" {  } { { "regx.vhd" "" { Text "C:/Users/dp170409/Desktop/projekat za plocicu 2/regx.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855054478 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGX " "Found entity 1: REGX" {  } { { "regx.vhd" "" { Text "C:/Users/dp170409/Desktop/projekat za plocicu 2/regx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855054478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1545855054478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Tasteri:inst6\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"Tasteri:inst6\|REGX:inst1\"" {  } { { "output_files/Tasteri.bdf" "inst1" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 280 576 808 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Tasteri:inst6\|REGX:inst14 " "Elaborating entity \"REGX\" for hierarchy \"Tasteri:inst6\|REGX:inst14\"" {  } { { "output_files/Tasteri.bdf" "inst14" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 1064 -1144 -912 1144 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054494 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmpx.vhd 2 1 " "Using design file cmpx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPX-rtl " "Found design unit 1: CMPX-rtl" {  } { { "cmpx.vhd" "" { Text "C:/Users/dp170409/Desktop/projekat za plocicu 2/cmpx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855054512 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMPX " "Found entity 1: CMPX" {  } { { "cmpx.vhd" "" { Text "C:/Users/dp170409/Desktop/projekat za plocicu 2/cmpx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855054512 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1545855054512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX Tasteri:inst6\|CMPX:inst " "Elaborating entity \"CMPX\" for hierarchy \"Tasteri:inst6\|CMPX:inst\"" {  } { { "output_files/Tasteri.bdf" "inst" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 976 -1112 -952 1048 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constx.vhd 2 1 " "Using design file constx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTX-rtl " "Found design unit 1: CONSTX-rtl" {  } { { "constx.vhd" "" { Text "C:/Users/dp170409/Desktop/projekat za plocicu 2/constx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855054528 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONSTX " "Found entity 1: CONSTX" {  } { { "constx.vhd" "" { Text "C:/Users/dp170409/Desktop/projekat za plocicu 2/constx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855054528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1545855054528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst2 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst2\"" {  } { { "output_files/Tasteri.bdf" "inst2" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 920 -1032 -976 976 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst4\"" {  } { { "output_files/Tasteri.bdf" "inst4" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { -40 -1008 -952 16 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst556 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst556\"" {  } { { "output_files/Tasteri.bdf" "inst556" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 160 -1016 -960 216 "inst556" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge Tasteri:inst6\|RisingEdge:inst26 " "Elaborating entity \"RisingEdge\" for hierarchy \"Tasteri:inst6\|RisingEdge:inst26\"" {  } { { "output_files/Tasteri.bdf" "inst26" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 696 552 648 792 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst6 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst6\"" {  } { { "output_files/Tasteri.bdf" "inst6" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 384 -1008 -952 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst8\"" {  } { { "output_files/Tasteri.bdf" "inst8" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 648 -1032 -976 704 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst10 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst10\"" {  } { { "output_files/Tasteri.bdf" "inst10" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 1344 -1088 -1032 1400 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst43 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst43\"" {  } { { "output_files/Tasteri.bdf" "inst43" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 1552 -1096 -1040 1608 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst45 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst45\"" {  } { { "output_files/Tasteri.bdf" "inst45" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 1744 -1104 -1048 1800 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst47 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst47\"" {  } { { "output_files/Tasteri.bdf" "inst47" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 1936 -1088 -1032 1992 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst52 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst52\"" {  } { { "output_files/Tasteri.bdf" "inst52" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 2200 -1152 -1096 2256 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst53 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst53\"" {  } { { "output_files/Tasteri.bdf" "inst53" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 2408 -1160 -1104 2464 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst54 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst54\"" {  } { { "output_files/Tasteri.bdf" "inst54" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 2600 -1168 -1112 2656 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Tasteri:inst6\|CONSTX:inst55 " "Elaborating entity \"CONSTX\" for hierarchy \"Tasteri:inst6\|CONSTX:inst55\"" {  } { { "output_files/Tasteri.bdf" "inst55" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Tasteri.bdf" { { 2792 -1152 -1096 2848 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tastatura Tastatura:inst3 " "Elaborating entity \"Tastatura\" for hierarchy \"Tastatura:inst3\"" {  } { { "Igrica_projekat.bdf" "inst3" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 120 240 432 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst25 " "Primitive \"DFF\" of instance \"inst25\" not used" {  } { { "Tastatura.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Tastatura.bdf" { { 192 1800 1864 272 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1545855054590 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst28 " "Primitive \"DFFE\" of instance \"inst28\" not used" {  } { { "Tastatura.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Tastatura.bdf" { { 80 544 608 160 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1545855054590 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst38 " "Primitive \"DFFE\" of instance \"inst38\" not used" {  } { { "Tastatura.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Tastatura.bdf" { { 80 1800 1864 160 "inst38" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1545855054590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Tastatura:inst3\|Debouncer:inst40 " "Elaborating entity \"Debouncer\" for hierarchy \"Tastatura:inst3\|Debouncer:inst40\"" {  } { { "Tastatura.bdf" "inst40" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Tastatura.bdf" { { 144 320 416 240 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg1_inc_cl.bdf 1 1 " "Using design file reg1_inc_cl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_INC_CL " "Found entity 1: REG1_INC_CL" {  } { { "reg1_inc_cl.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/reg1_inc_cl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545855054606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1545855054606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_INC_CL Tastatura:inst3\|Debouncer:inst40\|REG1_INC_CL:inst2 " "Elaborating entity \"REG1_INC_CL\" for hierarchy \"Tastatura:inst3\|Debouncer:inst40\|REG1_INC_CL:inst2\"" {  } { { "Debouncer.bdf" "inst2" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Debouncer.bdf" { { 608 872 968 704 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545855054606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1545855055543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545855055903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545855055903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545855055950 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545855055950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545855055950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545855055950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545855055965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 21:10:55 2018 " "Processing ended: Wed Dec 26 21:10:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545855055965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545855055965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545855055965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545855055965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545855057953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545855057953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 21:10:57 2018 " "Processing started: Wed Dec 26 21:10:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545855057953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1545855057953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Igrica_projekat -c Igrica_projekat " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Igrica_projekat -c Igrica_projekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1545855057953 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1545855058094 ""}
{ "Info" "0" "" "Project  = Igrica_projekat" {  } {  } 0 0 "Project  = Igrica_projekat" 0 0 "Fitter" 0 0 1545855058094 ""}
{ "Info" "0" "" "Revision = Igrica_projekat" {  } {  } 0 0 "Revision = Igrica_projekat" 0 0 "Fitter" 0 0 1545855058094 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1545855058203 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Igrica_projekat EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Igrica_projekat\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545855058219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545855058328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545855058328 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545855058422 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545855058437 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1545855058718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1545855058718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1545855058718 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1545855058718 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545855058718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545855058718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545855058718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545855058718 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1545855058718 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1545855058718 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 15 " "No exact pin location assignment(s) for 12 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[11\] " "Pin out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[11] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[10\] " "Pin out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[10] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[9\] " "Pin out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[9] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[8\] " "Pin out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[8] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[7\] " "Pin out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[7] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[6\] " "Pin out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[6] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[5\] " "Pin out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[5] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[4\] " "Pin out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[4] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Pin out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[3] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Pin out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[2] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Pin out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[1] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Pin out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { out[0] } } } { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 136 1168 1344 152 "out" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545855060296 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1545855060296 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Igrica_projekat.sdc " "Synopsys Design Constraints File file not found: 'Igrica_projekat.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1545855060421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1545855060421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1545855060437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1545855060437 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1545855060437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545855060437 ""}  } { { "Igrica_projekat.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Igrica_projekat.bdf" { { 120 40 208 136 "CLK" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545855060437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Tastatura:inst3\|Debouncer:inst40\|inst1  " "Automatically promoted node Tastatura:inst3\|Debouncer:inst40\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545855060437 ""}  } { { "Debouncer.bdf" "" { Schematic "C:/Users/dp170409/Desktop/projekat za plocicu 2/Debouncer.bdf" { { 504 1448 1512 584 "inst1" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tastatura:inst3|Debouncer:inst40|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545855060437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1545855060593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545855060593 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545855060593 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545855060593 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545855060593 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1545855060593 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1545855060593 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545855060593 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1545855060609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1545855060609 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545855060609 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 0 12 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1545855060609 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1545855060609 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1545855060609 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545855060609 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545855060609 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545855060609 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545855060609 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 44 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545855060609 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545855060609 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545855060609 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545855060609 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1545855060609 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1545855060609 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAB\[0\] " "Node \"VGAB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAB\[1\] " "Node \"VGAB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAB\[2\] " "Node \"VGAB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAB\[3\] " "Node \"VGAB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAG\[0\] " "Node \"VGAG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAG\[1\] " "Node \"VGAG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAG\[2\] " "Node \"VGAG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAG\[3\] " "Node \"VGAG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAR\[0\] " "Node \"VGAR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAR\[1\] " "Node \"VGAR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAR\[2\] " "Node \"VGAR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGAR\[3\] " "Node \"VGAR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGAR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name1 " "Node \"pin_name1\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name2 " "Node \"pin_name2\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name3 " "Node \"pin_name3\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name4 " "Node \"pin_name4\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1545855060640 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1545855060640 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545855060640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545855061546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545855061624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545855061624 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545855062265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545855062265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545855062437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/Users/dp170409/Desktop/projekat za plocicu 2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1545855062968 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545855062968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545855063921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1545855063921 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545855063921 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1545855063921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545855063959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545855064240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545855064271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545855064381 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545855064787 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1545855066240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Igrica_projekat.fit.smsg " "Generated suppressed messages file C:/Users/dp170409/Desktop/projekat za plocicu 2/output_files/Igrica_projekat.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545855066303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545855066512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 21:11:06 2018 " "Processing ended: Wed Dec 26 21:11:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545855066512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545855066512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545855066512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545855066512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1545855068215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545855068215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 21:11:08 2018 " "Processing started: Wed Dec 26 21:11:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545855068215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1545855068215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Igrica_projekat -c Igrica_projekat " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Igrica_projekat -c Igrica_projekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1545855068215 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1545855069184 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1545855069200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545855069543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 21:11:09 2018 " "Processing ended: Wed Dec 26 21:11:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545855069543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545855069543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545855069543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1545855069543 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1545855070184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1545855071450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545855071450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 21:11:11 2018 " "Processing started: Wed Dec 26 21:11:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545855071450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545855071450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Igrica_projekat -c Igrica_projekat " "Command: quartus_sta Igrica_projekat -c Igrica_projekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545855071450 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1545855071591 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1545855071794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1545855071887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1545855071887 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Igrica_projekat.sdc " "Synopsys Design Constraints File file not found: 'Igrica_projekat.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1545855072106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1545855072106 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072106 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tastatura:inst3\|Debouncer:inst40\|inst1 Tastatura:inst3\|Debouncer:inst40\|inst1 " "create_clock -period 1.000 -name Tastatura:inst3\|Debouncer:inst40\|inst1 Tastatura:inst3\|Debouncer:inst40\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072106 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072106 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1545855072231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072231 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1545855072231 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1545855072247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545855072262 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545855072262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.199 " "Worst-case setup slack is -1.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199             -23.828 CLK  " "   -1.199             -23.828 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -1.558 Tastatura:inst3\|Debouncer:inst40\|inst1  " "   -0.544              -1.558 Tastatura:inst3\|Debouncer:inst40\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLK  " "    0.344               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 Tastatura:inst3\|Debouncer:inst40\|inst1  " "    0.382               0.000 Tastatura:inst3\|Debouncer:inst40\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545855072262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545855072262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545855072278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.000 CLK  " "   -3.000             -52.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 Tastatura:inst3\|Debouncer:inst40\|inst1  " "   -1.000             -19.000 Tastatura:inst3\|Debouncer:inst40\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545855072278 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1545855072372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1545855072403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1545855072794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545855072825 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545855072825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.989 " "Worst-case setup slack is -0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.989             -17.846 CLK  " "   -0.989             -17.846 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387              -0.653 Tastatura:inst3\|Debouncer:inst40\|inst1  " "   -0.387              -0.653 Tastatura:inst3\|Debouncer:inst40\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545855072825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 CLK  " "    0.298               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 Tastatura:inst3\|Debouncer:inst40\|inst1  " "    0.345               0.000 Tastatura:inst3\|Debouncer:inst40\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545855072840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545855072840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545855072840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.000 CLK  " "   -3.000             -52.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 Tastatura:inst3\|Debouncer:inst40\|inst1  " "   -1.000             -19.000 Tastatura:inst3\|Debouncer:inst40\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545855072856 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1545855072919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545855072997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545855072997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545855072997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.206 " "Worst-case setup slack is -0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -2.445 CLK  " "   -0.206              -2.445 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 Tastatura:inst3\|Debouncer:inst40\|inst1  " "    0.149               0.000 Tastatura:inst3\|Debouncer:inst40\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLK  " "    0.174               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 Tastatura:inst3\|Debouncer:inst40\|inst1  " "    0.199               0.000 Tastatura:inst3\|Debouncer:inst40\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545855073012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545855073012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545855073012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.870 CLK  " "   -3.000             -54.870 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 Tastatura:inst3\|Debouncer:inst40\|inst1  " "   -1.000             -19.000 Tastatura:inst3\|Debouncer:inst40\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545855073028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545855073028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545855073224 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545855073224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545855073298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 21:11:13 2018 " "Processing ended: Wed Dec 26 21:11:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545855073298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545855073298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545855073298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545855073298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545855074965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545855074966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 21:11:14 2018 " "Processing started: Wed Dec 26 21:11:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545855074966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545855074966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Igrica_projekat -c Igrica_projekat " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Igrica_projekat -c Igrica_projekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545855074966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Igrica_projekat_6_1200mv_85c_slow.vho C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/ simulation " "Generated file Igrica_projekat_6_1200mv_85c_slow.vho in folder \"C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545855075497 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Igrica_projekat_6_1200mv_0c_slow.vho C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/ simulation " "Generated file Igrica_projekat_6_1200mv_0c_slow.vho in folder \"C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545855075529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Igrica_projekat_min_1200mv_0c_fast.vho C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/ simulation " "Generated file Igrica_projekat_min_1200mv_0c_fast.vho in folder \"C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545855075560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Igrica_projekat.vho C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/ simulation " "Generated file Igrica_projekat.vho in folder \"C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545855075591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Igrica_projekat_6_1200mv_85c_vhd_slow.sdo C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/ simulation " "Generated file Igrica_projekat_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545855075607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Igrica_projekat_6_1200mv_0c_vhd_slow.sdo C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/ simulation " "Generated file Igrica_projekat_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545855075638 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Igrica_projekat_min_1200mv_0c_vhd_fast.sdo C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/ simulation " "Generated file Igrica_projekat_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545855075654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Igrica_projekat_vhd.sdo C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/ simulation " "Generated file Igrica_projekat_vhd.sdo in folder \"C:/Users/dp170409/Desktop/projekat za plocicu 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545855075685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545855075732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 21:11:15 2018 " "Processing ended: Wed Dec 26 21:11:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545855075732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545855075732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545855075732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545855075732 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545855076372 ""}
