/*
 * Generated by Bluespec Compiler, version 2022.01 (build 066c7a8)
 * 
 * On Thu Jan 12 14:57:22 CST 2023
 * 
 */

/* Generation options: */
#ifndef __mkSPIWriter_h__
#define __mkSPIWriter_h__

#include "Types.h"
#include "bluesim_kernel_api.h"
#include <stdio.h>
#include <fstream>
#include <string>
#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkDecCounter.h"


/* Class declaration for the mkSPIWriter module */
class MOD_mkSPIWriter : public Module {
 
 public:
	zj_core::ChangeLists inchange_write_data;
	zj_core::ChangeLists outchange_counter_count;
	zj_core::ChangeLists outchange_counter_overflow;
	void print_changelists() {
		printf("spi_writer(mkSPIWriter)\n");
		printf("\tinchange_write_data: ");
		for (auto& x : inchange_write_data) {
			printf("%llu %llu|", x.at, x.val);
		}
		printf("\n");
		printf("\toutchange_counter_count: ");
		for (auto& x : outchange_counter_count) {
			printf("%llu %llu|", x.at, x.val);
		}
		printf("\n");
		printf("\toutchange_counter_overflow: ");
		for (auto& x : outchange_counter_overflow) {
			printf("%llu %llu|", x.at, x.val);
		}
		printf("\n");
		printf("\n");
	}
	void generate_testbench(uint64_t sim_time, std::string cur_hierachy) {
		std::ofstream fout(cur_hierachy + ".v");
		std::string out_pre;
		std::string out_post;
		out_pre += "module testbench();\n";
		out_pre += " reg CLK, RST_N;\n";
		out_post += "always begin\n\t#5 CLK = ~CLK;\nend\n";
		out_post += "initial begin\n\tRST_N = 0;\n\t#1 CLK = 1;\n\t#1RST_n = 1;\nend\n";
		out_pre += " reg [8 : 0] write_data;\n";
		out_post += " // port: write_data\n";
		out_post += "initial begin\n";
		for (auto& x : inchange_write_data) {
			out_post += "\t#" + std::to_string(x.at) + " " + "write_data" + " = " + std::to_string(x.val) + "\n";
		}
		out_post += "end\n";
		out_pre += " reg [4 : 0] counter$count;\n";
		out_post += " // port: counter$count\n";
		out_post += "initial begin\n";
		for (auto& x : outchange_counter_count) {
			out_post += "\t#" + std::to_string(x.at) + " " + "counter$count" + " = " + std::to_string(x.val) + "\n";
		}
		out_post += "end\n";
		out_pre += " reg [1 : 0] counter$overflow;\n";
		out_post += " // port: counter$overflow\n";
		out_post += "initial begin\n";
		for (auto& x : outchange_counter_overflow) {
			out_post += "\t#" + std::to_string(x.at) + " " + "counter$overflow" + " = " + std::to_string(x.val) + "\n";
		}
		out_post += "end\n";
		out_post += " // for en_regs \n\n";
		out_post += "initial begin\n";
		out_post += "\tEN_write = 1;\n";
		out_post += "end\n";
		out_pre += " reg EN_write;\n";
		out_pre += " mkSPIWriter U1(.CLK(CLK), \n\t\t.RST_N(RST_N), \n\t\t.EN_write(EN_write), \n\t\t.RDY_write(), \n\t\t.write_data(write_data), \n\t\t.counter$count(counter$count), \n\t\t.counter$overflow(counter$overflow), \n\t\t.spi(), \n\t\t.RDY_spi(), \n\t\t.hook_write_data(), \n\t\t.RDY_hook_write_data());\n";
		out_post += "initial begin\n";
		out_post += "\t#" + std::to_string(sim_time) + " $finish;\n";
		out_post += "end\n";
		fout << out_pre << out_post;
	}
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_cnt;
  MOD_mkDecCounter INST_counter;
  MOD_Reg<tUInt8> INST_hook_reg_hook_write_data;
  MOD_Reg<tUInt8> INST_mosi;
  MOD_Reg<tUInt8> INST_sck;
  MOD_Wire<tUInt8> INST_spiFsm_abort;
  MOD_Reg<tUInt8> INST_spiFsm_start_reg;
  MOD_Reg<tUInt8> INST_spiFsm_start_reg_1;
  MOD_Wire<tUInt8> INST_spiFsm_start_reg_2;
  MOD_Wire<tUInt8> INST_spiFsm_start_wire;
  MOD_Reg<tUInt8> INST_spiFsm_state_can_overlap;
  MOD_Reg<tUInt8> INST_spiFsm_state_fired;
  MOD_Wire<tUInt8> INST_spiFsm_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_spiFsm_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_spiFsm_state_overlap_pw;
  MOD_Wire<tUInt8> INST_spiFsm_state_set_pw;
  MOD_Reg<tUInt8> INST_ss;
  MOD_Reg<tUInt8> INST_wdata;
 
 /* Constructor */
 public:
  MOD_mkSPIWriter(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_spiFsm_action_l63c14;
  tUInt8 DEF_WILL_FIRE_RL_spiFsm_action_l62c13;
  tUInt8 DEF_WILL_FIRE_RL_spiFsm_action_l61c15;
  tUInt8 DEF_WILL_FIRE_RL_spiFsm_action_l56c13;
  tUInt8 DEF_WILL_FIRE_RL_spiFsm_action_l52c13;
  tUInt8 DEF_WILL_FIRE_RL_spiFsm_action_l50c13;
  tUInt8 DEF_spiFsm_abort_whas_AND_spiFsm_abort_wget_OR_spi_ETC___d60;
  tUInt32 DEF_x__h16080;
  tUInt8 DEF_spiFsm_state_mkFSMstate_read____d31;
  tUInt8 DEF_spiFsm_state_fired__h15182;
  tUInt8 DEF_spiFsm_abort_whas____d4;
  tUInt8 DEF_spiFsm_abort_wget____d5;
  tUInt8 DEF_spiFsm_start_reg_1__h15180;
  tUInt8 DEF_spiFsm_start_reg__h17351;
  tUInt8 DEF_spiFsm_state_mkFSMstate_read__1_EQ_6___d34;
  tUInt8 DEF_spiFsm_abort_whas_AND_spiFsm_abort_wget_OR_spi_ETC___d35;
  tUInt8 DEF_spiFsm_abort_whas_AND_spiFsm_abort_wget___d6;
 
 /* Local definitions */
 private:
  tUInt8 DEF_unsigned_counter_count__3___d64;
  tUInt8 DEF_b__h17421;
  tUInt8 DEF_counter_overflow____d65;
 
 /* Rules */
 public:
  void RL_spiFsm_start_reg__dreg_update();
  void RL_spiFsm_state_handle_abort();
  void RL_spiFsm_state_fired__dreg_update();
  void RL_spiFsm_state_every();
  void RL_spiFsm_restart();
  void RL_spiFsm_action_l50c13();
  void RL_spiFsm_action_l52c13();
  void RL_spiFsm_action_l56c13();
  void RL_spiFsm_action_l61c15();
  void RL_spiFsm_action_l62c13();
  void RL_spiFsm_action_l63c14();
  void RL_spiFsm_idle_l49c7();
  void RL_spiFsm_fsm_start();
  void RL_get_all_variable();
  void RL_test();
  void __me_check_5();
  void __me_check_6();
  void __me_check_7();
  void __me_check_8();
  void __me_check_9();
 
 /* Methods */
 public:
  void METH_write(tUInt8 ARG_write_data);
  tUInt8 METH_RDY_write();
  tUInt8 METH_hook_write_data();
  tUInt8 METH_RDY_hook_write_data();
  tUInt8 METH_spi();
  tUInt8 METH_RDY_spi();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkSPIWriter &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkSPIWriter &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkSPIWriter &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkSPIWriter &backing);
};

#endif /* ifndef __mkSPIWriter_h__ */
