library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cron is
generic(n: integer :=15);
port(
	rst, clk: in std_logic;
	sec, min: out integer range 0 to n
	);
end cron;

architecture behav of cron is
signal aux1, aux2, aux3 : std_logic;
	component freqdiv is
	generic( N : integer := 15);
	port(
		clkin, rst : in std_logic;
		clkout : out std_logic
		);
	end component;
	component counts is
	generic( N : integer := 15);
	port(
		rst, clk: in std_logic;
		limite: in integer range 0 to n;
		fim: out std_logic;
		saida: out integer range 0 to n
		);
	end component;
	component countm is
	generic( N : integer := 15);
	port(
		rst, clk: in std_logic;
		limite: in integer range 0 to n;
		fim: out std_logic;
		saida: out integer range 0 to n
		);
	end component;

begin

	i0: freqdiv generic map(25000000) port map (clk,rst,aux1);
	i1: counts generic map(60) port map (rst,aux1,n,aux2,sec);
	i2: counts generic map(60) port map (rst,aux2,n,aux3,min);
end behav;