<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/sort_tables.js"></script>
</head>
<body id="ucdb2html_summary">
  <h1><span class="strip">ModelSim</span> Coverage Summary</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z003680.htm">U_FPGA_TOP_SIM</a></h3>
  <hr/><h3>Coverage Summary By Instance:</h3>
  <table cellspacing="2" cellpadding="2">
  <tr><th class="odd" colspan="2">Scope</th><th class="even">TOTAL</th><th class="odd">Cvg</th><th class="even">Cover</th><th class="odd">Statement</th><th class="even">Branch</th><th class="odd">UDP<br/>Expression</th><th class="even">UDP<br/>Condition</th><th class="odd">FEC<br/>Expression</th><th class="even">FEC<br/>Condition</th><th class="odd">Toggle</th><th class="even">FSM<br/>State</th><th class="odd">FSM<br/>Trans</th><th class="even">Assertion<br/>Attempted</th><th class="even">Assertion<br/>Passes</th><th class="even">Assertion<br/>Failures</th><th class="even">Assertion<br/>Successes</th></tr>
  <tr><td class="odd" colspan="2">TOTAL</td><td class="bgYellow">52.59%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">81.66%</td><td class="bgYellow">70.87%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">20.39%</td><td class="bgRed">41.95%</td><td class="bgRed">25.85%</td><td class="bgYellow">85.00%</td><td class="bgYellow">64.58%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="odd" colspan="2">U_FPGA_TOP_SIM</td><td class="bgRed">36.39%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">36.39%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z007078.htm">U_SYS_REG_0</a></td><td class="bgYellow">63.56%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="bgYellow">82.65%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="bgGreen">100.00%</td><td class="bgRed">35.18%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z008478.htm">U_RAM_BIST0</a></td><td class="bgYellow">55.70%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="bgGreen">100.00%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">33.33%</td><td class="bgRed">16.66%</td><td class="bgRed">28.52%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z009015.htm">U_DDR_BIST0</a></td><td class="bgYellow">62.28%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="bgGreen">100.00%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">33.33%</td><td class="bgYellow">50.00%</td><td class="bgRed">28.09%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z009552.htm">U_TRIG_RX_X1</a></td><td class="bgYellow">67.84%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">95.83%</td><td class="bgGreen">92.30%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">15.38%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z009595.htm">U_TRIG_TX_X1</a></td><td class="bgYellow">59.76%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">86.36%</td><td class="bgYellow">76.92%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">16.00%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z009637.htm">U_AUR_RX_DEC_BP</a></td><td class="bgYellow">59.16%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">88.01%</td><td class="bgYellow">89.42%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">33.07%</td><td class="bgYellow">50.00%</td><td class="bgRed">35.34%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z013253.htm">U_RAM_BIST</a></td><td class="bgYellow">72.29%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="bgGreen">100.00%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">66.66%</td><td class="bgYellow">50.00%</td><td class="bgRed">44.79%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z013790.htm">U_DDR_BIST</a></td><td class="bgYellow">72.24%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="bgGreen">100.00%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">66.66%</td><td class="bgYellow">50.00%</td><td class="bgRed">44.57%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z014327.htm">U_REG_IF</a></td><td class="bgYellow">55.84%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">92.38%</td><td class="bgYellow">66.66%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">5.71%</td><td class="even" align="center">--</td><td class="bgYellow">58.61%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z015755.htm">U_SYS_REG</a></td><td class="bgYellow">63.56%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="bgYellow">82.65%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="bgGreen">100.00%</td><td class="bgRed">35.14%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z017155.htm">U_IIC_REG</a></td><td class="bgRed">25.63%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">79.00%</td><td class="bgRed">44.70%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="bgRed">0.00%</td><td class="bgRed">4.48%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z018124.htm">U_BIST_REG</a></td><td class="bgRed">32.37%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">83.67%</td><td class="bgRed">42.16%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="bgRed">0.00%</td><td class="bgRed">3.65%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z019335.htm">U_TRIG_REG</a></td><td class="bgRed">46.83%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">89.28%</td><td class="bgYellow">80.95%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="bgRed">0.00%</td><td class="bgRed">17.11%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z019584.htm">U_BIST_PK_TX</a></td><td class="bgRed">20.04%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">60.45%</td><td class="bgRed">35.97%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">0.00%</td><td class="bgRed">0.00%</td><td class="bgRed">3.78%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z022688.htm">U_REG_RCP_TX</a></td><td class="bgYellow">82.37%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="bgGreen">100.00%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">47.12%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z023128.htm">U_RAM_RCP_TX</a></td><td class="bgYellow">75.87%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">98.87%</td><td class="bgGreen">97.72%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">75.00%</td><td class="even" align="center">--</td><td class="bgRed">23.16%</td><td class="bgGreen">100.00%</td><td class="bgYellow">69.23%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z024066.htm">U_DDR_RCP_TX</a></td><td class="bgYellow">75.60%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">98.85%</td><td class="bgGreen">97.72%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">75.00%</td><td class="even" align="center">--</td><td class="bgRed">21.81%</td><td class="bgGreen">100.00%</td><td class="bgYellow">69.23%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z025050.htm">U_ARBITA_FB0</a></td><td class="bgYellow">52.25%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">74.15%</td><td class="bgYellow">61.36%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">22.22%</td><td class="even" align="center">--</td><td class="bgRed">42.73%</td><td class="bgYellow">62.50%</td><td class="bgYellow">59.09%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  </table>
  <hr/><h3>Local Instance Coverage Details:</h3>
  <table cellspacing="2" cellpadding="2"><tr><td class="odd" colspan="4">Weighted Average:</td><td class="bgRed">36.39%</td></tr>
  <tr><th class="odd" align="left">Coverage Type</th><th class="even">Bins</th><th class="odd">Hits</th><th class="odd">Misses</th><th class="even">Coverage (%)</th></tr>
  <tr><td class="odd"><a href="t003680.htm">Toggle</a></td><td class="even_r">6526</td><td class="odd_r">2375</td><td class="even_r">4151</td><td class="bgRed">36.39%</td></tr>
</table><hr/><h3>Recursive Hierarchical Coverage Details:</h3>
  <table cellspacing="2" cellpadding="2"><tr><td class="odd" colspan="4">Weighted Average:</td><td class="bgYellow">52.59%</td></tr>
  <tr><th class="odd" align="left">Coverage Type</th><th class="even">Bins</th><th class="odd">Hits</th><th class="odd">Misses</th><th class="even">Coverage (%)</th></tr>
  <tr><td class="odd">Statement</td><td class="even_r">2073</td><td class="odd_r">1693</td><td class="even_r">380</td><td class="bgYellow">81.66%</td></tr>
<tr><td class="odd">Branch</td><td class="even_r">1054</td><td class="odd_r">747</td><td class="even_r">307</td><td class="bgYellow">70.87%</td></tr>
<tr><td class="odd">FEC Expression</td><td class="even_r">402</td><td class="odd_r">82</td><td class="even_r">320</td><td class="bgRed">20.39%</td></tr>
<tr><td class="odd">FEC Condition</td><td class="even_r">143</td><td class="odd_r">60</td><td class="even_r">83</td><td class="bgRed">41.95%</td></tr>
<tr><td class="odd">Toggle</td><td class="even_r">29786</td><td class="odd_r">7701</td><td class="even_r">22085</td><td class="bgRed">25.85%</td></tr>
<tr><td class="odd">FSM State</td><td class="even_r">20</td><td class="odd_r">17</td><td class="even_r">3</td><td class="bgYellow">85.00%</td></tr>
<tr><td class="odd">FSM Transition</td><td class="even_r">48</td><td class="odd_r">31</td><td class="even_r">17</td><td class="bgYellow">64.58%</td></tr>
</table>
  
  <hr/><h3>Scope Details:</h3>
  <dl>
  <dt><b>Instance Path:</b></dt><dd>/tb_top/U_FPGA_TOP_SIM</dd>
  <dt><b>Design Unit Name:</b></dt><dd><a href="z000037.htm">work.FPGA_TOP_SIM</a></dd>
  <dt><b>Language:</b></dt><dd>SystemVerilog</dd>
  <dt><b>Source File:</b></dt><dd><a href="__HDL_srcfile_3.htm#354">D:\7_work\20191023\sim_demo\sim/sim_model/tb_top.v</a></dd>
  </dl>
  
</body>
</html>
