// Seed: 360960122
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wand id_2,
    input tri id_3,
    output wand id_4,
    output tri id_5,
    input wand id_6,
    input tri0 id_7,
    input uwire id_8
    , id_15,
    output supply0 id_9,
    output supply1 id_10,
    output wand id_11,
    input wand id_12,
    input supply0 id_13
);
  wire id_16;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output wire id_2,
    output tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input uwire id_6
    , id_10,
    input wire id_7,
    input uwire id_8
);
  logic id_11 = ~1;
  wire  id_12;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_4,
      id_2,
      id_3,
      id_4,
      id_6,
      id_1,
      id_3,
      id_2,
      id_3,
      id_4,
      id_6
  );
endmodule
