{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Parametros.v " "Source file: C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Parametros.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1739466136265 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1739466136265 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Parametros.v " "Source file: C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Parametros.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1739466136514 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1739466136514 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Parametros.v " "Source file: C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Parametros.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1739466136763 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1739466136763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739466137484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739466137484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 14:02:17 2025 " "Processing started: Thu Feb 13 14:02:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739466137484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466137484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466137484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739466138327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_UNI.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_MULTI " "Found entity 1: Datapath_MULTI" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_MULTI.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_PIPEM " "Found entity 1: Datapath_PIPEM" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "CPU/Control_UNI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Control_UNI.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI " "Found entity 1: Control_MULTI" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Control_MULTI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_PIPEM " "Found entity 1: Control_PIPEM" {  } { { "CPU/Control_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Control_PIPEM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fpalu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/fpalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU " "Found entity 1: FPALU" {  } { { "CPU/FPULA/FPALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/FPALU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Registers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRegisters " "Found entity 1: FRegisters" {  } { { "CPU/FRegisters.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FRegisters.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/csregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/csregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSRegisters " "Found entity 1: CSRegisters" {  } { { "CPU/CSRegisters.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CSRegisters.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branchcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branchcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchControl " "Found entity 1: BranchControl" {  } { { "CPU/BranchControl.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/BranchControl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/exceptioncontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/exceptioncontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExceptionControl " "Found entity 1: ExceptionControl" {  } { { "CPU/ExceptionControl.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ExceptionControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "CPU/ImmGen.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ImmGen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fwdhazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fwdhazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FwdHazardUnitM " "Found entity 1: FwdHazardUnitM" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/break_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Tempo/Break_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Memoria/CodeMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Memoria/DataMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Memoria/Memory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Memoria/MemStore.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memload.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Memoria/MemLoad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock2.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock2 " "Found entity 1: UserDataBlock2" {  } { { "Memoria/UserDataBlock2.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Memoria/UserDataBlock2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146518 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739466146528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146533 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146535 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739466146538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146538 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/rs232_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/rs232_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_Interface " "Found entity 1: RS232_Interface" {  } { { "RS232/RS232_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/RS232/RS232_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/async.v 5 5 " "Found 5 design units, including 5 entities, in source file rs232/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232tx " "Found entity 1: rs232tx" {  } { { "RS232/async.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/RS232/async.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146560 ""} { "Info" "ISGN_ENTITY_NAME" "2 rs232rx " "Found entity 2: rs232rx" {  } { { "RS232/async.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/RS232/async.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146560 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "RS232/async.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/RS232/async.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146560 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "RS232/async.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/RS232/async.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146560 ""} { "Info" "ISGN_ENTITY_NAME" "5 pulso " "Found entity 5: pulso" {  } { { "RS232/async.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/RS232/async.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/adc_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/adc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Interface " "Found entity 1: ADC_Interface" {  } { { "ADC/ADC_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/ADC/ADC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "ADC/ADC_Controller.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/ADC/ADC_Controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "ADC/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/ADC/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/submodules/adc_controller_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/submodules/adc_controller_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller_adc_mega_0 " "Found entity 1: ADC_Controller_adc_mega_0" {  } { { "ADC/submodules/ADC_Controller_adc_mega_0.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/ADC/submodules/ADC_Controller_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_interface " "Found entity 1: LFSR_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/lfsr/lfsr_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_word " "Found entity 1: LFSR_word" {  } { { "lfsr/LFSR_word.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/lfsr/LFSR_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiovideo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA1 " "Found entity 1: MemoryVGA1" {  } { { "VGA/MemoryVGA1.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/VGA/MemoryVGA1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "CPU/FPULA/add_sub.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466146614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466146614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/add_sub/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (add_sub) " "Found design unit 1: dspba_library_package (add_sub)" {  } { { "CPU/FPULA/add_sub/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/add_sub/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147131 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147131 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147131 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub/add_sub_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/add_sub/add_sub_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_0002-normal " "Found design unit 1: add_sub_0002-normal" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub/add_sub_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147135 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0002 " "Found entity 1: add_sub_0002" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/add_sub/add_sub_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s " "Found entity 1: mul_s" {  } { { "CPU/FPULA/mul_s.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/mul_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mul_s) " "Found design unit 1: dspba_library_package (mul_s)" {  } { { "CPU/FPULA/mul_s/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/mul_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147141 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147141 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147141 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s/mul_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/mul_s/mul_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_s_0002-normal " "Found design unit 1: mul_s_0002-normal" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s/mul_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147143 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_s_0002 " "Found entity 1: mul_s_0002" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/mul_s/mul_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/div_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_s " "Found entity 1: div_s" {  } { { "CPU/FPULA/div_s.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/div_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (div_s) " "Found design unit 1: dspba_library_package (div_s)" {  } { { "CPU/FPULA/div_s/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/div_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147148 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147148 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147148 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147148 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147148 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s/div_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/div_s/div_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_s_0002-normal " "Found design unit 1: div_s_0002-normal" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s/div_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147152 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_s_0002 " "Found entity 1: div_s_0002" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/div_s/div_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/sqrt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s " "Found entity 1: sqrt_s" {  } { { "CPU/FPULA/sqrt_s.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/sqrt_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (sqrt_s) " "Found design unit 1: dspba_library_package (sqrt_s)" {  } { { "CPU/FPULA/sqrt_s/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/sqrt_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147157 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147157 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147157 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147157 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147157 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s/sqrt_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/sqrt_s/sqrt_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_s_0002-normal " "Found design unit 1: sqrt_s_0002-normal" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147160 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s_0002 " "Found entity 1: sqrt_s_0002" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/comp_s.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/fpula/comp_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_s_altfp_compare_q6c " "Found entity 1: comp_s_altfp_compare_q6c" {  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/comp_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147163 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp_s " "Found entity 2: comp_s" {  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/comp_s.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w " "Found entity 1: cvt_s_w" {  } { { "CPU/FPULA/cvt_s_w.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_w/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_w) " "Found design unit 1: dspba_library_package (cvt_s_w)" {  } { { "CPU/FPULA/cvt_s_w/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_w/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147169 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147169 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147169 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147169 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147169 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w/cvt_s_w_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_w/cvt_s_w_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_w_0002-normal " "Found design unit 1: cvt_s_w_0002-normal" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147171 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w_0002 " "Found entity 1: cvt_s_w_0002" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_w_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s " "Found entity 1: cvt_w_s" {  } { { "CPU/FPULA/cvt_w_s.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_w_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_w_s) " "Found design unit 1: dspba_library_package (cvt_w_s)" {  } { { "CPU/FPULA/cvt_w_s/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_w_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147177 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147177 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147177 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147177 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147177 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s/cvt_w_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_w_s/cvt_w_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_w_s_0002-normal " "Found design unit 1: cvt_w_s_0002-normal" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147180 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s_0002 " "Found entity 1: cvt_w_s_0002" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu " "Found entity 1: cvt_s_wu" {  } { { "CPU/FPULA/cvt_s_wu.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_wu/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_wu) " "Found design unit 1: dspba_library_package (cvt_s_wu)" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_wu/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147186 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147186 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147186 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147186 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147186 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu/cvt_s_wu_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu/cvt_s_wu_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_wu_0002-normal " "Found design unit 1: cvt_s_wu_0002-normal" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147189 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu_0002 " "Found entity 1: cvt_s_wu_0002" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s " "Found entity 1: cvt_wu_s" {  } { { "CPU/FPULA/cvt_wu_s.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_wu_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_wu_s) " "Found design unit 1: dspba_library_package (cvt_wu_s)" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_wu_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147195 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147195 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147195 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s/cvt_wu_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s/cvt_wu_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_wu_s_0002-normal " "Found design unit 1: cvt_wu_s_0002-normal" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147198 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s_0002 " "Found entity 1: cvt_wu_s_0002" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/fmax_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmax_s " "Found entity 1: fmax_s" {  } { { "CPU/FPULA/fmax_s.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/fmax_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmax_s) " "Found design unit 1: dspba_library_package (fmax_s)" {  } { { "CPU/FPULA/fmax_s/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/fmax_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147204 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147204 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s/fmax_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/fmax_s/fmax_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmax_s_0002-normal " "Found design unit 1: fmax_s_0002-normal" {  } { { "CPU/FPULA/fmax_s/fmax_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147206 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmax_s_0002 " "Found entity 1: fmax_s_0002" {  } { { "CPU/FPULA/fmax_s/fmax_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/fmin_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmin_s " "Found entity 1: fmin_s" {  } { { "CPU/FPULA/fmin_s.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/fmin_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmin_s) " "Found design unit 1: dspba_library_package (fmin_s)" {  } { { "CPU/FPULA/fmin_s/dspba_library_package.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/fmin_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147211 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147211 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147211 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147211 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147211 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s/fmin_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/fmin_s/fmin_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmin_s_0002-normal " "Found design unit 1: fmin_s_0002-normal" {  } { { "CPU/FPULA/fmin_s/fmin_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147213 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmin_s_0002 " "Found entity 1: fmin_s_0002" {  } { { "CPU/FPULA/fmin_s/fmin_s_0002.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/pll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/pll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Audio " "Found entity 1: PLL_Audio" {  } { { "AudioCODEC/PLL_Audio.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/AudioCODEC/PLL_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/pll_audio/pll_audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/pll_audio/pll_audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Audio_0002 " "Found entity 1: PLL_Audio_0002" {  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/topde_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testes/topde_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE_tb " "Found entity 1: TopDE_tb" {  } { { "Testes/TopDE_tb.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Testes/TopDE_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/fpalu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testes/fpalu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU_tb " "Found entity 1: FPALU_tb" {  } { { "Testes/FPALU_tb.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/Testes/FPALU_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fwdhazardunitm2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fwdhazardunitm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FwdHazardUnitM2 " "Found entity 1: FwdHazardUnitM2" {  } { { "CPU/FwdHazardUnitM2.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466147226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466147226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mEbreak CPU.v(76) " "Verilog HDL Implicit Net warning at CPU.v(76): created implicit net for \"mEbreak\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mControlState CPU.v(381) " "Verilog HDL Implicit Net warning at CPU.v(381): created implicit net for \"mControlState\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 381 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mPC CPU.v(444) " "Verilog HDL Implicit Net warning at CPU.v(444): created implicit net for \"mPC\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 444 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mInstr CPU.v(445) " "Verilog HDL Implicit Net warning at CPU.v(445): created implicit net for \"mInstr\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 445 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mDebug CPU.v(446) " "Verilog HDL Implicit Net warning at CPU.v(446): created implicit net for \"mDebug\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 446 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mRegDispSelect CPU.v(447) " "Verilog HDL Implicit Net warning at CPU.v(447): created implicit net for \"mRegDispSelect\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 447 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mRegDisp CPU.v(448) " "Verilog HDL Implicit Net warning at CPU.v(448): created implicit net for \"mRegDisp\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 448 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mCSRegDisp CPU.v(449) " "Verilog HDL Implicit Net warning at CPU.v(449): created implicit net for \"mCSRegDisp\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 449 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mFRegDisp CPU.v(450) " "Verilog HDL Implicit Net warning at CPU.v(450): created implicit net for \"mFRegDisp\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 450 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mVGASelect CPU.v(451) " "Verilog HDL Implicit Net warning at CPU.v(451): created implicit net for \"mVGASelect\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 451 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mVGARead CPU.v(452) " "Verilog HDL Implicit Net warning at CPU.v(452): created implicit net for \"mVGARead\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 452 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mFVGARead CPU.v(453) " "Verilog HDL Implicit Net warning at CPU.v(453): created implicit net for \"mFVGARead\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 453 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mCSRVGARead CPU.v(454) " "Verilog HDL Implicit Net warning at CPU.v(454): created implicit net for \"mCSRVGARead\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 454 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mRead1 CPU.v(455) " "Verilog HDL Implicit Net warning at CPU.v(455): created implicit net for \"mRead1\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 455 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mRead2 CPU.v(456) " "Verilog HDL Implicit Net warning at CPU.v(456): created implicit net for \"mRead2\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 456 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mRegWrite CPU.v(457) " "Verilog HDL Implicit Net warning at CPU.v(457): created implicit net for \"mRegWrite\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 457 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mForwardA CPU.v(458) " "Verilog HDL Implicit Net warning at CPU.v(458): created implicit net for \"mForwardA\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 458 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mForwardB CPU.v(459) " "Verilog HDL Implicit Net warning at CPU.v(459): created implicit net for \"mForwardB\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 459 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mULA CPU.v(461) " "Verilog HDL Implicit Net warning at CPU.v(461): created implicit net for \"mULA\"" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 461 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739466147414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mEbreak CPU.v(76) " "Verilog HDL or VHDL warning at CPU.v(76): object \"mEbreak\" assigned a value but never read" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147423 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mControlState CPU.v(381) " "Verilog HDL or VHDL warning at CPU.v(381): object \"mControlState\" assigned a value but never read" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147423 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 CPU.v(381) " "Verilog HDL assignment warning at CPU.v(381): truncated value with size 6 to match size of target (1)" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739466147423 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_PIPEM Control_PIPEM:CONTROL0 " "Elaborating entity \"Control_PIPEM\" for hierarchy \"Control_PIPEM:CONTROL0\"" {  } { { "CPU/CPU.v" "CONTROL0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_PIPEM Datapath_PIPEM:DATAPATH0 " "Elaborating entity \"Datapath_PIPEM\" for hierarchy \"Datapath_PIPEM:DATAPATH0\"" {  } { { "CPU/CPU.v" "DATAPATH0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Datapath_PIPEM:DATAPATH0\|Registers:REGISTERS0 " "Elaborating entity \"Registers\" for hierarchy \"Datapath_PIPEM:DATAPATH0\|Registers:REGISTERS0\"" {  } { { "CPU/Datapath_PIPEM.v" "REGISTERS0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSRegisters Datapath_PIPEM:DATAPATH0\|CSRegisters:CSREGISTERS0 " "Elaborating entity \"CSRegisters\" for hierarchy \"Datapath_PIPEM:DATAPATH0\|CSRegisters:CSREGISTERS0\"" {  } { { "CPU/Datapath_PIPEM.v" "CSREGISTERS0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen Datapath_PIPEM:DATAPATH0\|ImmGen:IMMGEN0 " "Elaborating entity \"ImmGen\" for hierarchy \"Datapath_PIPEM:DATAPATH0\|ImmGen:IMMGEN0\"" {  } { { "CPU/Datapath_PIPEM.v" "IMMGEN0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchControl Datapath_PIPEM:DATAPATH0\|BranchControl:BC0 " "Elaborating entity \"BranchControl\" for hierarchy \"Datapath_PIPEM:DATAPATH0\|BranchControl:BC0\"" {  } { { "CPU/Datapath_PIPEM.v" "BC0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FwdHazardUnitM Datapath_PIPEM:DATAPATH0\|FwdHazardUnitM:FHU0 " "Elaborating entity \"FwdHazardUnitM\" for hierarchy \"Datapath_PIPEM:DATAPATH0\|FwdHazardUnitM:FHU0\"" {  } { { "CPU/Datapath_PIPEM.v" "FHU0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wID_ULA FwdHazardUnitM.v(87) " "Verilog HDL or VHDL warning at FwdHazardUnitM.v(87): object \"wID_ULA\" assigned a value but never read" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147836 "|CPU|Datapath_PIPEM:DATAPATH0|FwdHazardUnitM:FHU0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wID_PC4 FwdHazardUnitM.v(88) " "Verilog HDL or VHDL warning at FwdHazardUnitM.v(88): object \"wID_PC4\" assigned a value but never read" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147836 "|CPU|Datapath_PIPEM:DATAPATH0|FwdHazardUnitM:FHU0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wEX_Store FwdHazardUnitM.v(103) " "Verilog HDL or VHDL warning at FwdHazardUnitM.v(103): object \"wEX_Store\" assigned a value but never read" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147836 "|CPU|Datapath_PIPEM:DATAPATH0|FwdHazardUnitM:FHU0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wEX_Branch FwdHazardUnitM.v(108) " "Verilog HDL or VHDL warning at FwdHazardUnitM.v(108): object \"wEX_Branch\" assigned a value but never read" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147836 "|CPU|Datapath_PIPEM:DATAPATH0|FwdHazardUnitM:FHU0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wMEM_Store FwdHazardUnitM.v(125) " "Verilog HDL or VHDL warning at FwdHazardUnitM.v(125): object \"wMEM_Store\" assigned a value but never read" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147836 "|CPU|Datapath_PIPEM:DATAPATH0|FwdHazardUnitM:FHU0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wMEM_Branch FwdHazardUnitM.v(130) " "Verilog HDL or VHDL warning at FwdHazardUnitM.v(130): object \"wMEM_Branch\" assigned a value but never read" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147836 "|CPU|Datapath_PIPEM:DATAPATH0|FwdHazardUnitM:FHU0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wWB_Store FwdHazardUnitM.v(147) " "Verilog HDL or VHDL warning at FwdHazardUnitM.v(147): object \"wWB_Store\" assigned a value but never read" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147836 "|CPU|Datapath_PIPEM:DATAPATH0|FwdHazardUnitM:FHU0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wWB_Branch FwdHazardUnitM.v(152) " "Verilog HDL or VHDL warning at FwdHazardUnitM.v(152): object \"wWB_Branch\" assigned a value but never read" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/FwdHazardUnitM.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739466147836 "|CPU|Datapath_PIPEM:DATAPATH0|FwdHazardUnitM:FHU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath_PIPEM:DATAPATH0\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\"" {  } { { "CPU/Datapath_PIPEM.v" "ALU0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExceptionControl Datapath_PIPEM:DATAPATH0\|ExceptionControl:EXC0 " "Elaborating entity \"ExceptionControl\" for hierarchy \"Datapath_PIPEM:DATAPATH0\|ExceptionControl:EXC0\"" {  } { { "CPU/Datapath_PIPEM.v" "EXC0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStore Datapath_PIPEM:DATAPATH0\|MemStore:MEMSTORE0 " "Elaborating entity \"MemStore\" for hierarchy \"Datapath_PIPEM:DATAPATH0\|MemStore:MEMSTORE0\"" {  } { { "CPU/Datapath_PIPEM.v" "MEMSTORE0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemLoad Datapath_PIPEM:DATAPATH0\|MemLoad:MEMLOAD0 " "Elaborating entity \"MemLoad\" for hierarchy \"Datapath_PIPEM:DATAPATH0\|MemLoad:MEMLOAD0\"" {  } { { "CPU/Datapath_PIPEM.v" "MEMLOAD0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466147872 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|Div0\"" {  } { { "CPU/ALU.v" "Div0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739466151135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|Mod1\"" {  } { { "CPU/ALU.v" "Mod1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739466151135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|Div1\"" {  } { { "CPU/ALU.v" "Div1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739466151135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|Mod0\"" {  } { { "CPU/ALU.v" "Mod0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739466151135 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739466151135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466151729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0 " "Instantiated megafunction \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466151729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466151729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466151729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466151729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466151729 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739466151729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466151795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466151795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466151814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466151814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466151878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466151878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466151996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466151996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466152034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1 " "Instantiated megafunction \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152034 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739466152034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466152068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466152068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466152086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466152086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466152107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1 " "Instantiated megafunction \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152107 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739466152107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466152142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466152142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466152161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0 " "Instantiated megafunction \"Datapath_PIPEM:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739466152161 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/ALU.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739466152161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739466152196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466152196 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739466153403 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[0\] Datapath_PIPEM:DATAPATH0\|PC\[0\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[0\]~1 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[0\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[0\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[0\]~1\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[1\] Datapath_PIPEM:DATAPATH0\|PC\[1\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[1\]~5 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[1\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[1\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[1\]~5\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[2\] Datapath_PIPEM:DATAPATH0\|PC\[2\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[2\]~9 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[2\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[2\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[2\]~9\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[3\] Datapath_PIPEM:DATAPATH0\|PC\[3\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[3\]~13 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[3\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[3\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[3\]~13\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[4\] Datapath_PIPEM:DATAPATH0\|PC\[4\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[4\]~17 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[4\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[4\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[4\]~17\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[5\] Datapath_PIPEM:DATAPATH0\|PC\[5\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[5\]~21 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[5\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[5\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[5\]~21\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[6\] Datapath_PIPEM:DATAPATH0\|PC\[6\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[6\]~25 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[6\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[6\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[6\]~25\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[7\] Datapath_PIPEM:DATAPATH0\|PC\[7\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[7\]~29 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[7\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[7\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[7\]~29\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[8\] Datapath_PIPEM:DATAPATH0\|PC\[8\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[8\]~33 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[8\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[8\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[8\]~33\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[9\] Datapath_PIPEM:DATAPATH0\|PC\[9\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[9\]~37 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[9\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[9\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[9\]~37\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[10\] Datapath_PIPEM:DATAPATH0\|PC\[10\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[10\]~41 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[10\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[10\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[10\]~41\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[11\] Datapath_PIPEM:DATAPATH0\|PC\[11\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[11\]~45 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[11\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[11\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[11\]~45\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[12\] Datapath_PIPEM:DATAPATH0\|PC\[12\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[12\]~49 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[12\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[12\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[12\]~49\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[13\] Datapath_PIPEM:DATAPATH0\|PC\[13\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[13\]~53 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[13\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[13\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[13\]~53\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[14\] Datapath_PIPEM:DATAPATH0\|PC\[14\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[14\]~57 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[14\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[14\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[14\]~57\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[15\] Datapath_PIPEM:DATAPATH0\|PC\[15\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[15\]~61 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[15\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[15\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[15\]~61\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[16\] Datapath_PIPEM:DATAPATH0\|PC\[16\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[16\]~65 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[16\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[16\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[16\]~65\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[17\] Datapath_PIPEM:DATAPATH0\|PC\[17\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[17\]~69 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[17\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[17\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[17\]~69\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[18\] Datapath_PIPEM:DATAPATH0\|PC\[18\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[18\]~73 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[18\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[18\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[18\]~73\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[19\] Datapath_PIPEM:DATAPATH0\|PC\[19\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[19\]~77 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[19\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[19\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[19\]~77\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[20\] Datapath_PIPEM:DATAPATH0\|PC\[20\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[20\]~81 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[20\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[20\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[20\]~81\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[21\] Datapath_PIPEM:DATAPATH0\|PC\[21\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[21\]~85 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[21\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[21\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[21\]~85\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[22\] Datapath_PIPEM:DATAPATH0\|PC\[22\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[22\]~89 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[22\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[22\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[22\]~89\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[23\] Datapath_PIPEM:DATAPATH0\|PC\[23\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[23\]~93 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[23\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[23\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[23\]~93\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[24\] Datapath_PIPEM:DATAPATH0\|PC\[24\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[24\]~97 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[24\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[24\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[24\]~97\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[25\] Datapath_PIPEM:DATAPATH0\|PC\[25\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[25\]~101 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[25\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[25\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[25\]~101\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[26\] Datapath_PIPEM:DATAPATH0\|PC\[26\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[26\]~105 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[26\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[26\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[26\]~105\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[27\] Datapath_PIPEM:DATAPATH0\|PC\[27\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[27\]~109 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[27\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[27\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[27\]~109\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[28\] Datapath_PIPEM:DATAPATH0\|PC\[28\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[28\]~113 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[28\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[28\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[28\]~113\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[29\] Datapath_PIPEM:DATAPATH0\|PC\[29\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[29\]~117 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[29\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[29\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[29\]~117\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[30\] Datapath_PIPEM:DATAPATH0\|PC\[30\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[30\]~121 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[30\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[30\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[30\]~121\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Datapath_PIPEM:DATAPATH0\|PC\[31\] Datapath_PIPEM:DATAPATH0\|PC\[31\]~_emulated Datapath_PIPEM:DATAPATH0\|PC\[31\]~125 " "Register \"Datapath_PIPEM:DATAPATH0\|PC\[31\]\" is converted into an equivalent circuit using register \"Datapath_PIPEM:DATAPATH0\|PC\[31\]~_emulated\" and latch \"Datapath_PIPEM:DATAPATH0\|PC\[31\]~125\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/Datapath_PIPEM.v" 230 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1739466153654 "|CPU|Datapath_PIPEM:DATAPATH0|PC[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1739466153654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IwReadEnable VCC " "Pin \"IwReadEnable\" is stuck at VCC" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwReadEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteEnable GND " "Pin \"IwWriteEnable\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwByteEnable\[0\] VCC " "Pin \"IwByteEnable\[0\]\" is stuck at VCC" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwByteEnable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwByteEnable\[1\] VCC " "Pin \"IwByteEnable\[1\]\" is stuck at VCC" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwByteEnable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwByteEnable\[2\] VCC " "Pin \"IwByteEnable\[2\]\" is stuck at VCC" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwByteEnable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwByteEnable\[3\] VCC " "Pin \"IwByteEnable\[3\]\" is stuck at VCC" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwByteEnable[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[0\] GND " "Pin \"IwWriteData\[0\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[1\] GND " "Pin \"IwWriteData\[1\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[2\] GND " "Pin \"IwWriteData\[2\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[3\] GND " "Pin \"IwWriteData\[3\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[4\] GND " "Pin \"IwWriteData\[4\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[5\] GND " "Pin \"IwWriteData\[5\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[6\] GND " "Pin \"IwWriteData\[6\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[7\] GND " "Pin \"IwWriteData\[7\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[8\] GND " "Pin \"IwWriteData\[8\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[9\] GND " "Pin \"IwWriteData\[9\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[10\] GND " "Pin \"IwWriteData\[10\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[11\] GND " "Pin \"IwWriteData\[11\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[12\] GND " "Pin \"IwWriteData\[12\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[13\] GND " "Pin \"IwWriteData\[13\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[14\] GND " "Pin \"IwWriteData\[14\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[15\] GND " "Pin \"IwWriteData\[15\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[16\] GND " "Pin \"IwWriteData\[16\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[17\] GND " "Pin \"IwWriteData\[17\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[18\] GND " "Pin \"IwWriteData\[18\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[19\] GND " "Pin \"IwWriteData\[19\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[20\] GND " "Pin \"IwWriteData\[20\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[21\] GND " "Pin \"IwWriteData\[21\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[22\] GND " "Pin \"IwWriteData\[22\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[23\] GND " "Pin \"IwWriteData\[23\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[24\] GND " "Pin \"IwWriteData\[24\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[25\] GND " "Pin \"IwWriteData\[25\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[26\] GND " "Pin \"IwWriteData\[26\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[27\] GND " "Pin \"IwWriteData\[27\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[28\] GND " "Pin \"IwWriteData\[28\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[29\] GND " "Pin \"IwWriteData\[29\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[30\] GND " "Pin \"IwWriteData\[30\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IwWriteData\[31\] GND " "Pin \"IwWriteData\[31\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|IwWriteData[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[272\] GND " "Pin \"oRegIDEX\[272\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[272]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[273\] GND " "Pin \"oRegIDEX\[273\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[273]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[274\] GND " "Pin \"oRegIDEX\[274\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[274]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[283\] GND " "Pin \"oRegIDEX\[283\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[283]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[284\] GND " "Pin \"oRegIDEX\[284\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[284]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[285\] GND " "Pin \"oRegIDEX\[285\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[285]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[286\] GND " "Pin \"oRegIDEX\[286\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[286]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[287\] GND " "Pin \"oRegIDEX\[287\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[287]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[289\] GND " "Pin \"oRegIDEX\[289\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[289]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[290\] GND " "Pin \"oRegIDEX\[290\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[290]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[291\] GND " "Pin \"oRegIDEX\[291\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[291]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[292\] GND " "Pin \"oRegIDEX\[292\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[292]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[293\] GND " "Pin \"oRegIDEX\[293\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[293]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[294\] GND " "Pin \"oRegIDEX\[294\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[294]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[295\] GND " "Pin \"oRegIDEX\[295\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[295]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[296\] GND " "Pin \"oRegIDEX\[296\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[296]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[297\] GND " "Pin \"oRegIDEX\[297\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[297]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[298\] GND " "Pin \"oRegIDEX\[298\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[298]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[299\] GND " "Pin \"oRegIDEX\[299\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[299]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[300\] GND " "Pin \"oRegIDEX\[300\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[300]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[301\] GND " "Pin \"oRegIDEX\[301\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[301]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[302\] GND " "Pin \"oRegIDEX\[302\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[302]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[303\] GND " "Pin \"oRegIDEX\[303\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[303]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[304\] GND " "Pin \"oRegIDEX\[304\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[304]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[305\] GND " "Pin \"oRegIDEX\[305\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[305]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[306\] GND " "Pin \"oRegIDEX\[306\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[306]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[307\] GND " "Pin \"oRegIDEX\[307\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[307]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[308\] GND " "Pin \"oRegIDEX\[308\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[308]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[309\] GND " "Pin \"oRegIDEX\[309\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[309]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[310\] GND " "Pin \"oRegIDEX\[310\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[310]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[311\] GND " "Pin \"oRegIDEX\[311\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[311]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[312\] GND " "Pin \"oRegIDEX\[312\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[312]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[313\] GND " "Pin \"oRegIDEX\[313\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[313]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[314\] GND " "Pin \"oRegIDEX\[314\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[314]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[315\] GND " "Pin \"oRegIDEX\[315\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[315]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[316\] GND " "Pin \"oRegIDEX\[316\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[316]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[317\] GND " "Pin \"oRegIDEX\[317\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[317]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[318\] GND " "Pin \"oRegIDEX\[318\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[318]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[319\] GND " "Pin \"oRegIDEX\[319\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[319]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[320\] GND " "Pin \"oRegIDEX\[320\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[320]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[321\] GND " "Pin \"oRegIDEX\[321\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[321]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[322\] GND " "Pin \"oRegIDEX\[322\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[322]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[323\] GND " "Pin \"oRegIDEX\[323\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[323]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[324\] GND " "Pin \"oRegIDEX\[324\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[324]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[325\] GND " "Pin \"oRegIDEX\[325\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[325]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[326\] GND " "Pin \"oRegIDEX\[326\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[326]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[327\] GND " "Pin \"oRegIDEX\[327\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[327]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[328\] GND " "Pin \"oRegIDEX\[328\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[328]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[329\] GND " "Pin \"oRegIDEX\[329\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[329]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[330\] GND " "Pin \"oRegIDEX\[330\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[330]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[331\] GND " "Pin \"oRegIDEX\[331\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[331]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[332\] GND " "Pin \"oRegIDEX\[332\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[332]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[333\] GND " "Pin \"oRegIDEX\[333\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[333]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[334\] GND " "Pin \"oRegIDEX\[334\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[334]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[335\] GND " "Pin \"oRegIDEX\[335\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[335]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[336\] GND " "Pin \"oRegIDEX\[336\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[336]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[337\] GND " "Pin \"oRegIDEX\[337\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[337]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[338\] GND " "Pin \"oRegIDEX\[338\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[338]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[339\] GND " "Pin \"oRegIDEX\[339\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[339]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[340\] GND " "Pin \"oRegIDEX\[340\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[340]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[341\] GND " "Pin \"oRegIDEX\[341\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[341]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[342\] GND " "Pin \"oRegIDEX\[342\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[342]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[343\] GND " "Pin \"oRegIDEX\[343\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[343]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[344\] GND " "Pin \"oRegIDEX\[344\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[344]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[345\] GND " "Pin \"oRegIDEX\[345\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[345]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[346\] GND " "Pin \"oRegIDEX\[346\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[346]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[347\] GND " "Pin \"oRegIDEX\[347\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[347]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[348\] GND " "Pin \"oRegIDEX\[348\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[348]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[349\] GND " "Pin \"oRegIDEX\[349\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[349]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[350\] GND " "Pin \"oRegIDEX\[350\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[350]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[351\] GND " "Pin \"oRegIDEX\[351\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[351]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[352\] GND " "Pin \"oRegIDEX\[352\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[352]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[353\] GND " "Pin \"oRegIDEX\[353\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[353]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[354\] GND " "Pin \"oRegIDEX\[354\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[354]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[355\] GND " "Pin \"oRegIDEX\[355\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[355]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[356\] GND " "Pin \"oRegIDEX\[356\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[356]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[357\] GND " "Pin \"oRegIDEX\[357\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[357]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[358\] GND " "Pin \"oRegIDEX\[358\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[358]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegIDEX\[359\] GND " "Pin \"oRegIDEX\[359\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegIDEX[359]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[221\] GND " "Pin \"oRegEXMEM\[221\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[221]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[222\] GND " "Pin \"oRegEXMEM\[222\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[222]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[223\] GND " "Pin \"oRegEXMEM\[223\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[223]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[232\] GND " "Pin \"oRegEXMEM\[232\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[232]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[233\] GND " "Pin \"oRegEXMEM\[233\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[233]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[234\] GND " "Pin \"oRegEXMEM\[234\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[234]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[235\] GND " "Pin \"oRegEXMEM\[235\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[235]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[236\] GND " "Pin \"oRegEXMEM\[236\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[236]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[238\] GND " "Pin \"oRegEXMEM\[238\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[238]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[239\] GND " "Pin \"oRegEXMEM\[239\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[239]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[240\] GND " "Pin \"oRegEXMEM\[240\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[240]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[241\] GND " "Pin \"oRegEXMEM\[241\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[241]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[242\] GND " "Pin \"oRegEXMEM\[242\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[242]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[243\] GND " "Pin \"oRegEXMEM\[243\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[243]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[244\] GND " "Pin \"oRegEXMEM\[244\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[244]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[245\] GND " "Pin \"oRegEXMEM\[245\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[245]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[246\] GND " "Pin \"oRegEXMEM\[246\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[246]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[247\] GND " "Pin \"oRegEXMEM\[247\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[247]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[248\] GND " "Pin \"oRegEXMEM\[248\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[248]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[249\] GND " "Pin \"oRegEXMEM\[249\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[249]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[250\] GND " "Pin \"oRegEXMEM\[250\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[250]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[251\] GND " "Pin \"oRegEXMEM\[251\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[251]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[252\] GND " "Pin \"oRegEXMEM\[252\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[252]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[253\] GND " "Pin \"oRegEXMEM\[253\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[253]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[254\] GND " "Pin \"oRegEXMEM\[254\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[254]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[255\] GND " "Pin \"oRegEXMEM\[255\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[255]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[256\] GND " "Pin \"oRegEXMEM\[256\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[256]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[257\] GND " "Pin \"oRegEXMEM\[257\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[257]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[258\] GND " "Pin \"oRegEXMEM\[258\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[258]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[259\] GND " "Pin \"oRegEXMEM\[259\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[259]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[260\] GND " "Pin \"oRegEXMEM\[260\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[260]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[261\] GND " "Pin \"oRegEXMEM\[261\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[261]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[262\] GND " "Pin \"oRegEXMEM\[262\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[262]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[263\] GND " "Pin \"oRegEXMEM\[263\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[263]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[264\] GND " "Pin \"oRegEXMEM\[264\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[264]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[265\] GND " "Pin \"oRegEXMEM\[265\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[265]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[266\] GND " "Pin \"oRegEXMEM\[266\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[266]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[267\] GND " "Pin \"oRegEXMEM\[267\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[267]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[268\] GND " "Pin \"oRegEXMEM\[268\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[268]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[269\] GND " "Pin \"oRegEXMEM\[269\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[269]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegEXMEM\[270\] GND " "Pin \"oRegEXMEM\[270\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegEXMEM[270]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[218\] GND " "Pin \"oRegMEMWB\[218\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[218]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[219\] GND " "Pin \"oRegMEMWB\[219\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[219]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[220\] GND " "Pin \"oRegMEMWB\[220\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[220]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[221\] GND " "Pin \"oRegMEMWB\[221\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[221]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[222\] GND " "Pin \"oRegMEMWB\[222\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[222]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[223\] GND " "Pin \"oRegMEMWB\[223\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[223]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[224\] GND " "Pin \"oRegMEMWB\[224\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[224]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[225\] GND " "Pin \"oRegMEMWB\[225\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[225]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[226\] GND " "Pin \"oRegMEMWB\[226\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[226]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[227\] GND " "Pin \"oRegMEMWB\[227\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[227]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[228\] GND " "Pin \"oRegMEMWB\[228\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[228]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[229\] GND " "Pin \"oRegMEMWB\[229\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[229]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[230\] GND " "Pin \"oRegMEMWB\[230\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[230]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[231\] GND " "Pin \"oRegMEMWB\[231\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[231]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[232\] GND " "Pin \"oRegMEMWB\[232\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[232]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[233\] GND " "Pin \"oRegMEMWB\[233\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[233]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[234\] GND " "Pin \"oRegMEMWB\[234\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[234]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[235\] GND " "Pin \"oRegMEMWB\[235\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[235]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[236\] GND " "Pin \"oRegMEMWB\[236\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[236]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[237\] GND " "Pin \"oRegMEMWB\[237\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[237]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[238\] GND " "Pin \"oRegMEMWB\[238\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[238]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[239\] GND " "Pin \"oRegMEMWB\[239\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[239]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[240\] GND " "Pin \"oRegMEMWB\[240\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[240]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[241\] GND " "Pin \"oRegMEMWB\[241\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[241]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[242\] GND " "Pin \"oRegMEMWB\[242\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[242]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[243\] GND " "Pin \"oRegMEMWB\[243\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[243]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[244\] GND " "Pin \"oRegMEMWB\[244\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[244]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[245\] GND " "Pin \"oRegMEMWB\[245\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[245]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[287\] GND " "Pin \"oRegMEMWB\[287\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[287]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[288\] GND " "Pin \"oRegMEMWB\[288\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[288]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[289\] GND " "Pin \"oRegMEMWB\[289\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[289]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[290\] GND " "Pin \"oRegMEMWB\[290\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[290]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[291\] GND " "Pin \"oRegMEMWB\[291\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[291]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[293\] GND " "Pin \"oRegMEMWB\[293\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[293]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[294\] GND " "Pin \"oRegMEMWB\[294\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[294]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[295\] GND " "Pin \"oRegMEMWB\[295\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[295]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[296\] GND " "Pin \"oRegMEMWB\[296\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[296]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[297\] GND " "Pin \"oRegMEMWB\[297\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[297]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[298\] GND " "Pin \"oRegMEMWB\[298\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[298]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[299\] GND " "Pin \"oRegMEMWB\[299\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[299]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[300\] GND " "Pin \"oRegMEMWB\[300\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[300]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[301\] GND " "Pin \"oRegMEMWB\[301\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[301]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[302\] GND " "Pin \"oRegMEMWB\[302\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[302]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[303\] GND " "Pin \"oRegMEMWB\[303\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[303]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[304\] GND " "Pin \"oRegMEMWB\[304\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[304]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[305\] GND " "Pin \"oRegMEMWB\[305\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[305]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[306\] GND " "Pin \"oRegMEMWB\[306\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[306]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[307\] GND " "Pin \"oRegMEMWB\[307\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[307]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[308\] GND " "Pin \"oRegMEMWB\[308\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[308]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[309\] GND " "Pin \"oRegMEMWB\[309\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[309]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[310\] GND " "Pin \"oRegMEMWB\[310\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[310]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[311\] GND " "Pin \"oRegMEMWB\[311\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[311]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[312\] GND " "Pin \"oRegMEMWB\[312\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[312]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[313\] GND " "Pin \"oRegMEMWB\[313\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[313]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[314\] GND " "Pin \"oRegMEMWB\[314\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[314]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[315\] GND " "Pin \"oRegMEMWB\[315\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[315]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[316\] GND " "Pin \"oRegMEMWB\[316\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[316]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[317\] GND " "Pin \"oRegMEMWB\[317\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[317]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[318\] GND " "Pin \"oRegMEMWB\[318\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[318]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[319\] GND " "Pin \"oRegMEMWB\[319\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[319]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[320\] GND " "Pin \"oRegMEMWB\[320\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[320]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[321\] GND " "Pin \"oRegMEMWB\[321\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[321]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[322\] GND " "Pin \"oRegMEMWB\[322\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[322]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[323\] GND " "Pin \"oRegMEMWB\[323\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[323]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[324\] GND " "Pin \"oRegMEMWB\[324\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[324]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRegMEMWB\[325\] GND " "Pin \"oRegMEMWB\[325\]\" is stuck at GND" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739466159299 "|CPU|oRegMEMWB[325]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739466159299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739466159736 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_Controller 19 " "Ignored 19 assignments for entity \"ADC_Controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Audio 16 " "Ignored 16 assignments for entity \"PLL_Audio\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Audio_0002 317 " "Ignored 317 assignments for entity \"PLL_Audio_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Main 16 " "Ignored 16 assignments for entity \"PLL_Main\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Main_0002 317 " "Ignored 317 assignments for entity \"PLL_Main_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VgaPll 16 " "Ignored 16 assignments for entity \"VgaPll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VgaPll_0002 317 " "Ignored 317 assignments for entity \"VgaPll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub 16 " "Ignored 16 assignments for entity \"add_sub\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub_0002 65 " "Ignored 65 assignments for entity \"add_sub_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w 16 " "Ignored 16 assignments for entity \"cvt_s_w\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167638 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w_0002 65 " "Ignored 65 assignments for entity \"cvt_s_w_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu 16 " "Ignored 16 assignments for entity \"cvt_s_wu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu_0002 65 " "Ignored 65 assignments for entity \"cvt_s_wu_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s 16 " "Ignored 16 assignments for entity \"cvt_w_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s_0002 65 " "Ignored 65 assignments for entity \"cvt_w_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s 16 " "Ignored 16 assignments for entity \"cvt_wu_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s_0002 65 " "Ignored 65 assignments for entity \"cvt_wu_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s 16 " "Ignored 16 assignments for entity \"div_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s_0002 65 " "Ignored 65 assignments for entity \"div_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s 16 " "Ignored 16 assignments for entity \"fmax_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s_0002 65 " "Ignored 65 assignments for entity \"fmax_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s 16 " "Ignored 16 assignments for entity \"fmin_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s_0002 65 " "Ignored 65 assignments for entity \"fmin_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s 16 " "Ignored 16 assignments for entity \"mul_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s_0002 65 " "Ignored 65 assignments for entity \"mul_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s 16 " "Ignored 16 assignments for entity \"sqrt_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466167639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s_0002 65 " "Ignored 65 assignments for entity \"sqrt_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1739466167639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466167762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739466168658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739466168658 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "1185 " "Design contains 1185 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[0\] " "Pin \"oiIF_PC\[0\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[1\] " "Pin \"oiIF_PC\[1\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[2\] " "Pin \"oiIF_PC\[2\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[3\] " "Pin \"oiIF_PC\[3\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[4\] " "Pin \"oiIF_PC\[4\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[5\] " "Pin \"oiIF_PC\[5\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[6\] " "Pin \"oiIF_PC\[6\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[7\] " "Pin \"oiIF_PC\[7\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[8\] " "Pin \"oiIF_PC\[8\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[9\] " "Pin \"oiIF_PC\[9\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[10\] " "Pin \"oiIF_PC\[10\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[11\] " "Pin \"oiIF_PC\[11\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[12\] " "Pin \"oiIF_PC\[12\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[13\] " "Pin \"oiIF_PC\[13\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[14\] " "Pin \"oiIF_PC\[14\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[15\] " "Pin \"oiIF_PC\[15\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[16\] " "Pin \"oiIF_PC\[16\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[17\] " "Pin \"oiIF_PC\[17\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[18\] " "Pin \"oiIF_PC\[18\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[19\] " "Pin \"oiIF_PC\[19\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[20\] " "Pin \"oiIF_PC\[20\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[21\] " "Pin \"oiIF_PC\[21\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[22\] " "Pin \"oiIF_PC\[22\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[23\] " "Pin \"oiIF_PC\[23\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[24\] " "Pin \"oiIF_PC\[24\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[25\] " "Pin \"oiIF_PC\[25\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[26\] " "Pin \"oiIF_PC\[26\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[27\] " "Pin \"oiIF_PC\[27\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[28\] " "Pin \"oiIF_PC\[28\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[29\] " "Pin \"oiIF_PC\[29\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[30\] " "Pin \"oiIF_PC\[30\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC\[31\] " "Pin \"oiIF_PC\[31\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 60 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[0\] " "Pin \"oiIF_Instr\[0\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[1\] " "Pin \"oiIF_Instr\[1\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[2\] " "Pin \"oiIF_Instr\[2\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[3\] " "Pin \"oiIF_Instr\[3\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[4\] " "Pin \"oiIF_Instr\[4\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[5\] " "Pin \"oiIF_Instr\[5\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[6\] " "Pin \"oiIF_Instr\[6\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[7\] " "Pin \"oiIF_Instr\[7\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[8\] " "Pin \"oiIF_Instr\[8\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[9\] " "Pin \"oiIF_Instr\[9\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[10\] " "Pin \"oiIF_Instr\[10\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[11\] " "Pin \"oiIF_Instr\[11\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[12\] " "Pin \"oiIF_Instr\[12\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[13\] " "Pin \"oiIF_Instr\[13\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[14\] " "Pin \"oiIF_Instr\[14\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[15\] " "Pin \"oiIF_Instr\[15\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[16\] " "Pin \"oiIF_Instr\[16\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[17\] " "Pin \"oiIF_Instr\[17\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[18\] " "Pin \"oiIF_Instr\[18\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[19\] " "Pin \"oiIF_Instr\[19\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[20\] " "Pin \"oiIF_Instr\[20\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[21\] " "Pin \"oiIF_Instr\[21\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[22\] " "Pin \"oiIF_Instr\[22\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[23\] " "Pin \"oiIF_Instr\[23\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[24\] " "Pin \"oiIF_Instr\[24\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[25\] " "Pin \"oiIF_Instr\[25\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[26\] " "Pin \"oiIF_Instr\[26\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[27\] " "Pin \"oiIF_Instr\[27\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[28\] " "Pin \"oiIF_Instr\[28\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[29\] " "Pin \"oiIF_Instr\[29\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[30\] " "Pin \"oiIF_Instr\[30\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_Instr\[31\] " "Pin \"oiIF_Instr\[31\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[0\] " "Pin \"oiIF_PC4\[0\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[1\] " "Pin \"oiIF_PC4\[1\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[2\] " "Pin \"oiIF_PC4\[2\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[3\] " "Pin \"oiIF_PC4\[3\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[4\] " "Pin \"oiIF_PC4\[4\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[5\] " "Pin \"oiIF_PC4\[5\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[6\] " "Pin \"oiIF_PC4\[6\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[7\] " "Pin \"oiIF_PC4\[7\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[8\] " "Pin \"oiIF_PC4\[8\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[9\] " "Pin \"oiIF_PC4\[9\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[10\] " "Pin \"oiIF_PC4\[10\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[11\] " "Pin \"oiIF_PC4\[11\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[12\] " "Pin \"oiIF_PC4\[12\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[13\] " "Pin \"oiIF_PC4\[13\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[14\] " "Pin \"oiIF_PC4\[14\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[15\] " "Pin \"oiIF_PC4\[15\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[16\] " "Pin \"oiIF_PC4\[16\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[17\] " "Pin \"oiIF_PC4\[17\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[18\] " "Pin \"oiIF_PC4\[18\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[19\] " "Pin \"oiIF_PC4\[19\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[20\] " "Pin \"oiIF_PC4\[20\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[21\] " "Pin \"oiIF_PC4\[21\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[22\] " "Pin \"oiIF_PC4\[22\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[23\] " "Pin \"oiIF_PC4\[23\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[24\] " "Pin \"oiIF_PC4\[24\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[25\] " "Pin \"oiIF_PC4\[25\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[26\] " "Pin \"oiIF_PC4\[26\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[27\] " "Pin \"oiIF_PC4\[27\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[28\] " "Pin \"oiIF_PC4\[28\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[29\] " "Pin \"oiIF_PC4\[29\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[30\] " "Pin \"oiIF_PC4\[30\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oiIF_PC4\[31\] " "Pin \"oiIF_PC4\[31\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 62 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[0\] " "Pin \"oRegIFID\[0\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[1\] " "Pin \"oRegIFID\[1\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[2\] " "Pin \"oRegIFID\[2\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[3\] " "Pin \"oRegIFID\[3\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[4\] " "Pin \"oRegIFID\[4\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[5\] " "Pin \"oRegIFID\[5\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[6\] " "Pin \"oRegIFID\[6\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[7\] " "Pin \"oRegIFID\[7\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[8\] " "Pin \"oRegIFID\[8\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[9\] " "Pin \"oRegIFID\[9\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[10\] " "Pin \"oRegIFID\[10\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[11\] " "Pin \"oRegIFID\[11\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[12\] " "Pin \"oRegIFID\[12\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[13\] " "Pin \"oRegIFID\[13\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[14\] " "Pin \"oRegIFID\[14\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[15\] " "Pin \"oRegIFID\[15\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[16\] " "Pin \"oRegIFID\[16\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[17\] " "Pin \"oRegIFID\[17\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[18\] " "Pin \"oRegIFID\[18\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[19\] " "Pin \"oRegIFID\[19\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[20\] " "Pin \"oRegIFID\[20\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[21\] " "Pin \"oRegIFID\[21\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[22\] " "Pin \"oRegIFID\[22\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[23\] " "Pin \"oRegIFID\[23\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[24\] " "Pin \"oRegIFID\[24\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[25\] " "Pin \"oRegIFID\[25\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[26\] " "Pin \"oRegIFID\[26\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[27\] " "Pin \"oRegIFID\[27\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[28\] " "Pin \"oRegIFID\[28\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[29\] " "Pin \"oRegIFID\[29\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[30\] " "Pin \"oRegIFID\[30\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[31\] " "Pin \"oRegIFID\[31\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[32\] " "Pin \"oRegIFID\[32\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[33\] " "Pin \"oRegIFID\[33\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[34\] " "Pin \"oRegIFID\[34\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[35\] " "Pin \"oRegIFID\[35\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[36\] " "Pin \"oRegIFID\[36\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[37\] " "Pin \"oRegIFID\[37\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[38\] " "Pin \"oRegIFID\[38\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[39\] " "Pin \"oRegIFID\[39\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[40\] " "Pin \"oRegIFID\[40\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[41\] " "Pin \"oRegIFID\[41\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[42\] " "Pin \"oRegIFID\[42\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[43\] " "Pin \"oRegIFID\[43\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[44\] " "Pin \"oRegIFID\[44\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[45\] " "Pin \"oRegIFID\[45\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[46\] " "Pin \"oRegIFID\[46\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[47\] " "Pin \"oRegIFID\[47\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[48\] " "Pin \"oRegIFID\[48\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[49\] " "Pin \"oRegIFID\[49\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[50\] " "Pin \"oRegIFID\[50\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[51\] " "Pin \"oRegIFID\[51\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[52\] " "Pin \"oRegIFID\[52\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[53\] " "Pin \"oRegIFID\[53\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[54\] " "Pin \"oRegIFID\[54\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[55\] " "Pin \"oRegIFID\[55\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[56\] " "Pin \"oRegIFID\[56\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[57\] " "Pin \"oRegIFID\[57\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[58\] " "Pin \"oRegIFID\[58\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[59\] " "Pin \"oRegIFID\[59\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[60\] " "Pin \"oRegIFID\[60\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[61\] " "Pin \"oRegIFID\[61\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[62\] " "Pin \"oRegIFID\[62\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[63\] " "Pin \"oRegIFID\[63\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[64\] " "Pin \"oRegIFID\[64\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[65\] " "Pin \"oRegIFID\[65\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[66\] " "Pin \"oRegIFID\[66\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[67\] " "Pin \"oRegIFID\[67\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[68\] " "Pin \"oRegIFID\[68\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[69\] " "Pin \"oRegIFID\[69\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[70\] " "Pin \"oRegIFID\[70\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[71\] " "Pin \"oRegIFID\[71\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[72\] " "Pin \"oRegIFID\[72\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[73\] " "Pin \"oRegIFID\[73\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[74\] " "Pin \"oRegIFID\[74\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[75\] " "Pin \"oRegIFID\[75\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[76\] " "Pin \"oRegIFID\[76\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[77\] " "Pin \"oRegIFID\[77\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[78\] " "Pin \"oRegIFID\[78\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[79\] " "Pin \"oRegIFID\[79\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[80\] " "Pin \"oRegIFID\[80\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[81\] " "Pin \"oRegIFID\[81\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[82\] " "Pin \"oRegIFID\[82\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[83\] " "Pin \"oRegIFID\[83\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[84\] " "Pin \"oRegIFID\[84\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[85\] " "Pin \"oRegIFID\[85\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[86\] " "Pin \"oRegIFID\[86\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[87\] " "Pin \"oRegIFID\[87\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[88\] " "Pin \"oRegIFID\[88\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[89\] " "Pin \"oRegIFID\[89\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[90\] " "Pin \"oRegIFID\[90\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[91\] " "Pin \"oRegIFID\[91\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[92\] " "Pin \"oRegIFID\[92\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[93\] " "Pin \"oRegIFID\[93\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[94\] " "Pin \"oRegIFID\[94\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[95\] " "Pin \"oRegIFID\[95\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIFID\[96\] " "Pin \"oRegIFID\[96\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 63 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[0\] " "Pin \"oRegIDEX\[0\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[1\] " "Pin \"oRegIDEX\[1\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[2\] " "Pin \"oRegIDEX\[2\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[3\] " "Pin \"oRegIDEX\[3\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[4\] " "Pin \"oRegIDEX\[4\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[5\] " "Pin \"oRegIDEX\[5\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[6\] " "Pin \"oRegIDEX\[6\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[7\] " "Pin \"oRegIDEX\[7\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[8\] " "Pin \"oRegIDEX\[8\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[9\] " "Pin \"oRegIDEX\[9\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[10\] " "Pin \"oRegIDEX\[10\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[11\] " "Pin \"oRegIDEX\[11\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[12\] " "Pin \"oRegIDEX\[12\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[13\] " "Pin \"oRegIDEX\[13\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[14\] " "Pin \"oRegIDEX\[14\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[15\] " "Pin \"oRegIDEX\[15\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[16\] " "Pin \"oRegIDEX\[16\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[17\] " "Pin \"oRegIDEX\[17\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[18\] " "Pin \"oRegIDEX\[18\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[19\] " "Pin \"oRegIDEX\[19\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[20\] " "Pin \"oRegIDEX\[20\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[21\] " "Pin \"oRegIDEX\[21\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[22\] " "Pin \"oRegIDEX\[22\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[23\] " "Pin \"oRegIDEX\[23\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[24\] " "Pin \"oRegIDEX\[24\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[25\] " "Pin \"oRegIDEX\[25\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[26\] " "Pin \"oRegIDEX\[26\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[27\] " "Pin \"oRegIDEX\[27\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[28\] " "Pin \"oRegIDEX\[28\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[29\] " "Pin \"oRegIDEX\[29\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[30\] " "Pin \"oRegIDEX\[30\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[31\] " "Pin \"oRegIDEX\[31\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[32\] " "Pin \"oRegIDEX\[32\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[33\] " "Pin \"oRegIDEX\[33\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[34\] " "Pin \"oRegIDEX\[34\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[35\] " "Pin \"oRegIDEX\[35\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[36\] " "Pin \"oRegIDEX\[36\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[37\] " "Pin \"oRegIDEX\[37\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[38\] " "Pin \"oRegIDEX\[38\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[39\] " "Pin \"oRegIDEX\[39\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[40\] " "Pin \"oRegIDEX\[40\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[41\] " "Pin \"oRegIDEX\[41\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[42\] " "Pin \"oRegIDEX\[42\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[43\] " "Pin \"oRegIDEX\[43\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[44\] " "Pin \"oRegIDEX\[44\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[45\] " "Pin \"oRegIDEX\[45\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[46\] " "Pin \"oRegIDEX\[46\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[47\] " "Pin \"oRegIDEX\[47\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[48\] " "Pin \"oRegIDEX\[48\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[49\] " "Pin \"oRegIDEX\[49\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[50\] " "Pin \"oRegIDEX\[50\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[51\] " "Pin \"oRegIDEX\[51\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[52\] " "Pin \"oRegIDEX\[52\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[53\] " "Pin \"oRegIDEX\[53\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[54\] " "Pin \"oRegIDEX\[54\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[55\] " "Pin \"oRegIDEX\[55\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[56\] " "Pin \"oRegIDEX\[56\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[57\] " "Pin \"oRegIDEX\[57\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[58\] " "Pin \"oRegIDEX\[58\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[59\] " "Pin \"oRegIDEX\[59\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[60\] " "Pin \"oRegIDEX\[60\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[61\] " "Pin \"oRegIDEX\[61\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[62\] " "Pin \"oRegIDEX\[62\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[63\] " "Pin \"oRegIDEX\[63\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[64\] " "Pin \"oRegIDEX\[64\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[65\] " "Pin \"oRegIDEX\[65\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[66\] " "Pin \"oRegIDEX\[66\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[67\] " "Pin \"oRegIDEX\[67\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[68\] " "Pin \"oRegIDEX\[68\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[69\] " "Pin \"oRegIDEX\[69\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[70\] " "Pin \"oRegIDEX\[70\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[71\] " "Pin \"oRegIDEX\[71\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[72\] " "Pin \"oRegIDEX\[72\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[73\] " "Pin \"oRegIDEX\[73\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[74\] " "Pin \"oRegIDEX\[74\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[75\] " "Pin \"oRegIDEX\[75\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[76\] " "Pin \"oRegIDEX\[76\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[77\] " "Pin \"oRegIDEX\[77\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[78\] " "Pin \"oRegIDEX\[78\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[79\] " "Pin \"oRegIDEX\[79\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[80\] " "Pin \"oRegIDEX\[80\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[81\] " "Pin \"oRegIDEX\[81\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[82\] " "Pin \"oRegIDEX\[82\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[83\] " "Pin \"oRegIDEX\[83\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[84\] " "Pin \"oRegIDEX\[84\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[85\] " "Pin \"oRegIDEX\[85\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[86\] " "Pin \"oRegIDEX\[86\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[87\] " "Pin \"oRegIDEX\[87\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[88\] " "Pin \"oRegIDEX\[88\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[89\] " "Pin \"oRegIDEX\[89\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[90\] " "Pin \"oRegIDEX\[90\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[91\] " "Pin \"oRegIDEX\[91\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[92\] " "Pin \"oRegIDEX\[92\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[93\] " "Pin \"oRegIDEX\[93\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[94\] " "Pin \"oRegIDEX\[94\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[95\] " "Pin \"oRegIDEX\[95\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[96\] " "Pin \"oRegIDEX\[96\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[97\] " "Pin \"oRegIDEX\[97\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[98\] " "Pin \"oRegIDEX\[98\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[99\] " "Pin \"oRegIDEX\[99\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[100\] " "Pin \"oRegIDEX\[100\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[101\] " "Pin \"oRegIDEX\[101\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[102\] " "Pin \"oRegIDEX\[102\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[103\] " "Pin \"oRegIDEX\[103\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[104\] " "Pin \"oRegIDEX\[104\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[105\] " "Pin \"oRegIDEX\[105\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[106\] " "Pin \"oRegIDEX\[106\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[107\] " "Pin \"oRegIDEX\[107\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[108\] " "Pin \"oRegIDEX\[108\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[109\] " "Pin \"oRegIDEX\[109\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[110\] " "Pin \"oRegIDEX\[110\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[111\] " "Pin \"oRegIDEX\[111\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[112\] " "Pin \"oRegIDEX\[112\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[113\] " "Pin \"oRegIDEX\[113\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[114\] " "Pin \"oRegIDEX\[114\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[115\] " "Pin \"oRegIDEX\[115\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[116\] " "Pin \"oRegIDEX\[116\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[117\] " "Pin \"oRegIDEX\[117\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[118\] " "Pin \"oRegIDEX\[118\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[119\] " "Pin \"oRegIDEX\[119\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[120\] " "Pin \"oRegIDEX\[120\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[121\] " "Pin \"oRegIDEX\[121\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[122\] " "Pin \"oRegIDEX\[122\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[123\] " "Pin \"oRegIDEX\[123\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[124\] " "Pin \"oRegIDEX\[124\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[125\] " "Pin \"oRegIDEX\[125\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[126\] " "Pin \"oRegIDEX\[126\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[127\] " "Pin \"oRegIDEX\[127\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[128\] " "Pin \"oRegIDEX\[128\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[129\] " "Pin \"oRegIDEX\[129\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[130\] " "Pin \"oRegIDEX\[130\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[131\] " "Pin \"oRegIDEX\[131\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[132\] " "Pin \"oRegIDEX\[132\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[133\] " "Pin \"oRegIDEX\[133\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[134\] " "Pin \"oRegIDEX\[134\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[135\] " "Pin \"oRegIDEX\[135\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[136\] " "Pin \"oRegIDEX\[136\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[137\] " "Pin \"oRegIDEX\[137\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[138\] " "Pin \"oRegIDEX\[138\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[139\] " "Pin \"oRegIDEX\[139\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[140\] " "Pin \"oRegIDEX\[140\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[141\] " "Pin \"oRegIDEX\[141\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[142\] " "Pin \"oRegIDEX\[142\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[143\] " "Pin \"oRegIDEX\[143\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[144\] " "Pin \"oRegIDEX\[144\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[145\] " "Pin \"oRegIDEX\[145\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[146\] " "Pin \"oRegIDEX\[146\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[147\] " "Pin \"oRegIDEX\[147\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[148\] " "Pin \"oRegIDEX\[148\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[149\] " "Pin \"oRegIDEX\[149\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[150\] " "Pin \"oRegIDEX\[150\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[151\] " "Pin \"oRegIDEX\[151\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[152\] " "Pin \"oRegIDEX\[152\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[153\] " "Pin \"oRegIDEX\[153\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[154\] " "Pin \"oRegIDEX\[154\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[155\] " "Pin \"oRegIDEX\[155\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[156\] " "Pin \"oRegIDEX\[156\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[157\] " "Pin \"oRegIDEX\[157\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[158\] " "Pin \"oRegIDEX\[158\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[159\] " "Pin \"oRegIDEX\[159\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[160\] " "Pin \"oRegIDEX\[160\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[161\] " "Pin \"oRegIDEX\[161\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[162\] " "Pin \"oRegIDEX\[162\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[163\] " "Pin \"oRegIDEX\[163\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[164\] " "Pin \"oRegIDEX\[164\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[165\] " "Pin \"oRegIDEX\[165\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[166\] " "Pin \"oRegIDEX\[166\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[167\] " "Pin \"oRegIDEX\[167\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[168\] " "Pin \"oRegIDEX\[168\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[169\] " "Pin \"oRegIDEX\[169\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[170\] " "Pin \"oRegIDEX\[170\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[171\] " "Pin \"oRegIDEX\[171\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[172\] " "Pin \"oRegIDEX\[172\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[173\] " "Pin \"oRegIDEX\[173\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[174\] " "Pin \"oRegIDEX\[174\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[175\] " "Pin \"oRegIDEX\[175\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[176\] " "Pin \"oRegIDEX\[176\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[177\] " "Pin \"oRegIDEX\[177\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[178\] " "Pin \"oRegIDEX\[178\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[179\] " "Pin \"oRegIDEX\[179\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[180\] " "Pin \"oRegIDEX\[180\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[181\] " "Pin \"oRegIDEX\[181\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[182\] " "Pin \"oRegIDEX\[182\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[183\] " "Pin \"oRegIDEX\[183\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[184\] " "Pin \"oRegIDEX\[184\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[185\] " "Pin \"oRegIDEX\[185\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[186\] " "Pin \"oRegIDEX\[186\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[187\] " "Pin \"oRegIDEX\[187\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[188\] " "Pin \"oRegIDEX\[188\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[189\] " "Pin \"oRegIDEX\[189\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[190\] " "Pin \"oRegIDEX\[190\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[191\] " "Pin \"oRegIDEX\[191\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[192\] " "Pin \"oRegIDEX\[192\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[193\] " "Pin \"oRegIDEX\[193\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[194\] " "Pin \"oRegIDEX\[194\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[195\] " "Pin \"oRegIDEX\[195\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[196\] " "Pin \"oRegIDEX\[196\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[197\] " "Pin \"oRegIDEX\[197\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[198\] " "Pin \"oRegIDEX\[198\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[199\] " "Pin \"oRegIDEX\[199\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[200\] " "Pin \"oRegIDEX\[200\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[201\] " "Pin \"oRegIDEX\[201\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[202\] " "Pin \"oRegIDEX\[202\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[203\] " "Pin \"oRegIDEX\[203\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[204\] " "Pin \"oRegIDEX\[204\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[205\] " "Pin \"oRegIDEX\[205\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[206\] " "Pin \"oRegIDEX\[206\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[207\] " "Pin \"oRegIDEX\[207\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[208\] " "Pin \"oRegIDEX\[208\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[209\] " "Pin \"oRegIDEX\[209\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[210\] " "Pin \"oRegIDEX\[210\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[211\] " "Pin \"oRegIDEX\[211\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[212\] " "Pin \"oRegIDEX\[212\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[213\] " "Pin \"oRegIDEX\[213\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[214\] " "Pin \"oRegIDEX\[214\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[215\] " "Pin \"oRegIDEX\[215\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[216\] " "Pin \"oRegIDEX\[216\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[217\] " "Pin \"oRegIDEX\[217\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[218\] " "Pin \"oRegIDEX\[218\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[219\] " "Pin \"oRegIDEX\[219\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[220\] " "Pin \"oRegIDEX\[220\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[221\] " "Pin \"oRegIDEX\[221\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[222\] " "Pin \"oRegIDEX\[222\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[223\] " "Pin \"oRegIDEX\[223\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[224\] " "Pin \"oRegIDEX\[224\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[225\] " "Pin \"oRegIDEX\[225\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[226\] " "Pin \"oRegIDEX\[226\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[227\] " "Pin \"oRegIDEX\[227\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[228\] " "Pin \"oRegIDEX\[228\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[229\] " "Pin \"oRegIDEX\[229\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[230\] " "Pin \"oRegIDEX\[230\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[231\] " "Pin \"oRegIDEX\[231\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[232\] " "Pin \"oRegIDEX\[232\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[233\] " "Pin \"oRegIDEX\[233\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[234\] " "Pin \"oRegIDEX\[234\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[235\] " "Pin \"oRegIDEX\[235\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[236\] " "Pin \"oRegIDEX\[236\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[237\] " "Pin \"oRegIDEX\[237\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[238\] " "Pin \"oRegIDEX\[238\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[239\] " "Pin \"oRegIDEX\[239\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[240\] " "Pin \"oRegIDEX\[240\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[241\] " "Pin \"oRegIDEX\[241\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[242\] " "Pin \"oRegIDEX\[242\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[243\] " "Pin \"oRegIDEX\[243\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[244\] " "Pin \"oRegIDEX\[244\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[245\] " "Pin \"oRegIDEX\[245\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[246\] " "Pin \"oRegIDEX\[246\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[247\] " "Pin \"oRegIDEX\[247\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[248\] " "Pin \"oRegIDEX\[248\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[249\] " "Pin \"oRegIDEX\[249\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[250\] " "Pin \"oRegIDEX\[250\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[251\] " "Pin \"oRegIDEX\[251\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[252\] " "Pin \"oRegIDEX\[252\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[253\] " "Pin \"oRegIDEX\[253\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[254\] " "Pin \"oRegIDEX\[254\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[255\] " "Pin \"oRegIDEX\[255\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[256\] " "Pin \"oRegIDEX\[256\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[257\] " "Pin \"oRegIDEX\[257\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[258\] " "Pin \"oRegIDEX\[258\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[259\] " "Pin \"oRegIDEX\[259\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[260\] " "Pin \"oRegIDEX\[260\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[261\] " "Pin \"oRegIDEX\[261\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[262\] " "Pin \"oRegIDEX\[262\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[263\] " "Pin \"oRegIDEX\[263\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[264\] " "Pin \"oRegIDEX\[264\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[265\] " "Pin \"oRegIDEX\[265\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[266\] " "Pin \"oRegIDEX\[266\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[267\] " "Pin \"oRegIDEX\[267\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[268\] " "Pin \"oRegIDEX\[268\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[269\] " "Pin \"oRegIDEX\[269\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[270\] " "Pin \"oRegIDEX\[270\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[271\] " "Pin \"oRegIDEX\[271\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[272\] " "Pin \"oRegIDEX\[272\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[273\] " "Pin \"oRegIDEX\[273\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[274\] " "Pin \"oRegIDEX\[274\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[275\] " "Pin \"oRegIDEX\[275\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[276\] " "Pin \"oRegIDEX\[276\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[277\] " "Pin \"oRegIDEX\[277\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[278\] " "Pin \"oRegIDEX\[278\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[279\] " "Pin \"oRegIDEX\[279\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[280\] " "Pin \"oRegIDEX\[280\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[281\] " "Pin \"oRegIDEX\[281\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[282\] " "Pin \"oRegIDEX\[282\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[283\] " "Pin \"oRegIDEX\[283\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[284\] " "Pin \"oRegIDEX\[284\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[285\] " "Pin \"oRegIDEX\[285\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[286\] " "Pin \"oRegIDEX\[286\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[287\] " "Pin \"oRegIDEX\[287\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[288\] " "Pin \"oRegIDEX\[288\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[289\] " "Pin \"oRegIDEX\[289\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[290\] " "Pin \"oRegIDEX\[290\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[291\] " "Pin \"oRegIDEX\[291\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[292\] " "Pin \"oRegIDEX\[292\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[293\] " "Pin \"oRegIDEX\[293\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[294\] " "Pin \"oRegIDEX\[294\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[295\] " "Pin \"oRegIDEX\[295\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[296\] " "Pin \"oRegIDEX\[296\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[297\] " "Pin \"oRegIDEX\[297\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[298\] " "Pin \"oRegIDEX\[298\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[299\] " "Pin \"oRegIDEX\[299\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[300\] " "Pin \"oRegIDEX\[300\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[301\] " "Pin \"oRegIDEX\[301\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[302\] " "Pin \"oRegIDEX\[302\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[303\] " "Pin \"oRegIDEX\[303\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[304\] " "Pin \"oRegIDEX\[304\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[305\] " "Pin \"oRegIDEX\[305\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[306\] " "Pin \"oRegIDEX\[306\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[307\] " "Pin \"oRegIDEX\[307\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[308\] " "Pin \"oRegIDEX\[308\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[309\] " "Pin \"oRegIDEX\[309\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[310\] " "Pin \"oRegIDEX\[310\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[311\] " "Pin \"oRegIDEX\[311\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[312\] " "Pin \"oRegIDEX\[312\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[313\] " "Pin \"oRegIDEX\[313\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[314\] " "Pin \"oRegIDEX\[314\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[315\] " "Pin \"oRegIDEX\[315\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[316\] " "Pin \"oRegIDEX\[316\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[317\] " "Pin \"oRegIDEX\[317\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[318\] " "Pin \"oRegIDEX\[318\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[319\] " "Pin \"oRegIDEX\[319\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[320\] " "Pin \"oRegIDEX\[320\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[321\] " "Pin \"oRegIDEX\[321\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[322\] " "Pin \"oRegIDEX\[322\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[323\] " "Pin \"oRegIDEX\[323\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[324\] " "Pin \"oRegIDEX\[324\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[325\] " "Pin \"oRegIDEX\[325\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[326\] " "Pin \"oRegIDEX\[326\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[327\] " "Pin \"oRegIDEX\[327\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[328\] " "Pin \"oRegIDEX\[328\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[329\] " "Pin \"oRegIDEX\[329\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[330\] " "Pin \"oRegIDEX\[330\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[331\] " "Pin \"oRegIDEX\[331\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[332\] " "Pin \"oRegIDEX\[332\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[333\] " "Pin \"oRegIDEX\[333\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[334\] " "Pin \"oRegIDEX\[334\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[335\] " "Pin \"oRegIDEX\[335\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[336\] " "Pin \"oRegIDEX\[336\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[337\] " "Pin \"oRegIDEX\[337\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[338\] " "Pin \"oRegIDEX\[338\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[339\] " "Pin \"oRegIDEX\[339\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[340\] " "Pin \"oRegIDEX\[340\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[341\] " "Pin \"oRegIDEX\[341\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[342\] " "Pin \"oRegIDEX\[342\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[343\] " "Pin \"oRegIDEX\[343\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[344\] " "Pin \"oRegIDEX\[344\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[345\] " "Pin \"oRegIDEX\[345\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[346\] " "Pin \"oRegIDEX\[346\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[347\] " "Pin \"oRegIDEX\[347\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[348\] " "Pin \"oRegIDEX\[348\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[349\] " "Pin \"oRegIDEX\[349\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[350\] " "Pin \"oRegIDEX\[350\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[351\] " "Pin \"oRegIDEX\[351\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[352\] " "Pin \"oRegIDEX\[352\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[353\] " "Pin \"oRegIDEX\[353\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[354\] " "Pin \"oRegIDEX\[354\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[355\] " "Pin \"oRegIDEX\[355\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[356\] " "Pin \"oRegIDEX\[356\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[357\] " "Pin \"oRegIDEX\[357\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[358\] " "Pin \"oRegIDEX\[358\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[359\] " "Pin \"oRegIDEX\[359\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegIDEX\[360\] " "Pin \"oRegIDEX\[360\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[0\] " "Pin \"oRegEXMEM\[0\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[1\] " "Pin \"oRegEXMEM\[1\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[2\] " "Pin \"oRegEXMEM\[2\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[3\] " "Pin \"oRegEXMEM\[3\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[4\] " "Pin \"oRegEXMEM\[4\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[5\] " "Pin \"oRegEXMEM\[5\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[6\] " "Pin \"oRegEXMEM\[6\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[7\] " "Pin \"oRegEXMEM\[7\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[8\] " "Pin \"oRegEXMEM\[8\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[9\] " "Pin \"oRegEXMEM\[9\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[10\] " "Pin \"oRegEXMEM\[10\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[11\] " "Pin \"oRegEXMEM\[11\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[12\] " "Pin \"oRegEXMEM\[12\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[13\] " "Pin \"oRegEXMEM\[13\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[14\] " "Pin \"oRegEXMEM\[14\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[15\] " "Pin \"oRegEXMEM\[15\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[16\] " "Pin \"oRegEXMEM\[16\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[17\] " "Pin \"oRegEXMEM\[17\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[18\] " "Pin \"oRegEXMEM\[18\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[19\] " "Pin \"oRegEXMEM\[19\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[20\] " "Pin \"oRegEXMEM\[20\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[21\] " "Pin \"oRegEXMEM\[21\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[22\] " "Pin \"oRegEXMEM\[22\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[23\] " "Pin \"oRegEXMEM\[23\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[24\] " "Pin \"oRegEXMEM\[24\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[25\] " "Pin \"oRegEXMEM\[25\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[26\] " "Pin \"oRegEXMEM\[26\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[27\] " "Pin \"oRegEXMEM\[27\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[28\] " "Pin \"oRegEXMEM\[28\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[29\] " "Pin \"oRegEXMEM\[29\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[30\] " "Pin \"oRegEXMEM\[30\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[31\] " "Pin \"oRegEXMEM\[31\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[32\] " "Pin \"oRegEXMEM\[32\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[33\] " "Pin \"oRegEXMEM\[33\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[34\] " "Pin \"oRegEXMEM\[34\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[35\] " "Pin \"oRegEXMEM\[35\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[36\] " "Pin \"oRegEXMEM\[36\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[37\] " "Pin \"oRegEXMEM\[37\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[38\] " "Pin \"oRegEXMEM\[38\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[39\] " "Pin \"oRegEXMEM\[39\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[40\] " "Pin \"oRegEXMEM\[40\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[41\] " "Pin \"oRegEXMEM\[41\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[42\] " "Pin \"oRegEXMEM\[42\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[43\] " "Pin \"oRegEXMEM\[43\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[44\] " "Pin \"oRegEXMEM\[44\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[45\] " "Pin \"oRegEXMEM\[45\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[46\] " "Pin \"oRegEXMEM\[46\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[47\] " "Pin \"oRegEXMEM\[47\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[48\] " "Pin \"oRegEXMEM\[48\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[49\] " "Pin \"oRegEXMEM\[49\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[50\] " "Pin \"oRegEXMEM\[50\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[51\] " "Pin \"oRegEXMEM\[51\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[52\] " "Pin \"oRegEXMEM\[52\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[53\] " "Pin \"oRegEXMEM\[53\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[54\] " "Pin \"oRegEXMEM\[54\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[55\] " "Pin \"oRegEXMEM\[55\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[56\] " "Pin \"oRegEXMEM\[56\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[57\] " "Pin \"oRegEXMEM\[57\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[58\] " "Pin \"oRegEXMEM\[58\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[59\] " "Pin \"oRegEXMEM\[59\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[60\] " "Pin \"oRegEXMEM\[60\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[61\] " "Pin \"oRegEXMEM\[61\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[62\] " "Pin \"oRegEXMEM\[62\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[63\] " "Pin \"oRegEXMEM\[63\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[64\] " "Pin \"oRegEXMEM\[64\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[65\] " "Pin \"oRegEXMEM\[65\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[66\] " "Pin \"oRegEXMEM\[66\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[67\] " "Pin \"oRegEXMEM\[67\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[68\] " "Pin \"oRegEXMEM\[68\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[69\] " "Pin \"oRegEXMEM\[69\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[70\] " "Pin \"oRegEXMEM\[70\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[71\] " "Pin \"oRegEXMEM\[71\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[72\] " "Pin \"oRegEXMEM\[72\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[73\] " "Pin \"oRegEXMEM\[73\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[74\] " "Pin \"oRegEXMEM\[74\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[75\] " "Pin \"oRegEXMEM\[75\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[76\] " "Pin \"oRegEXMEM\[76\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[77\] " "Pin \"oRegEXMEM\[77\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[78\] " "Pin \"oRegEXMEM\[78\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[79\] " "Pin \"oRegEXMEM\[79\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[80\] " "Pin \"oRegEXMEM\[80\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[81\] " "Pin \"oRegEXMEM\[81\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[82\] " "Pin \"oRegEXMEM\[82\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[83\] " "Pin \"oRegEXMEM\[83\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[84\] " "Pin \"oRegEXMEM\[84\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[85\] " "Pin \"oRegEXMEM\[85\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[86\] " "Pin \"oRegEXMEM\[86\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[87\] " "Pin \"oRegEXMEM\[87\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[88\] " "Pin \"oRegEXMEM\[88\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[89\] " "Pin \"oRegEXMEM\[89\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[90\] " "Pin \"oRegEXMEM\[90\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[91\] " "Pin \"oRegEXMEM\[91\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[92\] " "Pin \"oRegEXMEM\[92\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[93\] " "Pin \"oRegEXMEM\[93\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[94\] " "Pin \"oRegEXMEM\[94\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[95\] " "Pin \"oRegEXMEM\[95\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[96\] " "Pin \"oRegEXMEM\[96\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[97\] " "Pin \"oRegEXMEM\[97\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[98\] " "Pin \"oRegEXMEM\[98\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[99\] " "Pin \"oRegEXMEM\[99\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[100\] " "Pin \"oRegEXMEM\[100\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[101\] " "Pin \"oRegEXMEM\[101\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[102\] " "Pin \"oRegEXMEM\[102\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[103\] " "Pin \"oRegEXMEM\[103\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[104\] " "Pin \"oRegEXMEM\[104\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[105\] " "Pin \"oRegEXMEM\[105\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[106\] " "Pin \"oRegEXMEM\[106\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[107\] " "Pin \"oRegEXMEM\[107\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[108\] " "Pin \"oRegEXMEM\[108\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[109\] " "Pin \"oRegEXMEM\[109\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[110\] " "Pin \"oRegEXMEM\[110\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[111\] " "Pin \"oRegEXMEM\[111\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[112\] " "Pin \"oRegEXMEM\[112\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[113\] " "Pin \"oRegEXMEM\[113\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[114\] " "Pin \"oRegEXMEM\[114\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[115\] " "Pin \"oRegEXMEM\[115\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[116\] " "Pin \"oRegEXMEM\[116\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[117\] " "Pin \"oRegEXMEM\[117\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[118\] " "Pin \"oRegEXMEM\[118\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[119\] " "Pin \"oRegEXMEM\[119\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[120\] " "Pin \"oRegEXMEM\[120\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[121\] " "Pin \"oRegEXMEM\[121\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[122\] " "Pin \"oRegEXMEM\[122\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[123\] " "Pin \"oRegEXMEM\[123\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[124\] " "Pin \"oRegEXMEM\[124\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[125\] " "Pin \"oRegEXMEM\[125\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[126\] " "Pin \"oRegEXMEM\[126\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[127\] " "Pin \"oRegEXMEM\[127\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[128\] " "Pin \"oRegEXMEM\[128\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[129\] " "Pin \"oRegEXMEM\[129\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[130\] " "Pin \"oRegEXMEM\[130\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[131\] " "Pin \"oRegEXMEM\[131\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[132\] " "Pin \"oRegEXMEM\[132\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[133\] " "Pin \"oRegEXMEM\[133\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[134\] " "Pin \"oRegEXMEM\[134\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[135\] " "Pin \"oRegEXMEM\[135\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[136\] " "Pin \"oRegEXMEM\[136\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[137\] " "Pin \"oRegEXMEM\[137\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[138\] " "Pin \"oRegEXMEM\[138\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[139\] " "Pin \"oRegEXMEM\[139\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[140\] " "Pin \"oRegEXMEM\[140\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[141\] " "Pin \"oRegEXMEM\[141\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[142\] " "Pin \"oRegEXMEM\[142\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[143\] " "Pin \"oRegEXMEM\[143\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[144\] " "Pin \"oRegEXMEM\[144\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[145\] " "Pin \"oRegEXMEM\[145\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[146\] " "Pin \"oRegEXMEM\[146\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[147\] " "Pin \"oRegEXMEM\[147\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[148\] " "Pin \"oRegEXMEM\[148\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[149\] " "Pin \"oRegEXMEM\[149\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[150\] " "Pin \"oRegEXMEM\[150\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[151\] " "Pin \"oRegEXMEM\[151\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[152\] " "Pin \"oRegEXMEM\[152\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[153\] " "Pin \"oRegEXMEM\[153\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[154\] " "Pin \"oRegEXMEM\[154\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[155\] " "Pin \"oRegEXMEM\[155\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[156\] " "Pin \"oRegEXMEM\[156\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[157\] " "Pin \"oRegEXMEM\[157\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[158\] " "Pin \"oRegEXMEM\[158\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[159\] " "Pin \"oRegEXMEM\[159\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[160\] " "Pin \"oRegEXMEM\[160\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[161\] " "Pin \"oRegEXMEM\[161\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[162\] " "Pin \"oRegEXMEM\[162\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[163\] " "Pin \"oRegEXMEM\[163\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[164\] " "Pin \"oRegEXMEM\[164\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[165\] " "Pin \"oRegEXMEM\[165\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[166\] " "Pin \"oRegEXMEM\[166\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[167\] " "Pin \"oRegEXMEM\[167\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[168\] " "Pin \"oRegEXMEM\[168\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[169\] " "Pin \"oRegEXMEM\[169\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[170\] " "Pin \"oRegEXMEM\[170\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[171\] " "Pin \"oRegEXMEM\[171\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[172\] " "Pin \"oRegEXMEM\[172\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[173\] " "Pin \"oRegEXMEM\[173\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[174\] " "Pin \"oRegEXMEM\[174\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[175\] " "Pin \"oRegEXMEM\[175\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[176\] " "Pin \"oRegEXMEM\[176\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[177\] " "Pin \"oRegEXMEM\[177\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[178\] " "Pin \"oRegEXMEM\[178\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[179\] " "Pin \"oRegEXMEM\[179\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[180\] " "Pin \"oRegEXMEM\[180\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[181\] " "Pin \"oRegEXMEM\[181\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[182\] " "Pin \"oRegEXMEM\[182\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[183\] " "Pin \"oRegEXMEM\[183\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[184\] " "Pin \"oRegEXMEM\[184\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[185\] " "Pin \"oRegEXMEM\[185\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[186\] " "Pin \"oRegEXMEM\[186\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[187\] " "Pin \"oRegEXMEM\[187\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[188\] " "Pin \"oRegEXMEM\[188\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[189\] " "Pin \"oRegEXMEM\[189\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[190\] " "Pin \"oRegEXMEM\[190\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[191\] " "Pin \"oRegEXMEM\[191\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[192\] " "Pin \"oRegEXMEM\[192\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[193\] " "Pin \"oRegEXMEM\[193\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[194\] " "Pin \"oRegEXMEM\[194\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[195\] " "Pin \"oRegEXMEM\[195\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[196\] " "Pin \"oRegEXMEM\[196\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[197\] " "Pin \"oRegEXMEM\[197\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[198\] " "Pin \"oRegEXMEM\[198\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[199\] " "Pin \"oRegEXMEM\[199\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[200\] " "Pin \"oRegEXMEM\[200\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[201\] " "Pin \"oRegEXMEM\[201\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[202\] " "Pin \"oRegEXMEM\[202\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[203\] " "Pin \"oRegEXMEM\[203\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[204\] " "Pin \"oRegEXMEM\[204\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[205\] " "Pin \"oRegEXMEM\[205\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[206\] " "Pin \"oRegEXMEM\[206\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[207\] " "Pin \"oRegEXMEM\[207\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[208\] " "Pin \"oRegEXMEM\[208\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[209\] " "Pin \"oRegEXMEM\[209\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[210\] " "Pin \"oRegEXMEM\[210\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[211\] " "Pin \"oRegEXMEM\[211\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[212\] " "Pin \"oRegEXMEM\[212\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[213\] " "Pin \"oRegEXMEM\[213\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[214\] " "Pin \"oRegEXMEM\[214\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[215\] " "Pin \"oRegEXMEM\[215\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[216\] " "Pin \"oRegEXMEM\[216\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[217\] " "Pin \"oRegEXMEM\[217\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[218\] " "Pin \"oRegEXMEM\[218\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[219\] " "Pin \"oRegEXMEM\[219\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[220\] " "Pin \"oRegEXMEM\[220\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[221\] " "Pin \"oRegEXMEM\[221\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[222\] " "Pin \"oRegEXMEM\[222\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[223\] " "Pin \"oRegEXMEM\[223\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[224\] " "Pin \"oRegEXMEM\[224\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[225\] " "Pin \"oRegEXMEM\[225\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[226\] " "Pin \"oRegEXMEM\[226\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[227\] " "Pin \"oRegEXMEM\[227\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[228\] " "Pin \"oRegEXMEM\[228\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[229\] " "Pin \"oRegEXMEM\[229\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[230\] " "Pin \"oRegEXMEM\[230\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[231\] " "Pin \"oRegEXMEM\[231\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[232\] " "Pin \"oRegEXMEM\[232\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[233\] " "Pin \"oRegEXMEM\[233\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[234\] " "Pin \"oRegEXMEM\[234\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[235\] " "Pin \"oRegEXMEM\[235\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[236\] " "Pin \"oRegEXMEM\[236\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[237\] " "Pin \"oRegEXMEM\[237\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[238\] " "Pin \"oRegEXMEM\[238\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[239\] " "Pin \"oRegEXMEM\[239\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[240\] " "Pin \"oRegEXMEM\[240\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[241\] " "Pin \"oRegEXMEM\[241\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[242\] " "Pin \"oRegEXMEM\[242\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[243\] " "Pin \"oRegEXMEM\[243\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[244\] " "Pin \"oRegEXMEM\[244\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[245\] " "Pin \"oRegEXMEM\[245\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[246\] " "Pin \"oRegEXMEM\[246\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[247\] " "Pin \"oRegEXMEM\[247\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[248\] " "Pin \"oRegEXMEM\[248\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[249\] " "Pin \"oRegEXMEM\[249\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[250\] " "Pin \"oRegEXMEM\[250\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[251\] " "Pin \"oRegEXMEM\[251\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[252\] " "Pin \"oRegEXMEM\[252\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[253\] " "Pin \"oRegEXMEM\[253\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[254\] " "Pin \"oRegEXMEM\[254\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[255\] " "Pin \"oRegEXMEM\[255\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[256\] " "Pin \"oRegEXMEM\[256\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[257\] " "Pin \"oRegEXMEM\[257\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[258\] " "Pin \"oRegEXMEM\[258\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[259\] " "Pin \"oRegEXMEM\[259\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[260\] " "Pin \"oRegEXMEM\[260\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[261\] " "Pin \"oRegEXMEM\[261\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[262\] " "Pin \"oRegEXMEM\[262\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[263\] " "Pin \"oRegEXMEM\[263\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[264\] " "Pin \"oRegEXMEM\[264\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[265\] " "Pin \"oRegEXMEM\[265\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[266\] " "Pin \"oRegEXMEM\[266\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[267\] " "Pin \"oRegEXMEM\[267\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[268\] " "Pin \"oRegEXMEM\[268\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[269\] " "Pin \"oRegEXMEM\[269\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[270\] " "Pin \"oRegEXMEM\[270\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegEXMEM\[271\] " "Pin \"oRegEXMEM\[271\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[0\] " "Pin \"oRegMEMWB\[0\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[1\] " "Pin \"oRegMEMWB\[1\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[2\] " "Pin \"oRegMEMWB\[2\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[3\] " "Pin \"oRegMEMWB\[3\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[4\] " "Pin \"oRegMEMWB\[4\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[5\] " "Pin \"oRegMEMWB\[5\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[6\] " "Pin \"oRegMEMWB\[6\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[7\] " "Pin \"oRegMEMWB\[7\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[8\] " "Pin \"oRegMEMWB\[8\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[9\] " "Pin \"oRegMEMWB\[9\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[10\] " "Pin \"oRegMEMWB\[10\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[11\] " "Pin \"oRegMEMWB\[11\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[12\] " "Pin \"oRegMEMWB\[12\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[13\] " "Pin \"oRegMEMWB\[13\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[14\] " "Pin \"oRegMEMWB\[14\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[15\] " "Pin \"oRegMEMWB\[15\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[16\] " "Pin \"oRegMEMWB\[16\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[17\] " "Pin \"oRegMEMWB\[17\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[18\] " "Pin \"oRegMEMWB\[18\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[19\] " "Pin \"oRegMEMWB\[19\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[20\] " "Pin \"oRegMEMWB\[20\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[21\] " "Pin \"oRegMEMWB\[21\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[22\] " "Pin \"oRegMEMWB\[22\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[23\] " "Pin \"oRegMEMWB\[23\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[24\] " "Pin \"oRegMEMWB\[24\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[25\] " "Pin \"oRegMEMWB\[25\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[26\] " "Pin \"oRegMEMWB\[26\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[27\] " "Pin \"oRegMEMWB\[27\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[28\] " "Pin \"oRegMEMWB\[28\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[29\] " "Pin \"oRegMEMWB\[29\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[30\] " "Pin \"oRegMEMWB\[30\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[31\] " "Pin \"oRegMEMWB\[31\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[32\] " "Pin \"oRegMEMWB\[32\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[33\] " "Pin \"oRegMEMWB\[33\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[34\] " "Pin \"oRegMEMWB\[34\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[35\] " "Pin \"oRegMEMWB\[35\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[36\] " "Pin \"oRegMEMWB\[36\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[37\] " "Pin \"oRegMEMWB\[37\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[38\] " "Pin \"oRegMEMWB\[38\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[39\] " "Pin \"oRegMEMWB\[39\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[40\] " "Pin \"oRegMEMWB\[40\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[41\] " "Pin \"oRegMEMWB\[41\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[42\] " "Pin \"oRegMEMWB\[42\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[43\] " "Pin \"oRegMEMWB\[43\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[44\] " "Pin \"oRegMEMWB\[44\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[45\] " "Pin \"oRegMEMWB\[45\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[46\] " "Pin \"oRegMEMWB\[46\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[47\] " "Pin \"oRegMEMWB\[47\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[48\] " "Pin \"oRegMEMWB\[48\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[49\] " "Pin \"oRegMEMWB\[49\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[50\] " "Pin \"oRegMEMWB\[50\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[51\] " "Pin \"oRegMEMWB\[51\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[52\] " "Pin \"oRegMEMWB\[52\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[53\] " "Pin \"oRegMEMWB\[53\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[54\] " "Pin \"oRegMEMWB\[54\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[55\] " "Pin \"oRegMEMWB\[55\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[56\] " "Pin \"oRegMEMWB\[56\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[57\] " "Pin \"oRegMEMWB\[57\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[58\] " "Pin \"oRegMEMWB\[58\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[59\] " "Pin \"oRegMEMWB\[59\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[60\] " "Pin \"oRegMEMWB\[60\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[61\] " "Pin \"oRegMEMWB\[61\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[62\] " "Pin \"oRegMEMWB\[62\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[63\] " "Pin \"oRegMEMWB\[63\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[64\] " "Pin \"oRegMEMWB\[64\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[65\] " "Pin \"oRegMEMWB\[65\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[66\] " "Pin \"oRegMEMWB\[66\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[67\] " "Pin \"oRegMEMWB\[67\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[68\] " "Pin \"oRegMEMWB\[68\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[69\] " "Pin \"oRegMEMWB\[69\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[70\] " "Pin \"oRegMEMWB\[70\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[71\] " "Pin \"oRegMEMWB\[71\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[72\] " "Pin \"oRegMEMWB\[72\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[73\] " "Pin \"oRegMEMWB\[73\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[74\] " "Pin \"oRegMEMWB\[74\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[75\] " "Pin \"oRegMEMWB\[75\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[76\] " "Pin \"oRegMEMWB\[76\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[77\] " "Pin \"oRegMEMWB\[77\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[78\] " "Pin \"oRegMEMWB\[78\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[79\] " "Pin \"oRegMEMWB\[79\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[80\] " "Pin \"oRegMEMWB\[80\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[81\] " "Pin \"oRegMEMWB\[81\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[82\] " "Pin \"oRegMEMWB\[82\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[83\] " "Pin \"oRegMEMWB\[83\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[84\] " "Pin \"oRegMEMWB\[84\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[85\] " "Pin \"oRegMEMWB\[85\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[86\] " "Pin \"oRegMEMWB\[86\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[87\] " "Pin \"oRegMEMWB\[87\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[88\] " "Pin \"oRegMEMWB\[88\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[89\] " "Pin \"oRegMEMWB\[89\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[90\] " "Pin \"oRegMEMWB\[90\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[91\] " "Pin \"oRegMEMWB\[91\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[92\] " "Pin \"oRegMEMWB\[92\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[93\] " "Pin \"oRegMEMWB\[93\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[94\] " "Pin \"oRegMEMWB\[94\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[95\] " "Pin \"oRegMEMWB\[95\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[96\] " "Pin \"oRegMEMWB\[96\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[97\] " "Pin \"oRegMEMWB\[97\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[98\] " "Pin \"oRegMEMWB\[98\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[99\] " "Pin \"oRegMEMWB\[99\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[100\] " "Pin \"oRegMEMWB\[100\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[101\] " "Pin \"oRegMEMWB\[101\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[102\] " "Pin \"oRegMEMWB\[102\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[103\] " "Pin \"oRegMEMWB\[103\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[104\] " "Pin \"oRegMEMWB\[104\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[105\] " "Pin \"oRegMEMWB\[105\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[106\] " "Pin \"oRegMEMWB\[106\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[107\] " "Pin \"oRegMEMWB\[107\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[108\] " "Pin \"oRegMEMWB\[108\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[109\] " "Pin \"oRegMEMWB\[109\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[110\] " "Pin \"oRegMEMWB\[110\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[111\] " "Pin \"oRegMEMWB\[111\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[112\] " "Pin \"oRegMEMWB\[112\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[113\] " "Pin \"oRegMEMWB\[113\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[114\] " "Pin \"oRegMEMWB\[114\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[115\] " "Pin \"oRegMEMWB\[115\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[116\] " "Pin \"oRegMEMWB\[116\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[117\] " "Pin \"oRegMEMWB\[117\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[118\] " "Pin \"oRegMEMWB\[118\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[119\] " "Pin \"oRegMEMWB\[119\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[120\] " "Pin \"oRegMEMWB\[120\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[121\] " "Pin \"oRegMEMWB\[121\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[122\] " "Pin \"oRegMEMWB\[122\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[123\] " "Pin \"oRegMEMWB\[123\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[124\] " "Pin \"oRegMEMWB\[124\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[125\] " "Pin \"oRegMEMWB\[125\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[126\] " "Pin \"oRegMEMWB\[126\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[127\] " "Pin \"oRegMEMWB\[127\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[128\] " "Pin \"oRegMEMWB\[128\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[129\] " "Pin \"oRegMEMWB\[129\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[130\] " "Pin \"oRegMEMWB\[130\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[131\] " "Pin \"oRegMEMWB\[131\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[132\] " "Pin \"oRegMEMWB\[132\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[133\] " "Pin \"oRegMEMWB\[133\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[134\] " "Pin \"oRegMEMWB\[134\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[135\] " "Pin \"oRegMEMWB\[135\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[136\] " "Pin \"oRegMEMWB\[136\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[137\] " "Pin \"oRegMEMWB\[137\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[138\] " "Pin \"oRegMEMWB\[138\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[139\] " "Pin \"oRegMEMWB\[139\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[140\] " "Pin \"oRegMEMWB\[140\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[141\] " "Pin \"oRegMEMWB\[141\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[142\] " "Pin \"oRegMEMWB\[142\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[143\] " "Pin \"oRegMEMWB\[143\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[144\] " "Pin \"oRegMEMWB\[144\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[145\] " "Pin \"oRegMEMWB\[145\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[146\] " "Pin \"oRegMEMWB\[146\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[147\] " "Pin \"oRegMEMWB\[147\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[148\] " "Pin \"oRegMEMWB\[148\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[149\] " "Pin \"oRegMEMWB\[149\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[150\] " "Pin \"oRegMEMWB\[150\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[151\] " "Pin \"oRegMEMWB\[151\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[152\] " "Pin \"oRegMEMWB\[152\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[153\] " "Pin \"oRegMEMWB\[153\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[154\] " "Pin \"oRegMEMWB\[154\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[155\] " "Pin \"oRegMEMWB\[155\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[156\] " "Pin \"oRegMEMWB\[156\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[157\] " "Pin \"oRegMEMWB\[157\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[158\] " "Pin \"oRegMEMWB\[158\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[159\] " "Pin \"oRegMEMWB\[159\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[160\] " "Pin \"oRegMEMWB\[160\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[161\] " "Pin \"oRegMEMWB\[161\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[162\] " "Pin \"oRegMEMWB\[162\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[163\] " "Pin \"oRegMEMWB\[163\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[164\] " "Pin \"oRegMEMWB\[164\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[165\] " "Pin \"oRegMEMWB\[165\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[166\] " "Pin \"oRegMEMWB\[166\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[167\] " "Pin \"oRegMEMWB\[167\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[168\] " "Pin \"oRegMEMWB\[168\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[169\] " "Pin \"oRegMEMWB\[169\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[170\] " "Pin \"oRegMEMWB\[170\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[171\] " "Pin \"oRegMEMWB\[171\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[172\] " "Pin \"oRegMEMWB\[172\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[173\] " "Pin \"oRegMEMWB\[173\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[174\] " "Pin \"oRegMEMWB\[174\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[175\] " "Pin \"oRegMEMWB\[175\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[176\] " "Pin \"oRegMEMWB\[176\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[177\] " "Pin \"oRegMEMWB\[177\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[178\] " "Pin \"oRegMEMWB\[178\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[179\] " "Pin \"oRegMEMWB\[179\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[180\] " "Pin \"oRegMEMWB\[180\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[181\] " "Pin \"oRegMEMWB\[181\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[182\] " "Pin \"oRegMEMWB\[182\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[183\] " "Pin \"oRegMEMWB\[183\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[184\] " "Pin \"oRegMEMWB\[184\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[185\] " "Pin \"oRegMEMWB\[185\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[186\] " "Pin \"oRegMEMWB\[186\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[187\] " "Pin \"oRegMEMWB\[187\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[188\] " "Pin \"oRegMEMWB\[188\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[189\] " "Pin \"oRegMEMWB\[189\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[190\] " "Pin \"oRegMEMWB\[190\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[191\] " "Pin \"oRegMEMWB\[191\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[192\] " "Pin \"oRegMEMWB\[192\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[193\] " "Pin \"oRegMEMWB\[193\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[194\] " "Pin \"oRegMEMWB\[194\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[195\] " "Pin \"oRegMEMWB\[195\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[196\] " "Pin \"oRegMEMWB\[196\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[197\] " "Pin \"oRegMEMWB\[197\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[198\] " "Pin \"oRegMEMWB\[198\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[199\] " "Pin \"oRegMEMWB\[199\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[200\] " "Pin \"oRegMEMWB\[200\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[201\] " "Pin \"oRegMEMWB\[201\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[202\] " "Pin \"oRegMEMWB\[202\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[203\] " "Pin \"oRegMEMWB\[203\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[204\] " "Pin \"oRegMEMWB\[204\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[205\] " "Pin \"oRegMEMWB\[205\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[206\] " "Pin \"oRegMEMWB\[206\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[207\] " "Pin \"oRegMEMWB\[207\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[208\] " "Pin \"oRegMEMWB\[208\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[209\] " "Pin \"oRegMEMWB\[209\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[210\] " "Pin \"oRegMEMWB\[210\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[211\] " "Pin \"oRegMEMWB\[211\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[212\] " "Pin \"oRegMEMWB\[212\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[213\] " "Pin \"oRegMEMWB\[213\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[214\] " "Pin \"oRegMEMWB\[214\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[215\] " "Pin \"oRegMEMWB\[215\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[216\] " "Pin \"oRegMEMWB\[216\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[217\] " "Pin \"oRegMEMWB\[217\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[218\] " "Pin \"oRegMEMWB\[218\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[219\] " "Pin \"oRegMEMWB\[219\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[220\] " "Pin \"oRegMEMWB\[220\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[221\] " "Pin \"oRegMEMWB\[221\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[222\] " "Pin \"oRegMEMWB\[222\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[223\] " "Pin \"oRegMEMWB\[223\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[224\] " "Pin \"oRegMEMWB\[224\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[225\] " "Pin \"oRegMEMWB\[225\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[226\] " "Pin \"oRegMEMWB\[226\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[227\] " "Pin \"oRegMEMWB\[227\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[228\] " "Pin \"oRegMEMWB\[228\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[229\] " "Pin \"oRegMEMWB\[229\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[230\] " "Pin \"oRegMEMWB\[230\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[231\] " "Pin \"oRegMEMWB\[231\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[232\] " "Pin \"oRegMEMWB\[232\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[233\] " "Pin \"oRegMEMWB\[233\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[234\] " "Pin \"oRegMEMWB\[234\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[235\] " "Pin \"oRegMEMWB\[235\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[236\] " "Pin \"oRegMEMWB\[236\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[237\] " "Pin \"oRegMEMWB\[237\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[238\] " "Pin \"oRegMEMWB\[238\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[239\] " "Pin \"oRegMEMWB\[239\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[240\] " "Pin \"oRegMEMWB\[240\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[241\] " "Pin \"oRegMEMWB\[241\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[242\] " "Pin \"oRegMEMWB\[242\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[243\] " "Pin \"oRegMEMWB\[243\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[244\] " "Pin \"oRegMEMWB\[244\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[245\] " "Pin \"oRegMEMWB\[245\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[246\] " "Pin \"oRegMEMWB\[246\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[247\] " "Pin \"oRegMEMWB\[247\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[248\] " "Pin \"oRegMEMWB\[248\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[249\] " "Pin \"oRegMEMWB\[249\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[250\] " "Pin \"oRegMEMWB\[250\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[251\] " "Pin \"oRegMEMWB\[251\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[252\] " "Pin \"oRegMEMWB\[252\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[253\] " "Pin \"oRegMEMWB\[253\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[254\] " "Pin \"oRegMEMWB\[254\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[255\] " "Pin \"oRegMEMWB\[255\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[256\] " "Pin \"oRegMEMWB\[256\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[257\] " "Pin \"oRegMEMWB\[257\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[258\] " "Pin \"oRegMEMWB\[258\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[259\] " "Pin \"oRegMEMWB\[259\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[260\] " "Pin \"oRegMEMWB\[260\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[261\] " "Pin \"oRegMEMWB\[261\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[262\] " "Pin \"oRegMEMWB\[262\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[263\] " "Pin \"oRegMEMWB\[263\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[264\] " "Pin \"oRegMEMWB\[264\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[265\] " "Pin \"oRegMEMWB\[265\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[266\] " "Pin \"oRegMEMWB\[266\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[267\] " "Pin \"oRegMEMWB\[267\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[268\] " "Pin \"oRegMEMWB\[268\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[269\] " "Pin \"oRegMEMWB\[269\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[270\] " "Pin \"oRegMEMWB\[270\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[271\] " "Pin \"oRegMEMWB\[271\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[272\] " "Pin \"oRegMEMWB\[272\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[273\] " "Pin \"oRegMEMWB\[273\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[274\] " "Pin \"oRegMEMWB\[274\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[275\] " "Pin \"oRegMEMWB\[275\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[276\] " "Pin \"oRegMEMWB\[276\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[277\] " "Pin \"oRegMEMWB\[277\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[278\] " "Pin \"oRegMEMWB\[278\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[279\] " "Pin \"oRegMEMWB\[279\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[280\] " "Pin \"oRegMEMWB\[280\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[281\] " "Pin \"oRegMEMWB\[281\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[282\] " "Pin \"oRegMEMWB\[282\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[283\] " "Pin \"oRegMEMWB\[283\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[284\] " "Pin \"oRegMEMWB\[284\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[285\] " "Pin \"oRegMEMWB\[285\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[286\] " "Pin \"oRegMEMWB\[286\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[287\] " "Pin \"oRegMEMWB\[287\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[288\] " "Pin \"oRegMEMWB\[288\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[289\] " "Pin \"oRegMEMWB\[289\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[290\] " "Pin \"oRegMEMWB\[290\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[291\] " "Pin \"oRegMEMWB\[291\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[292\] " "Pin \"oRegMEMWB\[292\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[293\] " "Pin \"oRegMEMWB\[293\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[294\] " "Pin \"oRegMEMWB\[294\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[295\] " "Pin \"oRegMEMWB\[295\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[296\] " "Pin \"oRegMEMWB\[296\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[297\] " "Pin \"oRegMEMWB\[297\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[298\] " "Pin \"oRegMEMWB\[298\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[299\] " "Pin \"oRegMEMWB\[299\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[300\] " "Pin \"oRegMEMWB\[300\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[301\] " "Pin \"oRegMEMWB\[301\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[302\] " "Pin \"oRegMEMWB\[302\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[303\] " "Pin \"oRegMEMWB\[303\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[304\] " "Pin \"oRegMEMWB\[304\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[305\] " "Pin \"oRegMEMWB\[305\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[306\] " "Pin \"oRegMEMWB\[306\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[307\] " "Pin \"oRegMEMWB\[307\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[308\] " "Pin \"oRegMEMWB\[308\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[309\] " "Pin \"oRegMEMWB\[309\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[310\] " "Pin \"oRegMEMWB\[310\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[311\] " "Pin \"oRegMEMWB\[311\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[312\] " "Pin \"oRegMEMWB\[312\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[313\] " "Pin \"oRegMEMWB\[313\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[314\] " "Pin \"oRegMEMWB\[314\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[315\] " "Pin \"oRegMEMWB\[315\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[316\] " "Pin \"oRegMEMWB\[316\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[317\] " "Pin \"oRegMEMWB\[317\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[318\] " "Pin \"oRegMEMWB\[318\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[319\] " "Pin \"oRegMEMWB\[319\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[320\] " "Pin \"oRegMEMWB\[320\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[321\] " "Pin \"oRegMEMWB\[321\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[322\] " "Pin \"oRegMEMWB\[322\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[323\] " "Pin \"oRegMEMWB\[323\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[324\] " "Pin \"oRegMEMWB\[324\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[325\] " "Pin \"oRegMEMWB\[325\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oRegMEMWB\[326\] " "Pin \"oRegMEMWB\[326\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[0\] " "Pin \"oWB_RegWrite\[0\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[1\] " "Pin \"oWB_RegWrite\[1\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[2\] " "Pin \"oWB_RegWrite\[2\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[3\] " "Pin \"oWB_RegWrite\[3\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[4\] " "Pin \"oWB_RegWrite\[4\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[5\] " "Pin \"oWB_RegWrite\[5\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[6\] " "Pin \"oWB_RegWrite\[6\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[7\] " "Pin \"oWB_RegWrite\[7\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[8\] " "Pin \"oWB_RegWrite\[8\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[9\] " "Pin \"oWB_RegWrite\[9\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[10\] " "Pin \"oWB_RegWrite\[10\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[11\] " "Pin \"oWB_RegWrite\[11\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[12\] " "Pin \"oWB_RegWrite\[12\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[13\] " "Pin \"oWB_RegWrite\[13\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[14\] " "Pin \"oWB_RegWrite\[14\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[15\] " "Pin \"oWB_RegWrite\[15\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[16\] " "Pin \"oWB_RegWrite\[16\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[17\] " "Pin \"oWB_RegWrite\[17\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[18\] " "Pin \"oWB_RegWrite\[18\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[19\] " "Pin \"oWB_RegWrite\[19\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[20\] " "Pin \"oWB_RegWrite\[20\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[21\] " "Pin \"oWB_RegWrite\[21\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[22\] " "Pin \"oWB_RegWrite\[22\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[23\] " "Pin \"oWB_RegWrite\[23\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[24\] " "Pin \"oWB_RegWrite\[24\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[25\] " "Pin \"oWB_RegWrite\[25\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[26\] " "Pin \"oWB_RegWrite\[26\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[27\] " "Pin \"oWB_RegWrite\[27\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[28\] " "Pin \"oWB_RegWrite\[28\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[29\] " "Pin \"oWB_RegWrite\[29\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[30\] " "Pin \"oWB_RegWrite\[30\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oWB_RegWrite\[31\] " "Pin \"oWB_RegWrite\[31\]\" is virtual output pin" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/CPU/CPU.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739466169107 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1739466169107 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "1357 " "Ignored 1357 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[31\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[5\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3\[0\] " "Ignored Virtual Pin assignment to \"wEX_Funct3\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[13\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[20\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[10\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[1\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[10\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[25\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[25\] " "Ignored Virtual Pin assignment to \"FRegister2\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[26\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[9\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[15\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[4\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[15\] " "Ignored Virtual Pin assignment to \"wEX_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[25\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[0\] " "Ignored Virtual Pin assignment to \"FRegister2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[29\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[7\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[7\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[5\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[9\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[15\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[4\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[3\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[15\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[14\] " "Ignored Virtual Pin assignment to \"Debug\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[14\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[18\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[9\] " "Ignored Virtual Pin assignment to \"FRegister1\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[29\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[26\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[0\] " "Ignored Virtual Pin assignment to \"RegDisp\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[17\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[21\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[30\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[12\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[12\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[8\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[4\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[24\] " "Ignored Virtual Pin assignment to \"wID_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[3\] " "Ignored Virtual Pin assignment to \"wID_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[0\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[4\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[2\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[10\] " "Ignored Virtual Pin assignment to \"wEX_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[3\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[22\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[1\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[23\] " "Ignored Virtual Pin assignment to \"Debug\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[5\] " "Ignored Virtual Pin assignment to \"PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[14\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[1\] " "Ignored Virtual Pin assignment to \"wWB_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[15\] " "Ignored Virtual Pin assignment to \"RegDisp\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[13\] " "Ignored Virtual Pin assignment to \"wID_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[8\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[30\] " "Ignored Virtual Pin assignment to \"wWB_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[28\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[2\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_ByteEnable " "Ignored Virtual Pin assignment to \"MemD_ByteEnable\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[10\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[27\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[0\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[14\] " "Ignored Virtual Pin assignment to \"RegDisp\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[9\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[14\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[6\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA " "Ignored Virtual Pin assignment to \"Saida_FPULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[11\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[8\] " "Ignored Virtual Pin assignment to \"wWB_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[8\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[13\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[8\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[22\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[21\] " "Ignored Virtual Pin assignment to \"wEX_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[9\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[7\] " "Ignored Virtual Pin assignment to \"FRegister1\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[26\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC " "Ignored Virtual Pin assignment to \"wMEM_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[24\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[22\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[30\] " "Ignored Virtual Pin assignment to \"PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[21\] " "Ignored Virtual Pin assignment to \"wID_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[2\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[21\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[3\] " "Ignored Virtual Pin assignment to \"wID_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[25\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[9\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[20\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[0\] " "Ignored Virtual Pin assignment to \"wID_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[10\] " "Ignored Virtual Pin assignment to \"Instrucao\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[7\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[18\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[4\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[25\] " "Ignored Virtual Pin assignment to \"RegDisp\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[6\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[24\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[1\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Uniao " "Ignored Virtual Pin assignment to \"Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[24\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[7\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[6\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[25\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[1\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[14\] " "Ignored Virtual Pin assignment to \"FRegister1\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[2\] " "Ignored Virtual Pin assignment to \"wEX_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[22\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[6\] " "Ignored Virtual Pin assignment to \"Debug\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[15\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[20\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[10\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Estado\[2\] " "Ignored Virtual Pin assignment to \"Estado\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[4\] " "Ignored Virtual Pin assignment to \"wID_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[13\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[22\] " "Ignored Virtual Pin assignment to \"wID_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[26\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[26\] " "Ignored Virtual Pin assignment to \"Instrucao\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[9\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[24\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2 " "Ignored Virtual Pin assignment to \"wEX_Read2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[26\] " "Ignored Virtual Pin assignment to \"FRegister2\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[25\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispSelect\[0\] " "Ignored Virtual Pin assignment to \"RegDispSelect\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[25\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[30\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[18\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[1\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[0\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[20\] " "Ignored Virtual Pin assignment to \"FRegister1\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[27\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita " "Ignored Virtual Pin assignment to \"BR_Escrita\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[8\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[18\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[5\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[8\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[29\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[27\] " "Ignored Virtual Pin assignment to \"FRegister1\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[25\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[28\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[25\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[13\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[9\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[8\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_COrigBULA " "Ignored Virtual Pin assignment to \"wEX_COrigBULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[29\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[6\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[9\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[17\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[2\] " "Ignored Virtual Pin assignment to \"Instrucao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[28\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[24\] " "Ignored Virtual Pin assignment to \"Debug\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[5\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[19\] " "Ignored Virtual Pin assignment to \"Debug\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[14\] " "Ignored Virtual Pin assignment to \"wID_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[14\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[4\] " "Ignored Virtual Pin assignment to \"RegDisp\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[21\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[15\] " "Ignored Virtual Pin assignment to \"FRegister1\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[28\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[9\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[27\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[18\] " "Ignored Virtual Pin assignment to \"wID_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[3\] " "Ignored Virtual Pin assignment to \"FRegister2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC " "Ignored Virtual Pin assignment to \"wiIF_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[1\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[4\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[10\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[26\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[23\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[5\] " "Ignored Virtual Pin assignment to \"wEX_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[2\] " "Ignored Virtual Pin assignment to \"FRegDisp\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[3\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[23\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[22\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[10\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[6\] " "Ignored Virtual Pin assignment to \"PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[9\] " "Ignored Virtual Pin assignment to \"wID_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[21\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[29\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[27\] " "Ignored Virtual Pin assignment to \"Instrucao\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[20\] " "Ignored Virtual Pin assignment to \"Debug\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[3\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[7\] " "Ignored Virtual Pin assignment to \"Debug\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[28\] " "Ignored Virtual Pin assignment to \"wWB_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[27\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[3\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[15\] " "Ignored Virtual Pin assignment to \"FRegDisp\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType " "Ignored Virtual Pin assignment to \"wMEM_InstrType\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[8\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[20\] " "Ignored Virtual Pin assignment to \"wID_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[30\] " "Ignored Virtual Pin assignment to \"wEX_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[18\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[31\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[18\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[29\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[2\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[14\] " "Ignored Virtual Pin assignment to \"wEX_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[18\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[4\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[2\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[10\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[23\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[1\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Uniao\[2\] " "Ignored Virtual Pin assignment to \"Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp " "Ignored Virtual Pin assignment to \"RegDisp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[27\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[5\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[17\] " "Ignored Virtual Pin assignment to \"Instrucao\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[11\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[19\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[18\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[30\] " "Ignored Virtual Pin assignment to \"Debug\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[27\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[8\] " "Ignored Virtual Pin assignment to \"FRegDisp\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[10\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[5\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[19\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[12\] " "Ignored Virtual Pin assignment to \"PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[4\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[17\] " "Ignored Virtual Pin assignment to \"RegDisp\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[30\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[22\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[14\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[30\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[10\] " "Ignored Virtual Pin assignment to \"FRegister1\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[9\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[29\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[27\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[2\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[16\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[25\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[0\] " "Ignored Virtual Pin assignment to \"wID_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[17\] " "Ignored Virtual Pin assignment to \"wID_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[6\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[13\] " "Ignored Virtual Pin assignment to \"Instrucao\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[1\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[29\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[17\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[22\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[4\] " "Ignored Virtual Pin assignment to \"wWB_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[30\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[20\] " "Ignored Virtual Pin assignment to \"FRegister2\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[13\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[12\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[8\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[0\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[6\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[31\] " "Ignored Virtual Pin assignment to \"PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[26\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[29\] " "Ignored Virtual Pin assignment to \"PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[26\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[29\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[22\] " "Ignored Virtual Pin assignment to \"FRegister1\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[27\] " "Ignored Virtual Pin assignment to \"wEX_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[4\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[15\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[20\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[4\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[16\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[17\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[15\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[27\] " "Ignored Virtual Pin assignment to \"wID_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[30\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[21\] " "Ignored Virtual Pin assignment to \"Debug\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[0\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[29\] " "Ignored Virtual Pin assignment to \"FRegister2\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[5\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[4\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[29\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[31\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[16\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[4\] " "Ignored Virtual Pin assignment to \"FRegister2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4 " "Ignored Virtual Pin assignment to \"wiIF_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[24\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[10\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[1\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[9\] " "Ignored Virtual Pin assignment to \"RegDisp\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[19\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3\[2\] " "Ignored Virtual Pin assignment to \"wEX_Funct3\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[4\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[5\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[29\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_CSRead " "Ignored Virtual Pin assignment to \"wWB_CSRead\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[12\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[3\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[30\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[15\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[7\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[30\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[30\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[14\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[26\] " "Ignored Virtual Pin assignment to \"PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[11\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[17\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[21\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[31\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[17\] " "Ignored Virtual Pin assignment to \"FRegDisp\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[23\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[1\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[11\] " "Ignored Virtual Pin assignment to \"FRegister2\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[12\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2 " "Ignored Virtual Pin assignment to \"BR_Leitura2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[13\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[26\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[16\] " "Ignored Virtual Pin assignment to \"wEX_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate " "Ignored Virtual Pin assignment to \"wEX_Immediate\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[31\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[3\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[3\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[12\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[24\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4 " "Ignored Virtual Pin assignment to \"wMEM_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[31\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[25\] " "Ignored Virtual Pin assignment to \"Instrucao\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[2\] " "Ignored Virtual Pin assignment to \"FRegister2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[4\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[23\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[31\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_CSR " "Ignored Virtual Pin assignment to \"wWB_CSR\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[5\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[7\] " "Ignored Virtual Pin assignment to \"PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[3\] " "Ignored Virtual Pin assignment to \"FRegDisp\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[26\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[31\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[12\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[2\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr " "Ignored Virtual Pin assignment to \"wiIF_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[12\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[18\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[18\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[14\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[25\] " "Ignored Virtual Pin assignment to \"wEX_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[23\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[19\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[8\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[1\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[31\] " "Ignored Virtual Pin assignment to \"wID_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[15\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[4\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[27\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[17\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[21\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[9\] " "Ignored Virtual Pin assignment to \"FRegister2\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[8\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[2\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[1\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[1\] " "Ignored Virtual Pin assignment to \"wID_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[12\] " "Ignored Virtual Pin assignment to \"wEX_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Estado\[3\] " "Ignored Virtual Pin assignment to \"Estado\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[17\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[3\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispSelect\[3\] " "Ignored Virtual Pin assignment to \"RegDispSelect\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[27\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[3\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[0\] " "Ignored Virtual Pin assignment to \"PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[0\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[29\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[23\] " "Ignored Virtual Pin assignment to \"FRegister1\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[21\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[22\] " "Ignored Virtual Pin assignment to \"Instrucao\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[8\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[31\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[31\] " "Ignored Virtual Pin assignment to \"FRegDisp\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[7\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[6\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[9\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[3\] " "Ignored Virtual Pin assignment to \"RegDisp\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[11\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[3\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[18\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[8\] " "Ignored Virtual Pin assignment to \"wID_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[25\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[26\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[23\] " "Ignored Virtual Pin assignment to \"wEX_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[24\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[14\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[28\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[12\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[26\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[6\] " "Ignored Virtual Pin assignment to \"FRegister1\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[10\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[4\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[15\] " "Ignored Virtual Pin assignment to \"wWB_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[8\] " "Ignored Virtual Pin assignment to \"wID_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[30\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[1\] " "Ignored Virtual Pin assignment to \"wID_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[23\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[26\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[17\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[1\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[15\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[12\] " "Ignored Virtual Pin assignment to \"Instrucao\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[21\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[11\] " "Ignored Virtual Pin assignment to \"RegDisp\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[5\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[4\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[30\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[27\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao\[2\] " "Ignored Virtual Pin assignment to \"wMEM_Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[9\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[25\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[24\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr " "Ignored Virtual Pin assignment to \"wID_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[26\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[4\] " "Ignored Virtual Pin assignment to \"wEX_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[1\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[2\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[18\] " "Ignored Virtual Pin assignment to \"FRegDisp\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Estado\[0\] " "Ignored Virtual Pin assignment to \"Estado\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[10\] " "Ignored Virtual Pin assignment to \"wID_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[10\] " "Ignored Virtual Pin assignment to \"wWB_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[22\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[20\] " "Ignored Virtual Pin assignment to \"wID_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[29\] " "Ignored Virtual Pin assignment to \"Instrucao\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[4\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[10\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[19\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[28\] " "Ignored Virtual Pin assignment to \"FRegister2\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[11\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[7\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[27\] " "Ignored Virtual Pin assignment to \"FRegDisp\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[24\] " "Ignored Virtual Pin assignment to \"RegDisp\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[4\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC " "Ignored Virtual Pin assignment to \"wEX_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[16\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEXForwardA " "Ignored Virtual Pin assignment to \"wEXForwardA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[10\] " "Ignored Virtual Pin assignment to \"RegDisp\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[5\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[10\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[14\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType " "Ignored Virtual Pin assignment to \"wEX_InstrType\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[6\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[26\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[12\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[27\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[26\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[23\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4 " "Ignored Virtual Pin assignment to \"wEX_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[4\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[24\] " "Ignored Virtual Pin assignment to \"wID_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[6\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[19\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_CSR " "Ignored Virtual Pin assignment to \"wMEM_CSR\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[4\] " "Ignored Virtual Pin assignment to \"Instrucao\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[16\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[13\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[4\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[10\] " "Ignored Virtual Pin assignment to \"FRegister2\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[10\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[0\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[28\] " "Ignored Virtual Pin assignment to \"FRegDisp\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[18\] " "Ignored Virtual Pin assignment to \"RegDisp\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[3\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[26\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CSRead " "Ignored Virtual Pin assignment to \"wEX_CSRead\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[21\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[19\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[15\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[21\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[0\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[11\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[25\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[10\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[12\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[0\] " "Ignored Virtual Pin assignment to \"FRegDisp\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[22\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao\[2\] " "Ignored Virtual Pin assignment to \"wWB_Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[31\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[30\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[18\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[23\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[18\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[20\] " "Ignored Virtual Pin assignment to \"PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[18\] " "Ignored Virtual Pin assignment to \"wID_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[29\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[2\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[19\] " "Ignored Virtual Pin assignment to \"FRegister2\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[8\] " "Ignored Virtual Pin assignment to \"Debug\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[12\] " "Ignored Virtual Pin assignment to \"FRegDisp\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[24\] " "Ignored Virtual Pin assignment to \"wEX_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Instr " "Ignored Virtual Pin assignment to \"wMEM_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[1\] " "Ignored Virtual Pin assignment to \"RegDisp\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[4\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[28\] " "Ignored Virtual Pin assignment to \"wEX_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_ByteEnable\[3\] " "Ignored Virtual Pin assignment to \"MemD_ByteEnable\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[16\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1 " "Ignored Virtual Pin assignment to \"wEX_Read1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[22\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[11\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[9\] " "Ignored Virtual Pin assignment to \"Debug\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[20\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[6\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[17\] " "Ignored Virtual Pin assignment to \"wWB_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[1\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[28\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[19\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[25\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[22\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[11\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[29\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[5\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispSelect\[1\] " "Ignored Virtual Pin assignment to \"RegDispSelect\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[2\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[28\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[4\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[16\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[6\] " "Ignored Virtual Pin assignment to \"Instrucao\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[25\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[2\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[8\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[3\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[13\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[30\] " "Ignored Virtual Pin assignment to \"RegDisp\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[2\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[13\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[22\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[11\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[9\] " "Ignored Virtual Pin assignment to \"wID_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[2\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[16\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[16\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[25\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1 " "Ignored Virtual Pin assignment to \"FRegister1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[30\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[29\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[3\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3 " "Ignored Virtual Pin assignment to \"wEX_Funct3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEXForwardB " "Ignored Virtual Pin assignment to \"wEXForwardB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[22\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[11\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[19\] " "Ignored Virtual Pin assignment to \"Instrucao\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[2\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[21\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[1\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[18\] " "Ignored Virtual Pin assignment to \"wWB_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[12\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[5\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[22\] " "Ignored Virtual Pin assignment to \"FRegister2\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[28\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[4\] " "Ignored Virtual Pin assignment to \"FRegister1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[1\] " "Ignored Virtual Pin assignment to \"Debug\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA " "Ignored Virtual Pin assignment to \"Saida_ULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[4\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[29\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[22\] " "Ignored Virtual Pin assignment to \"PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[7\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[12\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[3\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[31\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[2\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[29\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[13\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[4\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[16\] " "Ignored Virtual Pin assignment to \"FRegDisp\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[22\] " "Ignored Virtual Pin assignment to \"Debug\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[15\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Uniao\[1\] " "Ignored Virtual Pin assignment to \"Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[27\] " "Ignored Virtual Pin assignment to \"wWB_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[25\] " "Ignored Virtual Pin assignment to \"wID_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[21\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[24\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[31\] " "Ignored Virtual Pin assignment to \"FRegister2\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug " "Ignored Virtual Pin assignment to \"Debug\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[20\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[18\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[13\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[2\] " "Ignored Virtual Pin assignment to \"wID_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[6\] " "Ignored Virtual Pin assignment to \"FRegister2\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[17\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[14\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[11\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[6\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[7\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[7\] " "Ignored Virtual Pin assignment to \"RegDisp\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[4\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[19\] " "Ignored Virtual Pin assignment to \"PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[13\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[11\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[25\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[8\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[28\] " "Ignored Virtual Pin assignment to \"Debug\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[5\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[15\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[31\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[7\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType " "Ignored Virtual Pin assignment to \"wWB_InstrType\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[28\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[16\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[5\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[6\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3\[1\] " "Ignored Virtual Pin assignment to \"wMEM_Funct3\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[19\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[20\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[13\] " "Ignored Virtual Pin assignment to \"FRegister2\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[16\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[30\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[23\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Instr " "Ignored Virtual Pin assignment to \"wEX_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[24\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[0\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[21\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[3\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[30\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[16\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[3\] " "Ignored Virtual Pin assignment to \"PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[30\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[9\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[1\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[14\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[22\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[13\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[1\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[31\] " "Ignored Virtual Pin assignment to \"Instrucao\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[1\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[11\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[21\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[13\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[1\] " "Ignored Virtual Pin assignment to \"FRegDisp\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[24\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[18\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[1\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Uniao\[0\] " "Ignored Virtual Pin assignment to \"Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[13\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[16\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[14\] " "Ignored Virtual Pin assignment to \"FRegDisp\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[13\] " "Ignored Virtual Pin assignment to \"FRegDisp\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[9\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[30\] " "Ignored Virtual Pin assignment to \"FRegister1\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[28\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[10\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[0\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult " "Ignored Virtual Pin assignment to \"wWB_ALUresult\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[31\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[4\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[29\] " "Ignored Virtual Pin assignment to \"wID_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[7\] " "Ignored Virtual Pin assignment to \"wID_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[29\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[27\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[31\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[20\] " "Ignored Virtual Pin assignment to \"Instrucao\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Estado\[1\] " "Ignored Virtual Pin assignment to \"Estado\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[19\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[19\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[30\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[5\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[14\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[4\] " "Ignored Virtual Pin assignment to \"PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[12\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[1\] " "Ignored Virtual Pin assignment to \"PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CSR " "Ignored Virtual Pin assignment to \"wEX_CSR\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[23\] " "Ignored Virtual Pin assignment to \"wWB_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[26\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[17\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[11\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[25\] " "Ignored Virtual Pin assignment to \"FRegister1\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[10\] " "Ignored Virtual Pin assignment to \"FRegDisp\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[27\] " "Ignored Virtual Pin assignment to \"wID_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[0\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[7\] " "Ignored Virtual Pin assignment to \"wEX_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[19\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[17\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[11\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[0\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[22\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[14\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[28\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_ByteEnable\[2\] " "Ignored Virtual Pin assignment to \"MemD_ByteEnable\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[7\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[28\] " "Ignored Virtual Pin assignment to \"FRegister1\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[20\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[26\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[27\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[24\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[12\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[20\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[17\] " "Ignored Virtual Pin assignment to \"wEX_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[5\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[28\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[26\] " "Ignored Virtual Pin assignment to \"RegDisp\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao\[1\] " "Ignored Virtual Pin assignment to \"wWB_Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[10\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[31\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[6\] " "Ignored Virtual Pin assignment to \"wID_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[16\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[10\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[18\] " "Ignored Virtual Pin assignment to \"Instrucao\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[26\] " "Ignored Virtual Pin assignment to \"FRegDisp\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[0\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[18\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[13\] " "Ignored Virtual Pin assignment to \"PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[29\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[17\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[28\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[2\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC " "Ignored Virtual Pin assignment to \"PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[10\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[14\] " "Ignored Virtual Pin assignment to \"wWB_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao\[0\] " "Ignored Virtual Pin assignment to \"wMEM_Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[30\] " "Ignored Virtual Pin assignment to \"wID_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[17\] " "Ignored Virtual Pin assignment to \"wID_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[21\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[6\] " "Ignored Virtual Pin assignment to \"wEX_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[2\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[14\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[13\] " "Ignored Virtual Pin assignment to \"Debug\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[14\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[28\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[23\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[19\] " "Ignored Virtual Pin assignment to \"wID_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[19\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[26\] " "Ignored Virtual Pin assignment to \"wID_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_ByteEnable\[0\] " "Ignored Virtual Pin assignment to \"MemD_ByteEnable\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[5\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[7\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[0\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[3\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[30\] " "Ignored Virtual Pin assignment to \"FRegister2\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[6\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[9\] " "Ignored Virtual Pin assignment to \"PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[27\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[6\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[2\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[8\] " "Ignored Virtual Pin assignment to \"RegDisp\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[15\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[18\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[0\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[14\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[12\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[24\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[25\] " "Ignored Virtual Pin assignment to \"Debug\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[17\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[9\] " "Ignored Virtual Pin assignment to \"FRegDisp\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[7\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[18\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[5\] " "Ignored Virtual Pin assignment to \"FRegister1\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[3\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[9\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[16\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[19\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[5\] " "Ignored Virtual Pin assignment to \"Instrucao\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[22\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[8\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[12\] " "Ignored Virtual Pin assignment to \"FRegister2\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[15\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[31\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[11\] " "Ignored Virtual Pin assignment to \"FRegister1\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[16\] " "Ignored Virtual Pin assignment to \"RegDisp\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[1\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[30\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[0\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[4\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispSelect\[2\] " "Ignored Virtual Pin assignment to \"RegDispSelect\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[20\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[13\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[0\] " "Ignored Virtual Pin assignment to \"wWB_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[0\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[30\] " "Ignored Virtual Pin assignment to \"FRegDisp\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[13\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[23\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[21\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Estado\[5\] " "Ignored Virtual Pin assignment to \"Estado\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao " "Ignored Virtual Pin assignment to \"wWB_Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[4\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[1\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[21\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[16\] " "Ignored Virtual Pin assignment to \"wID_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[20\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[27\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[17\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[21\] " "Ignored Virtual Pin assignment to \"FRegister2\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[15\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[14\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[26\] " "Ignored Virtual Pin assignment to \"wEX_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[29\] " "Ignored Virtual Pin assignment to \"FRegister1\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[27\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[11\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[3\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[25\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[28\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC " "Ignored Virtual Pin assignment to \"wWB_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[5\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[30\] " "Ignored Virtual Pin assignment to \"wID_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[3\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[31\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[14\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[0\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[28\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[17\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[10\] " "Ignored Virtual Pin assignment to \"Debug\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[14\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[17\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[3\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[5\] " "Ignored Virtual Pin assignment to \"RegDisp\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[9\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[15\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[5\] " "Ignored Virtual Pin assignment to \"wWB_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[1\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[30\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[25\] " "Ignored Virtual Pin assignment to \"wWB_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[27\] " "Ignored Virtual Pin assignment to \"PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[27\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[29\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[27\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[16\] " "Ignored Virtual Pin assignment to \"wID_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[5\] " "Ignored Virtual Pin assignment to \"FRegister2\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[0\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[13\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[12\] " "Ignored Virtual Pin assignment to \"FRegister1\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[7\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[20\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[7\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[0\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[14\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[29\] " "Ignored Virtual Pin assignment to \"RegDisp\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[11\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[21\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[4\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[2\] " "Ignored Virtual Pin assignment to \"Debug\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[10\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[16\] " "Ignored Virtual Pin assignment to \"Instrucao\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[5\] " "Ignored Virtual Pin assignment to \"Debug\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[16\] " "Ignored Virtual Pin assignment to \"Debug\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[16\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[26\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[6\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[26\] " "Ignored Virtual Pin assignment to \"wWB_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[20\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao " "Ignored Virtual Pin assignment to \"wMEM_Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[13\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[9\] " "Ignored Virtual Pin assignment to \"wWB_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[0\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[18\] " "Ignored Virtual Pin assignment to \"wEX_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[24\] " "Ignored Virtual Pin assignment to \"FRegister2\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[26\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[16\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[8\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[8\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[7\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[3\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[28\] " "Ignored Virtual Pin assignment to \"PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[26\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3\[0\] " "Ignored Virtual Pin assignment to \"wMEM_Funct3\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[27\] " "Ignored Virtual Pin assignment to \"RegDisp\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[31\] " "Ignored Virtual Pin assignment to \"wID_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[10\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_ByteEnable\[1\] " "Ignored Virtual Pin assignment to \"MemD_ByteEnable\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[23\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[20\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[6\] " "Ignored Virtual Pin assignment to \"FRegDisp\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[23\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[6\] " "Ignored Virtual Pin assignment to \"wWB_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_COrigAULA " "Ignored Virtual Pin assignment to \"wEX_COrigAULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[20\] " "Ignored Virtual Pin assignment to \"wWB_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[20\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[7\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[0\] " "Ignored Virtual Pin assignment to \"Instrucao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[30\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[3\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[29\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[5\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[3\] " "Ignored Virtual Pin assignment to \"wWB_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[1\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[19\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[24\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[2\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[3\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[0\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[19\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[11\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[22\] " "Ignored Virtual Pin assignment to \"RegDisp\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[14\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[17\] " "Ignored Virtual Pin assignment to \"PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[12\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[24\] " "Ignored Virtual Pin assignment to \"FRegDisp\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[7\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[29\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[18\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[11\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[6\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[18\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[21\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[16\] " "Ignored Virtual Pin assignment to \"PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[27\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[24\] " "Ignored Virtual Pin assignment to \"FRegister1\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[11\] " "Ignored Virtual Pin assignment to \"wID_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[9\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[17\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[15\] " "Ignored Virtual Pin assignment to \"FRegister2\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[16\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[28\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[9\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[2\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[20\] " "Ignored Virtual Pin assignment to \"wEX_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[21\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[8\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[20\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[8\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[12\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[28\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[7\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[22\] " "Ignored Virtual Pin assignment to \"wID_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[16\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[20\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[11\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[13\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[21\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[5\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[10\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[21\] " "Ignored Virtual Pin assignment to \"FRegDisp\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[22\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[15\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp " "Ignored Virtual Pin assignment to \"FRegDisp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[7\] " "Ignored Virtual Pin assignment to \"wID_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[20\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[31\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[26\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[2\] " "Ignored Virtual Pin assignment to \"FRegister1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[9\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2 " "Ignored Virtual Pin assignment to \"FRegister2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[8\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao\[1\] " "Ignored Virtual Pin assignment to \"wMEM_Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[8\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4 " "Ignored Virtual Pin assignment to \"wWB_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[1\] " "Ignored Virtual Pin assignment to \"wEX_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[22\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[10\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[11\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[0\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[6\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[24\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[5\] " "Ignored Virtual Pin assignment to \"wID_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[31\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[12\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[1\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[5\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[22\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[30\] " "Ignored Virtual Pin assignment to \"Instrucao\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[5\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[14\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Estado " "Ignored Virtual Pin assignment to \"Estado\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[9\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[22\] " "Ignored Virtual Pin assignment to \"wWB_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[14\] " "Ignored Virtual Pin assignment to \"PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[10\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[12\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[6\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[31\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[23\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[1\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[19\] " "Ignored Virtual Pin assignment to \"FRegister1\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[25\] " "Ignored Virtual Pin assignment to \"wID_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[7\] " "Ignored Virtual Pin assignment to \"FRegDisp\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[25\] " "Ignored Virtual Pin assignment to \"FRegDisp\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[9\] " "Ignored Virtual Pin assignment to \"wEX_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[25\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[0\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[21\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[2\] " "Ignored Virtual Pin assignment to \"wWB_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[4\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[14\] " "Ignored Virtual Pin assignment to \"wID_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[8\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[13\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[14\] " "Ignored Virtual Pin assignment to \"Instrucao\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1 " "Ignored Virtual Pin assignment to \"BR_Leitura1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[22\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[24\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[18\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[1\] " "Ignored Virtual Pin assignment to \"Instrucao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[3\] " "Ignored Virtual Pin assignment to \"Debug\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[3\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[11\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[5\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[9\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[11\] " "Ignored Virtual Pin assignment to \"PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[12\] " "Ignored Virtual Pin assignment to \"RegDisp\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[29\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[21\] " "Ignored Virtual Pin assignment to \"wWB_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco " "Ignored Virtual Pin assignment to \"MemD_Endereco\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[15\] " "Ignored Virtual Pin assignment to \"wID_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[6\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[16\] " "Ignored Virtual Pin assignment to \"FRegister1\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[20\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[29\] " "Ignored Virtual Pin assignment to \"FRegDisp\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[27\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[25\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[28\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[30\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[0\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[3\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[12\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[28\] " "Ignored Virtual Pin assignment to \"wID_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[10\] " "Ignored Virtual Pin assignment to \"wID_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[18\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[9\] " "Ignored Virtual Pin assignment to \"Instrucao\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[24\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[23\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao\[0\] " "Ignored Virtual Pin assignment to \"wWB_Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[31\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[29\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[6\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[15\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[3\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[10\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[24\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[17\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[31\] " "Ignored Virtual Pin assignment to \"wEX_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[17\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[30\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[27\] " "Ignored Virtual Pin assignment to \"Debug\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao " "Ignored Virtual Pin assignment to \"Instrucao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[19\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[23\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[10\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[20\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[10\] " "Ignored Virtual Pin assignment to \"PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[12\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[9\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[5\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispSelect\[4\] " "Ignored Virtual Pin assignment to \"RegDispSelect\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[22\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[17\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[31\] " "Ignored Virtual Pin assignment to \"wWB_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[23\] " "Ignored Virtual Pin assignment to \"wID_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[23\] " "Ignored Virtual Pin assignment to \"FRegDisp\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4 " "Ignored Virtual Pin assignment to \"wID_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[23\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[22\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[20\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[0\] " "Ignored Virtual Pin assignment to \"FRegister1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[1\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[5\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[5\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[12\] " "Ignored Virtual Pin assignment to \"wID_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[17\] " "Ignored Virtual Pin assignment to \"FRegister1\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[7\] " "Ignored Virtual Pin assignment to \"Instrucao\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[19\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[23\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[14\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[16\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[14\] " "Ignored Virtual Pin assignment to \"FRegister2\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[1\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[14\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[29\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[15\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[2\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[29\] " "Ignored Virtual Pin assignment to \"wWB_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[9\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispSelect " "Ignored Virtual Pin assignment to \"RegDispSelect\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[21\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[3\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[15\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[3\] " "Ignored Virtual Pin assignment to \"FRegister1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[21\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[22\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[2\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[5\] " "Ignored Virtual Pin assignment to \"FRegDisp\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[0\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[29\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[0\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[22\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[23\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[13\] " "Ignored Virtual Pin assignment to \"wEX_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[3\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[15\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[23\] " "Ignored Virtual Pin assignment to \"FRegister2\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[10\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[28\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[31\] " "Ignored Virtual Pin assignment to \"FRegister1\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[19\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[9\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[1\] " "Ignored Virtual Pin assignment to \"FRegister1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[8\] " "Ignored Virtual Pin assignment to \"PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[9\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[25\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[16\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[7\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[1\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[28\] " "Ignored Virtual Pin assignment to \"wID_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[1\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[31\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[27\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[7\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[26\] " "Ignored Virtual Pin assignment to \"Debug\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[30\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[13\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[28\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[24\] " "Ignored Virtual Pin assignment to \"wWB_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[6\] " "Ignored Virtual Pin assignment to \"RegDisp\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[7\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd " "Ignored Virtual Pin assignment to \"wMEM_Rd\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[27\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[11\] " "Ignored Virtual Pin assignment to \"wWB_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[24\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[23\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[26\] " "Ignored Virtual Pin assignment to \"wID_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[17\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[7\] " "Ignored Virtual Pin assignment to \"FRegister2\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[15\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[8\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[8\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[8\] " "Ignored Virtual Pin assignment to \"wEX_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[0\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[24\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp " "Ignored Virtual Pin assignment to \"CSRegDisp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[31\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[18\] " "Ignored Virtual Pin assignment to \"PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[12\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[0\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[15\] " "Ignored Virtual Pin assignment to \"wID_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2 " "Ignored Virtual Pin assignment to \"wEX_Rs2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[6\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[30\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[2\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[15\] " "Ignored Virtual Pin assignment to \"Instrucao\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[3\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[1\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[25\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[23\] " "Ignored Virtual Pin assignment to \"RegDisp\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[11\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[25\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[2\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[16\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[2\] " "Ignored Virtual Pin assignment to \"RegDisp\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[31\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[28\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl " "Ignored Virtual Pin assignment to \"wEX_CALUControl\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[14\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[10\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[24\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[22\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[7\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[24\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[14\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[7\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[24\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[23\] " "Ignored Virtual Pin assignment to \"wID_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[13\] " "Ignored Virtual Pin assignment to \"RegDisp\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[25\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[29\] " "Ignored Virtual Pin assignment to \"wID_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[23\] " "Ignored Virtual Pin assignment to \"Instrucao\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[11\] " "Ignored Virtual Pin assignment to \"Debug\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[15\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[8\] " "Ignored Virtual Pin assignment to \"Instrucao\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[12\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[22\] " "Ignored Virtual Pin assignment to \"FRegDisp\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[19\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[20\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[6\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[20\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[17\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[12\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[13\] " "Ignored Virtual Pin assignment to \"wWB_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[18\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[0\] " "Ignored Virtual Pin assignment to \"wEX_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[8\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[8\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[8\] " "Ignored Virtual Pin assignment to \"FRegister2\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[17\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[6\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[13\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[13\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[10\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[12\] " "Ignored Virtual Pin assignment to \"wWB_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[11\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[20\] " "Ignored Virtual Pin assignment to \"RegDisp\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Estado\[4\] " "Ignored Virtual Pin assignment to \"Estado\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[6\] " "Ignored Virtual Pin assignment to \"wID_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[21\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[2\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[0\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[21\] " "Ignored Virtual Pin assignment to \"Instrucao\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[20\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC " "Ignored Virtual Pin assignment to \"wID_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[17\] " "Ignored Virtual Pin assignment to \"Debug\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[31\] " "Ignored Virtual Pin assignment to \"Debug\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[24\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[15\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[31\] " "Ignored Virtual Pin assignment to \"RegDisp\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[2\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[26\] " "Ignored Virtual Pin assignment to \"FRegister1\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3\[1\] " "Ignored Virtual Pin assignment to \"wEX_Funct3\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[18\] " "Ignored Virtual Pin assignment to \"FRegister1\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[28\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[7\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[17\] " "Ignored Virtual Pin assignment to \"FRegister2\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[20\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[4\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[12\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[2\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[12\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[22\] " "Ignored Virtual Pin assignment to \"wEX_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[31\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[23\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[10\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[8\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[13\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[1\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[2\] " "Ignored Virtual Pin assignment to \"PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3\[2\] " "Ignored Virtual Pin assignment to \"wMEM_Funct3\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[2\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[1\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[19\] " "Ignored Virtual Pin assignment to \"FRegDisp\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[17\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[15\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[15\] " "Ignored Virtual Pin assignment to \"Debug\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[8\] " "Ignored Virtual Pin assignment to \"FRegister1\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[5\] " "Ignored Virtual Pin assignment to \"wID_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[5\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[5\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[11\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[9\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[23\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1 " "Ignored Virtual Pin assignment to \"wEX_Rs1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[24\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[19\] " "Ignored Virtual Pin assignment to \"wEX_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[1\] " "Ignored Virtual Pin assignment to \"FRegister2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[30\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[6\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[2\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[26\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd " "Ignored Virtual Pin assignment to \"wWB_Rd\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[3\] " "Ignored Virtual Pin assignment to \"wEX_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[4\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[4\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[0\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[2\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[3\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[11\] " "Ignored Virtual Pin assignment to \"wID_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[0\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[28\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[19\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[16\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[3\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[12\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[24\] " "Ignored Virtual Pin assignment to \"Instrucao\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[19\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[23\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[4\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[27\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[15\] " "Ignored Virtual Pin assignment to \"PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[8\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[18\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[11\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd " "Ignored Virtual Pin assignment to \"wEX_Rd\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[25\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[21\] " "Ignored Virtual Pin assignment to \"FRegister1\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[6\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[12\] " "Ignored Virtual Pin assignment to \"Debug\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[11\] " "Ignored Virtual Pin assignment to \"wEX_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[2\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[22\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[27\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[8\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite " "Ignored Virtual Pin assignment to \"wWB_RegWrite\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[25\] " "Ignored Virtual Pin assignment to \"PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[12\] " "Ignored Virtual Pin assignment to \"wID_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[6\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao " "Ignored Virtual Pin assignment to \"wEX_Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[28\] " "Ignored Virtual Pin assignment to \"Instrucao\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[6\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[4\] " "Ignored Virtual Pin assignment to \"Debug\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[7\] " "Ignored Virtual Pin assignment to \"wWB_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[21\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[3\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[3\] " "Ignored Virtual Pin assignment to \"Instrucao\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[9\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[4\] " "Ignored Virtual Pin assignment to \"FRegDisp\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[26\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[12\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[6\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[7\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[28\] " "Ignored Virtual Pin assignment to \"RegDisp\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[20\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[19\] " "Ignored Virtual Pin assignment to \"RegDisp\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[13\] " "Ignored Virtual Pin assignment to \"wID_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco\[0\] " "Ignored Virtual Pin assignment to \"MemD_Endereco\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[13\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[11\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[16\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[11\] " "Ignored Virtual Pin assignment to \"FRegDisp\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[0\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[18\] " "Ignored Virtual Pin assignment to \"Debug\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[27\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[25\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[19\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[9\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[2\] " "Ignored Virtual Pin assignment to \"wID_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[4\] " "Ignored Virtual Pin assignment to \"wID_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[19\] " "Ignored Virtual Pin assignment to \"wID_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao\[11\] " "Ignored Virtual Pin assignment to \"Instrucao\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[11\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[7\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[3\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[30\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[2\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[18\] " "Ignored Virtual Pin assignment to \"FRegister2\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[26\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad " "Ignored Virtual Pin assignment to \"wWB_MemLoad\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[21\] " "Ignored Virtual Pin assignment to \"PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[4\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[2\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[23\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[25\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[1\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[13\] " "Ignored Virtual Pin assignment to \"FRegister1\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[29\] " "Ignored Virtual Pin assignment to \"wEX_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[19\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[19\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp\[17\] " "Ignored Virtual Pin assignment to \"CSRegDisp\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[2\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[24\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[18\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[9\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp\[21\] " "Ignored Virtual Pin assignment to \"RegDisp\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[6\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[31\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[3\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[21\] " "Ignored Virtual Pin assignment to \"wID_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[26\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[29\] " "Ignored Virtual Pin assignment to \"Debug\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[4\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[27\] " "Ignored Virtual Pin assignment to \"FRegister2\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug\[0\] " "Ignored Virtual Pin assignment to \"Debug\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[0\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita\[16\] " "Ignored Virtual Pin assignment to \"BR_Escrita\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[16\] " "Ignored Virtual Pin assignment to \"wWB_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[23\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3 " "Ignored Virtual Pin assignment to \"wMEM_Funct3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[11\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[3\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita\[7\] " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[28\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[15\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura\[1\] " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2\[17\] " "Ignored Virtual Pin assignment to \"BR_Leitura2\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister " "Ignored Virtual Pin assignment to \"Entrada_FRegister\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[16\] " "Ignored Virtual Pin assignment to \"FRegister2\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[18\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[0\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1\[27\] " "Ignored Virtual Pin assignment to \"BR_Leitura1\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[23\] " "Ignored Virtual Pin assignment to \"PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Escreve_FReg " "Ignored Virtual Pin assignment to \"Escreve_FReg\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[7\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[16\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[19\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC\[24\] " "Ignored Virtual Pin assignment to \"PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA\[28\] " "Ignored Virtual Pin assignment to \"Saida_ULA\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[19\] " "Ignored Virtual Pin assignment to \"wWB_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_CSRead " "Ignored Virtual Pin assignment to \"wMEM_CSRead\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp\[20\] " "Ignored Virtual Pin assignment to \"FRegDisp\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[1\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[2\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1739466169245 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1739466169245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11428 " "Implemented 11428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739466169558 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739466169558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11177 " "Implemented 11177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739466169558 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1739466169558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739466169558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1713 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1713 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739466169639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 14:02:49 2025 " "Processing ended: Thu Feb 13 14:02:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739466169639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739466169639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739466169639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739466169639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1739466171240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739466171241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 14:02:50 2025 " "Processing started: Thu Feb 13 14:02:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739466171241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1739466171241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c TopDE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1739466171241 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1739466171343 ""}
{ "Info" "0" "" "Project  = RISC-V" {  } {  } 0 0 "Project  = RISC-V" 0 0 "Fitter" 0 0 1739466171344 ""}
{ "Info" "0" "" "Revision = TopDE" {  } {  } 0 0 "Revision = TopDE" 0 0 "Fitter" 0 0 1739466171344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1739466171526 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopDE 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TopDE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1739466171579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739466171615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739466171615 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1739466172053 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1739466172154 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1739466172639 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "239 239 " "No exact pin location assignment(s) for 239 pins of 239 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1739466173203 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1739466181218 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "iCLK~inputCLKENA0 2342 global CLKCTRL_G10 " "iCLK~inputCLKENA0 with 2342 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1739466181929 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1739466181929 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "iRST~inputCLKENA0 2422 global CLKCTRL_G8 " "iRST~inputCLKENA0 with 2422 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1739466181929 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "iCLK50~inputCLKENA0 84 global CLKCTRL_G9 " "iCLK50~inputCLKENA0 with 84 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1739466181929 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1739466181929 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739466181930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1739466182051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739466182064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739466182084 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1739466182096 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1739466182097 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1739466182103 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1739466183190 ""}
{ "Info" "ISTA_SDC_FOUND" "TopDE.sdc " "Reading SDC File: 'TopDE.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1739466183201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 41 altera_reserved_tck port " "Ignored filter at TopDE.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739466183225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TopDE.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at TopDE.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183225 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 42 CLOCK_50 port " "Ignored filter at TopDE.sdc(42): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739466183225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TopDE.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at TopDE.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clock\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\] " "create_clock -name \{clock\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\]" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183226 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 43 CLOCK2_50 port " "Ignored filter at TopDE.sdc(43): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739466183226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TopDE.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at TopDE.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clock2\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK2_50\}\] " "create_clock -name \{clock2\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK2_50\}\]" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183226 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 63 CLOCK_50 clock " "Ignored filter at TopDE.sdc(63): CLOCK_50 could not be matched with a clock" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739466183226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183226 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183226 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183227 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183227 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183227 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183227 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183227 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466183227 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739466183227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1739466183240 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1739466183344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1739466183345 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1739466183348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1739466184004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1739466184018 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1739466184018 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739466184345 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1739466184345 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739466184348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1739466189702 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1739466191500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:35 " "Fitter placement preparation operations ending: elapsed time is 00:00:35" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739466224628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1739466243291 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1739466275310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739466275311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1739466278920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1739466294381 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1739466294381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1739466362635 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1739466362635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:19 " "Fitter routing operations ending: elapsed time is 00:01:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739466362646 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.75 " "Total time spent on timing analysis during the Fitter is 23.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1739466376658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739466376816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739466381431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739466381436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739466385655 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739466400418 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1739466401055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/output_files/TopDE.fit.smsg " "Generated suppressed messages file C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/output_files/TopDE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1739466401653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 190 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6654 " "Peak virtual memory: 6654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739466404063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 14:06:44 2025 " "Processing ended: Thu Feb 13 14:06:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739466404063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:54 " "Elapsed time: 00:03:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739466404063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:18 " "Total CPU time (on all processors): 00:09:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739466404063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1739466404063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1739466405716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739466405716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 14:06:45 2025 " "Processing started: Thu Feb 13 14:06:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739466405716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1739466405716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c TopDE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1739466405716 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1739466413534 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/ADC_Controller.sopcinfo " "The file, C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/ADC_Controller.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1739466413603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739466413975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 14:06:53 2025 " "Processing ended: Thu Feb 13 14:06:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739466413975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739466413975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739466413975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1739466413975 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1739466414675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1739466415321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739466415322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 14:06:54 2025 " "Processing started: Thu Feb 13 14:06:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739466415322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1739466415322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c TopDE " "Command: quartus_sta RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1739466415322 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1739466415423 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_Controller 19 " "Ignored 19 assignments for entity \"ADC_Controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416516 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Audio 16 " "Ignored 16 assignments for entity \"PLL_Audio\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Audio -sip AudioCODEC/PLL_Audio.sip -library lib_PLL_Audio was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416516 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416516 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Audio_0002 317 " "Ignored 317 assignments for entity \"PLL_Audio_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416516 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Main 16 " "Ignored 16 assignments for entity \"PLL_Main\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416516 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416516 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Main_0002 317 " "Ignored 317 assignments for entity \"PLL_Main_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VgaPll 16 " "Ignored 16 assignments for entity \"VgaPll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VgaPll_0002 317 " "Ignored 317 assignments for entity \"VgaPll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub 16 " "Ignored 16 assignments for entity \"add_sub\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub_0002 65 " "Ignored 65 assignments for entity \"add_sub_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w 16 " "Ignored 16 assignments for entity \"cvt_s_w\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w_0002 65 " "Ignored 65 assignments for entity \"cvt_s_w_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu 16 " "Ignored 16 assignments for entity \"cvt_s_wu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu_0002 65 " "Ignored 65 assignments for entity \"cvt_s_wu_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s 16 " "Ignored 16 assignments for entity \"cvt_w_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s_0002 65 " "Ignored 65 assignments for entity \"cvt_w_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s 16 " "Ignored 16 assignments for entity \"cvt_wu_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s_0002 65 " "Ignored 65 assignments for entity \"cvt_wu_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s 16 " "Ignored 16 assignments for entity \"div_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s_0002 65 " "Ignored 65 assignments for entity \"div_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s 16 " "Ignored 16 assignments for entity \"fmax_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416517 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s_0002 65 " "Ignored 65 assignments for entity \"fmax_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s 16 " "Ignored 16 assignments for entity \"fmin_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416518 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416518 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416518 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s_0002 65 " "Ignored 65 assignments for entity \"fmin_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s 16 " "Ignored 16 assignments for entity \"mul_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416518 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416518 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416518 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s_0002 65 " "Ignored 65 assignments for entity \"mul_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s 16 " "Ignored 16 assignments for entity \"sqrt_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416518 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416518 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1739466416518 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s_0002 65 " "Ignored 65 assignments for entity \"sqrt_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1739466416518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1739466416677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466416720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466416720 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1739466417450 ""}
{ "Info" "ISTA_SDC_FOUND" "TopDE.sdc " "Reading SDC File: 'TopDE.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1739466417651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 41 altera_reserved_tck port " "Ignored filter at TopDE.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TopDE.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at TopDE.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417674 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 42 CLOCK_50 port " "Ignored filter at TopDE.sdc(42): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TopDE.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at TopDE.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clock\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\] " "create_clock -name \{clock\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\]" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417674 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 43 CLOCK2_50 port " "Ignored filter at TopDE.sdc(43): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TopDE.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at TopDE.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clock2\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK2_50\}\] " "create_clock -name \{clock2\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK2_50\}\]" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417674 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 63 CLOCK_50 clock " "Ignored filter at TopDE.sdc(63): CLOCK_50 could not be matched with a clock" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417675 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417675 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417675 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417675 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417675 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417675 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417676 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1739466417676 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1739466417676 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466417677 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iCLK iCLK " "create_clock -period 1.000 -name iCLK iCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739466417682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iCLK50 iCLK50 " "create_clock -period 1.000 -name iCLK50 iCLK50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739466417682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iRST iRST " "create_clock -period 1.000 -name iRST iRST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739466417682 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739466417682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1739466417748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739466417749 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1739466417753 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1739466417771 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1739466420704 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739466420704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -95.580 " "Worst-case setup slack is -95.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -95.580          -26914.186 iCLK  " "  -95.580          -26914.186 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737            -319.191 iCLK50  " "   -3.737            -319.191 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466420706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.227 " "Worst-case hold slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 iCLK  " "    0.227               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 iCLK50  " "    0.321               0.000 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466420908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.628 " "Worst-case recovery slack is -0.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.628           -1025.159 iCLK  " "   -0.628           -1025.159 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294             -28.231 iCLK50  " "   -0.294             -28.231 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466420917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.583 " "Worst-case removal slack is -0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583           -1177.111 iCLK  " "   -0.583           -1177.111 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445             -43.166 iCLK50  " "   -0.445             -43.166 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466420927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394           -1312.240 iCLK  " "   -0.394           -1312.240 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -56.108 iCLK50  " "   -0.394             -56.108 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132              -1.268 iRST  " "   -0.132              -1.268 iRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466420929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466420929 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739466421190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1739466421244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1739466425962 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739466426458 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1739466427055 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739466427055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -96.237 " "Worst-case setup slack is -96.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -96.237          -26344.669 iCLK  " "  -96.237          -26344.669 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.502            -302.162 iCLK50  " "   -3.502            -302.162 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466427056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 iCLK  " "    0.215               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 iCLK50  " "    0.302               0.000 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466427264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.697 " "Worst-case recovery slack is -0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697           -1180.520 iCLK  " "   -0.697           -1180.520 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283             -27.253 iCLK50  " "   -0.283             -27.253 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466427274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.510 " "Worst-case removal slack is -0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510            -975.029 iCLK  " "   -0.510            -975.029 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393             -37.966 iCLK50  " "   -0.393             -37.966 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466427283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394           -1494.432 iCLK  " "   -0.394           -1494.432 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -60.848 iCLK50  " "   -0.394             -60.848 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -2.245 iRST  " "   -0.182              -2.245 iRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466427285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466427285 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1739466427558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1739466427698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1739466432374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739466432884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1739466433090 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739466433090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -53.979 " "Worst-case setup slack is -53.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.979          -15641.168 iCLK  " "  -53.979          -15641.168 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.972            -157.193 iCLK50  " "   -1.972            -157.193 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466433091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 iCLK  " "    0.143               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 iCLK50  " "    0.187               0.000 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466433301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.282 " "Worst-case recovery slack is -0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282            -245.375 iCLK  " "   -0.282            -245.375 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275             -26.956 iCLK50  " "   -0.275             -26.956 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466433311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.306 " "Worst-case removal slack is -0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306            -667.800 iCLK  " "   -0.306            -667.800 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285             -28.013 iCLK50  " "   -0.285             -28.013 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466433321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.341 " "Worst-case minimum pulse width slack is -0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341             -16.848 iRST  " "   -0.341             -16.848 iRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085            -127.994 iCLK  " "   -0.085            -127.994 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -7.660 iCLK50  " "   -0.079              -7.660 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466433324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466433324 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739466433605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739466434004 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1739466434214 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739466434214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.140 " "Worst-case setup slack is -50.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.140          -13846.558 iCLK  " "  -50.140          -13846.558 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651            -131.119 iCLK50  " "   -1.651            -131.119 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466434216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 iCLK  " "    0.129               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 iCLK50  " "    0.172               0.000 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466434421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.311 " "Worst-case recovery slack is -0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311            -271.543 iCLK  " "   -0.311            -271.543 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302             -29.901 iCLK50  " "   -0.302             -29.901 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466434431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.278 " "Worst-case removal slack is -0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278            -607.787 iCLK  " "   -0.278            -607.787 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262             -25.614 iCLK50  " "   -0.262             -25.614 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466434440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.339 " "Worst-case minimum pulse width slack is -0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339             -16.903 iRST  " "   -0.339             -16.903 iRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085            -168.563 iCLK  " "   -0.085            -168.563 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -7.985 iCLK50  " "   -0.081              -7.985 iCLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739466434443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739466434443 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739466437287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739466437301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 94 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5353 " "Peak virtual memory: 5353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739466437434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 14:07:17 2025 " "Processing ended: Thu Feb 13 14:07:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739466437434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739466437434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739466437434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1739466437434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1739466438534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739466438535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 14:07:18 2025 " "Processing started: Thu Feb 13 14:07:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739466438535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739466438535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC-V -c TopDE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739466438535 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1739466440088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDE.vo C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/simulation/questa/ simulation " "Generated file TopDE.vo in folder \"C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/RISCV-v24/RISC-V_v24_restored/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1739466441976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739466442196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 14:07:22 2025 " "Processing ended: Thu Feb 13 14:07:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739466442196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739466442196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739466442196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739466442196 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1999 s " "Quartus Prime Full Compilation was successful. 0 errors, 1999 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739466442918 ""}
