

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_337_3_proc'
================================================================
* Date:           Fri Mar 28 16:44:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.799 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        9|        9|  45.000 ns|  45.000 ns|    8|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_337_3_VITIS_LOOP_338_4  |        7|        7|         1|          1|          1|     8|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 4 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ch3 = alloca i32 1"   --->   Operation 5 'alloca' 'ch3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%group4 = alloca i32 1"   --->   Operation 6 'alloca' 'group4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln3377 = alloca i32 1"   --->   Operation 7 'alloca' 'add_ln3377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.82ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read31"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.82ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read30"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.82ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read29"   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read28"   --->   Operation 11 'read' 'p_read_5' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read27"   --->   Operation 12 'read' 'p_read_6' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read26"   --->   Operation 13 'read' 'p_read_7' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.82ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 14 'read' 'p_read_8' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24"   --->   Operation 15 'read' 'p_read_9' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read23"   --->   Operation 16 'read' 'p_read_10' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read22"   --->   Operation 17 'read' 'p_read_11' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read21"   --->   Operation 18 'read' 'p_read_12' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read20"   --->   Operation 19 'read' 'p_read_13' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read19"   --->   Operation 20 'read' 'p_read_14' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18"   --->   Operation 21 'read' 'p_read_15' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read17"   --->   Operation 22 'read' 'p_read_16' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read16"   --->   Operation 23 'read' 'p_read_17' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read15"   --->   Operation 24 'read' 'p_read_18' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14"   --->   Operation 25 'read' 'p_read_19' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read13"   --->   Operation 26 'read' 'p_read_20' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%p_read_21 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12"   --->   Operation 27 'read' 'p_read_21' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%p_read_22 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 28 'read' 'p_read_22' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 29 'read' 'p_read_23' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (1.82ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 30 'read' 'p_read_24' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 31 'read' 'p_read_25' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 32 'read' 'p_read_26' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (1.82ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 33 'read' 'p_read_27' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 34 'read' 'p_read_28' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 35 'read' 'p_read_29' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 36 'read' 'p_read_30' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (1.82ns)   --->   "%p_read_31 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 37 'read' 'p_read_31' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%p_read_32 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 38 'read' 'p_read_32' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (1.82ns)   --->   "%p_read32 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 39 'read' 'p_read32' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 1, i3 %add_ln3377"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %group4"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ch3"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten2"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc87.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%icmp_ln3386 = phi i1 0, void %entry, i1 %icmp_ln338, void %new.latch." [src/awq_macro.cpp:338->src/awq_macro.cpp:337]   --->   Operation 45 'phi' 'icmp_ln3386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i3 %indvar_flatten2" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 46 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ch3_load = load i3 %ch3" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 47 'load' 'ch3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%group4_load = load i2 %group4" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 48 'load' 'group4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_ln3377_load = load i3 %add_ln3377" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 49 'load' 'add_ln3377_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_337_3_VITIS_LOOP_338_4_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.17ns)   --->   "%select_ln337 = select i1 %icmp_ln3386, i2 0, i2 %group4_load" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 52 'select' 'select_ln337' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.20ns)   --->   "%ch = select i1 %icmp_ln3386, i3 %add_ln3377_load, i3 %ch3_load" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 53 'select' 'ch' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_52 = trunc i3 %ch" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 54 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.54ns)   --->   "%icmp_ln351 = icmp_eq  i2 %select_ln337, i2 1" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 55 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln339 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:339->src/awq_macro.cpp:337]   --->   Operation 56 'specpipeline' 'specpipeline_ln339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.67ns)   --->   "%add_ln337_1 = add i3 %indvar_flatten2_load, i3 1" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 57 'add' 'add_ln337_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.54ns)   --->   "%switch_ln344 = switch i2 %empty_52, void, i2 3, void, i2 1, void, i2 2, void" [src/awq_macro.cpp:344->src/awq_macro.cpp:337]   --->   Operation 58 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 59 [1/1] (0.44ns)   --->   "%select_ln351_12 = select i1 %icmp_ln351, i32 %p_read_24, i32 %p_read_25" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 59 'select' 'select_ln351_12' <Predicate = (empty_52 == 2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.44ns)   --->   "%select_ln351_13 = select i1 %icmp_ln351, i32 %p_read_22, i32 %p_read_23" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 60 'select' 'select_ln351_13' <Predicate = (empty_52 == 2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.44ns)   --->   "%select_ln351_14 = select i1 %icmp_ln351, i32 %p_read_20, i32 %p_read_21" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 61 'select' 'select_ln351_14' <Predicate = (empty_52 == 2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.44ns)   --->   "%select_ln351_15 = select i1 %icmp_ln351, i32 %p_read_18, i32 %p_read_19" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 62 'select' 'select_ln351_15' <Predicate = (empty_52 == 2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.52ns)   --->   "%br_ln351 = br void %new.latch." [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 63 'br' 'br_ln351' <Predicate = (empty_52 == 2)> <Delay = 0.52>
ST_1 : Operation 64 [1/1] (0.44ns)   --->   "%select_ln351_8 = select i1 %icmp_ln351, i32 %p_read_16, i32 %p_read_17" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 64 'select' 'select_ln351_8' <Predicate = (empty_52 == 1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.44ns)   --->   "%select_ln351_9 = select i1 %icmp_ln351, i32 %p_read_14, i32 %p_read_15" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 65 'select' 'select_ln351_9' <Predicate = (empty_52 == 1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.44ns)   --->   "%select_ln351_10 = select i1 %icmp_ln351, i32 %p_read_12, i32 %p_read_13" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 66 'select' 'select_ln351_10' <Predicate = (empty_52 == 1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.44ns)   --->   "%select_ln351_11 = select i1 %icmp_ln351, i32 %p_read_10, i32 %p_read_11" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 67 'select' 'select_ln351_11' <Predicate = (empty_52 == 1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.52ns)   --->   "%br_ln351 = br void %new.latch." [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 68 'br' 'br_ln351' <Predicate = (empty_52 == 1)> <Delay = 0.52>
ST_1 : Operation 69 [1/1] (0.44ns)   --->   "%select_ln351_4 = select i1 %icmp_ln351, i32 %p_read_32, i32 %p_read32" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 69 'select' 'select_ln351_4' <Predicate = (empty_52 == 3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.44ns)   --->   "%select_ln351_5 = select i1 %icmp_ln351, i32 %p_read_30, i32 %p_read_31" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 70 'select' 'select_ln351_5' <Predicate = (empty_52 == 3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.44ns)   --->   "%select_ln351_6 = select i1 %icmp_ln351, i32 %p_read_28, i32 %p_read_29" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 71 'select' 'select_ln351_6' <Predicate = (empty_52 == 3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.44ns)   --->   "%select_ln351_7 = select i1 %icmp_ln351, i32 %p_read_26, i32 %p_read_27" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 72 'select' 'select_ln351_7' <Predicate = (empty_52 == 3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.52ns)   --->   "%br_ln351 = br void %new.latch." [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 73 'br' 'br_ln351' <Predicate = (empty_52 == 3)> <Delay = 0.52>
ST_1 : Operation 74 [1/1] (0.44ns)   --->   "%select_ln351 = select i1 %icmp_ln351, i32 %p_read_8, i32 %p_read_9" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 74 'select' 'select_ln351' <Predicate = (empty_52 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.44ns)   --->   "%select_ln351_1 = select i1 %icmp_ln351, i32 %p_read_6, i32 %p_read_7" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 75 'select' 'select_ln351_1' <Predicate = (empty_52 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.44ns)   --->   "%select_ln351_2 = select i1 %icmp_ln351, i32 %p_read_4, i32 %p_read_5" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 76 'select' 'select_ln351_2' <Predicate = (empty_52 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.44ns)   --->   "%select_ln351_3 = select i1 %icmp_ln351, i32 %p_read_2, i32 %p_read_3" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 77 'select' 'select_ln351_3' <Predicate = (empty_52 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.52ns)   --->   "%br_ln351 = br void %new.latch." [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 78 'br' 'br_ln351' <Predicate = (empty_52 == 0)> <Delay = 0.52>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty = phi i32 %select_ln351_6, void, i32 %select_ln351_14, void, i32 %select_ln351_10, void, i32 %select_ln351_2, void" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 79 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty_49 = phi i32 %select_ln351_4, void, i32 %select_ln351_12, void, i32 %select_ln351_8, void, i32 %select_ln351, void" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 80 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty_50 = phi i32 %select_ln351_5, void, i32 %select_ln351_13, void, i32 %select_ln351_9, void, i32 %select_ln351_1, void" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 81 'phi' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%empty_51 = phi i32 %select_ln351_7, void, i32 %select_ln351_15, void, i32 %select_ln351_11, void, i32 %select_ln351_3, void" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 82 'phi' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln353 = bitcast i32 %empty_49" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 83 'bitcast' 'bitcast_ln353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln353_1 = bitcast i32 %empty_50" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 84 'bitcast' 'bitcast_ln353_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln353_2 = bitcast i32 %empty" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 85 'bitcast' 'bitcast_ln353_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln353_3 = bitcast i32 %empty_51" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 86 'bitcast' 'bitcast_ln353_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln353_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln353_3, i32 %bitcast_ln353_2, i32 %bitcast_ln353_1, i32 %bitcast_ln353" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 87 'bitconcatenate' 'or_ln353_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.54ns)   --->   "%group = add i2 %select_ln337, i2 1" [src/awq_macro.cpp:338->src/awq_macro.cpp:337]   --->   Operation 88 'add' 'group' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.54ns)   --->   "%icmp_ln338 = icmp_eq  i2 %group, i2 2" [src/awq_macro.cpp:338->src/awq_macro.cpp:337]   --->   Operation 89 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%add_ln337 = add i3 %ch, i3 1" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 90 'add' 'add_ln337' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.67ns)   --->   "%icmp_ln337 = icmp_eq  i3 %indvar_flatten2_load, i3 7" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 91 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln337 = store i3 %add_ln337, i3 %add_ln3377" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 92 'store' 'store_ln337' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln338 = store i2 %group, i2 %group4" [src/awq_macro.cpp:338->src/awq_macro.cpp:337]   --->   Operation 93 'store' 'store_ln338' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln337 = store i3 %ch, i3 %ch3" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 94 'store' 'store_ln337' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln337 = store i3 %add_ln337_1, i3 %indvar_flatten2" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 95 'store' 'store_ln337' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %icmp_ln337, void %for.inc87.i, void %Loop_VITIS_LOOP_337_3_proc.exit" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 96 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln353 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %out_r, i128 %or_ln353_8" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 97 'write' 'write_ln353' <Predicate = (icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%ret_ln337 = ret" [src/awq_macro.cpp:337]   --->   Operation 98 'ret' 'ret_ln337' <Predicate = (icmp_ln337)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.799ns
The critical path consists of the following:
	wire read operation ('p_read_4') on port 'p_read29' [40]  (1.825 ns)
	'select' operation 32 bit ('select_ln351_2', src/awq_macro.cpp:351->src/awq_macro.cpp:337) [111]  (0.449 ns)
	multiplexor before 'phi' operation 32 bit ('empty', src/awq_macro.cpp:351->src/awq_macro.cpp:337) with incoming values : ('select_ln351_14', src/awq_macro.cpp:351->src/awq_macro.cpp:337) ('select_ln351_10', src/awq_macro.cpp:351->src/awq_macro.cpp:337) ('select_ln351_6', src/awq_macro.cpp:351->src/awq_macro.cpp:337) ('select_ln351_2', src/awq_macro.cpp:351->src/awq_macro.cpp:337) [115]  (0.525 ns)
	'phi' operation 32 bit ('empty', src/awq_macro.cpp:351->src/awq_macro.cpp:337) with incoming values : ('select_ln351_14', src/awq_macro.cpp:351->src/awq_macro.cpp:337) ('select_ln351_10', src/awq_macro.cpp:351->src/awq_macro.cpp:337) ('select_ln351_6', src/awq_macro.cpp:351->src/awq_macro.cpp:337) ('select_ln351_2', src/awq_macro.cpp:351->src/awq_macro.cpp:337) [115]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
