// Seed: 10898556
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wand id_2,
    output wire id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wor id_9,
    output tri id_10,
    output supply1 id_11,
    output tri1 id_12,
    input wire id_13,
    input tri1 id_14,
    output uwire id_15,
    output wand id_16,
    output tri1 id_17,
    output uwire id_18,
    output wire id_19,
    input tri1 id_20,
    input wand id_21,
    input tri id_22,
    output wand id_23
);
  reg id_25, id_26;
  always id_25 <= 1'd0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri1 id_3,
    output uwire id_4,
    output uwire id_5,
    input tri id_6
    , id_38,
    input wand id_7,
    output uwire id_8,
    output wire id_9,
    input wand id_10,
    input supply1 id_11,
    output supply1 id_12,
    output supply1 id_13,
    input wand id_14,
    input tri0 id_15,
    output tri1 id_16,
    input wire id_17,
    input wire id_18,
    input uwire id_19,
    output uwire id_20,
    input wand id_21,
    input supply1 id_22,
    input supply1 id_23,
    input tri id_24,
    input uwire id_25,
    input tri0 id_26,
    output wire id_27,
    output tri1 id_28,
    input uwire id_29,
    input tri1 id_30,
    input supply0 id_31,
    input wire id_32,
    output wor id_33,
    input tri0 id_34,
    input wand id_35,
    input supply0 id_36
);
  module_0(
      id_5,
      id_2,
      id_17,
      id_8,
      id_10,
      id_28,
      id_23,
      id_9,
      id_15,
      id_35,
      id_16,
      id_20,
      id_33,
      id_1,
      id_29,
      id_5,
      id_13,
      id_12,
      id_8,
      id_33,
      id_24,
      id_0,
      id_1,
      id_5
  );
endmodule
