============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:44:10 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         352 10645.480 612028.831 622674.311 
  TOP                        352 10645.480 589563.971 600209.451 
    stoch2bin                124  4882.204 244334.636 249216.840 
      inc_add_23_27_1         24  1139.142  15085.694  16224.835 
    genblk1[2].genblk1.sng    76  1923.857 105574.106 107497.963 
      ctr                     43  1697.480  90339.980  92037.460 
    genblk1[0].genblk1.sng    75  1904.103 115254.490 117158.593 
      ctr                     42  1677.726  99617.892 101295.618 
    genblk1[1].genblk1.sng    75  1904.103 116411.983 118316.086 
      ctr                     42  1677.726 100692.912 102370.638 

