{"blackbox_models": ["/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/tmp/02f88c631a2944e38a2891882c5056cb.bb.v"], "libs_synth": ["/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/tmp/e532051022ff42d786459737cc80f465.lib"]}