#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jun 13 12:44:10 2025
# Process ID         : 22540
# Current directory  : C:/Users/mulla/Documents/thesis/hardware/kalman_vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent29656 C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.xpr
# Log file           : C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/vivado.log
# Journal file       : C:/Users/mulla/Documents/thesis/hardware/kalman_vivado\vivado.jou
# Running On         : Laptop45877481
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1355U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 16876 MB
# Total Virtual      : 33753 MB
# Available Virtual  : 15021 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd}
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets fir_compiler_0_M_AXIS_DATA] [get_bd_cells fir_compiler_0]
connect_bd_intf_net [get_bd_intf_pins KF_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins KF_0/S01_AXIS]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
create_dataflow_design
write_schematic C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/schematic.sch
current_design synth_1
current_design dfvnl_16_synth_1
current_design synth_1
report_utilization -name utilization_2
open_bd_design {C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_3
set_property strategy {Vivado Synthesis Defaults} [get_runs kf_bd_KF_0_0_synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs kf_bd_KF_0_0_synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING on [get_runs kf_bd_KF_0_0_synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.SHREG_MIN_SIZE 9 [get_runs kf_bd_KF_0_0_synth_1]
reset_run kf_bd_KF_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_4
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_power -name {power_1}
report_utilization -name utilization_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_project C:/Users/mulla/Documents/thesis/hardware/ip_repo/edit_KF_v1_0.xpr
ipx::open_ipxact_file C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 57 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:KF:1.0 [get_ips  kf_bd_KF_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips kf_bd_KF_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
catch { config_ip_cache -export [get_ips -all kf_bd_KF_0_0] }
catch { config_ip_cache -export [get_ips -all kf_bd_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all kf_bd_smartconnect_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
launch_runs kf_bd_KF_0_0_synth_1 -jobs 6
wait_on_run kf_bd_KF_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/modelsim} {questa=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/questa} {riviera=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/riviera} {activehdl=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -directory C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files -ipstatic_source_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_utilization -name utilization_2
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
refresh_design
report_utilization -name utilization_1
report_utilization -name utilization_1
report_timing -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
open_bd_design {C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd}
open_bd_design {C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {20} [get_bd_cells processing_system7_0]
endgroup
reset_run kf_bd_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {30} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
reset_run kf_bd_processing_system7_0_0_synth_1
reset_run kf_bd_axi_iic_0_0_synth_1
reset_run kf_bd_axi_dma_0_1_synth_1
reset_run kf_bd_rst_ps7_0_50M_3_synth_1
reset_run kf_bd_smartconnect_1_0_synth_1
reset_run kf_bd_smartconnect_0_0_synth_1
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_utilization -name utilization_2
open_bd_design {C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd}
report_utilization -name utilization_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
report_power -name {power_1}
current_design dfvnl_16_synth_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
report_utilization -name utilization_2
report_utilization -file C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/utilization_report.txt -name utilization_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/timing_report.txt
