{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731375943948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731375943948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 09:45:43 2024 " "Processing started: Tue Nov 12 09:45:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731375943948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731375943948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment10 -c experiment10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment10 -c experiment10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731375943948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731375944063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment10 " "Found entity 1: experiment10" {  } { { "experiment10.bdf" "" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731375944078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731375944078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment10 " "Elaborating entity \"experiment10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731375944094 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7486 xorA1 " "Block or symbol \"7486\" of instance \"xorA1\" overlaps another block or symbol" {  } { { "experiment10.bdf" "" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { 120 648 712 160 "xorA1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1731375944094 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7486 xorA3 " "Block or symbol \"7486\" of instance \"xorA3\" overlaps another block or symbol" {  } { { "experiment10.bdf" "" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { 184 648 712 224 "xorA3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1731375944094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:all " "Elaborating entity \"74273\" for hierarchy \"74273:all\"" {  } { { "experiment10.bdf" "all" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { 136 1000 1120 328 "all" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731375944102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:all " "Elaborated megafunction instantiation \"74273:all\"" {  } { { "experiment10.bdf" "" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { 136 1000 1120 328 "all" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731375944102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:adder1 " "Elaborating entity \"74283\" for hierarchy \"74283:adder1\"" {  } { { "experiment10.bdf" "adder1" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { 104 752 856 280 "adder1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731375944110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:adder1 " "Elaborated megafunction instantiation \"74283:adder1\"" {  } { { "experiment10.bdf" "" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { 104 752 856 280 "adder1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731375944110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 74283:adder1\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"74283:adder1\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731375944117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74283:adder1\|f74283:sub 74283:adder1 " "Elaborated megafunction instantiation \"74283:adder1\|f74283:sub\", which is child of megafunction instantiation \"74283:adder1\"" {  } { { "74283.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "experiment10.bdf" "" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { 104 752 856 280 "adder1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731375944120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7486 7486:xorA1 " "Elaborating entity \"7486\" for hierarchy \"7486:xorA1\"" {  } { { "experiment10.bdf" "xorA1" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { 120 648 712 160 "xorA1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731375944127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7486:xorA1 " "Elaborated megafunction instantiation \"7486:xorA1\"" {  } { { "experiment10.bdf" "" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { 120 648 712 160 "xorA1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731375944127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:adder2 " "Elaborating entity \"74283\" for hierarchy \"74283:adder2\"" {  } { { "experiment10.bdf" "adder2" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { -104 752 856 72 "adder2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731375944127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:adder2 " "Elaborated megafunction instantiation \"74283:adder2\"" {  } { { "experiment10.bdf" "" { Schematic "F:/FPGA Tools/experiment10/experiment10.bdf" { { -104 752 856 72 "adder2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731375944130 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "22 " "Ignored 22 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "7 " "Ignored 7 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1731375944207 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "15 " "Ignored 15 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1731375944207 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1731375944207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731375944398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731375944518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731375944518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731375944524 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731375944524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731375944524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731375944524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731375944539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 09:45:44 2024 " "Processing ended: Tue Nov 12 09:45:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731375944539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731375944539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731375944539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731375944539 ""}
