<annotationInfo>
<annotationInfo>
<item  id="29" filename="cnniot/main.cpp" linenumber="16" name="select_ln16" contextFuncName="Axi_Transfer" moduleName="Axi_Transfer" rtlName="out_data_TDATA" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="3" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="310" name="p_Val2_s" contextFuncName="fp_struct" moduleName="__hls_fptosi_float_i" rtlName="p_Val2_s_fu_44_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="4" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="316" name="p_Result_s" contextFuncName="fp_struct" moduleName="__hls_fptosi_float_i" rtlName="p_Result_s_fu_48_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="5" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="317" name="tmp_V" contextFuncName="fp_struct" moduleName="__hls_fptosi_float_i" rtlName="tmp_V_fu_56_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="6" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="318" name="tmp_V_1" contextFuncName="fp_struct" moduleName="__hls_fptosi_float_i" rtlName="tmp_V_1_fu_66_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="7" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="15" name="mantissa_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="mantissa_V_fu_70_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="8" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="15" name="zext_ln682" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="zext_ln682_fu_80_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="9" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="zext_ln339" contextFuncName="expv" moduleName="__hls_fptosi_float_i" rtlName="zext_ln339_fu_84_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="10" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="add_ln339" contextFuncName="expv" moduleName="__hls_fptosi_float_i" rtlName="add_ln339_fu_88_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="11" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="isNeg" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="isNeg_fu_94_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="12" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="sub_ln1311" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="sub_ln1311_fu_102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="13" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="sext_ln1311" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="sext_ln1311_fu_108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="14" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="ush" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="ush_fu_112_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="15" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="sext_ln1311_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="sext_ln1311_1_fu_120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="16" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="sext_ln1311_2" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="sext_ln1311_2_fu_124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="17" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="zext_ln1287" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="zext_ln1287_fu_128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="18" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="r_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="r_V_fu_132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="66" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="19" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="r_V_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="r_V_1_fu_138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="243" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="20" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="21" name="tmp" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="tmp_fu_144_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="21" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="21" name="zext_ln662" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="zext_ln662_fu_152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="22" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="21" name="tmp_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="tmp_1_fu_156_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="23" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="18" name="p_Val2_5" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="p_Val2_5_fu_166_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="24" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="59" name="result_V_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="result_V_1_fu_174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
<item  id="25" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="59" name="p_Val2_6" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i" rtlName="ap_return" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="30" filename="cnniot/main.cpp" linenumber="40" name="Input" contextFuncName="cnn" moduleName="cnn" rtlName="Input_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="31" filename="cnniot/main.cpp" linenumber="40" name="Weight" contextFuncName="cnn" moduleName="cnn" rtlName="Weight_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="32" filename="cnniot/main.cpp" linenumber="40" name="Bias" contextFuncName="cnn" moduleName="cnn" rtlName="Bias_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="33" filename="cnniot/main.cpp" linenumber="42" name="Parameters" contextFuncName="cnn" moduleName="cnn" rtlName="Parameters_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="60" filename="cnniot/main.cpp" linenumber="46" name="icmp_ln46" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln46_fu_1095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="62" filename="cnniot/main.cpp" linenumber="46" name="idx" contextFuncName="cnn" moduleName="cnn" rtlName="idx_fu_1101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="65" filename="cnniot/main.cpp" linenumber="49" name="tmp_3" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="66" filename="cnniot/main.cpp" linenumber="49" name="zext_ln49" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln49_fu_1107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="72" filename="cnniot/main.cpp" linenumber="58" name="icmp_ln58" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln58_fu_1112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="88" filename="cnniot/main.cpp" linenumber="75" name="Precision" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="89" filename="cnniot/main.cpp" linenumber="77" name="icmp_ln77" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln77_fu_1118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="96" filename="cnniot/main.cpp" linenumber="79" name="zext_ln79" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln79_fu_1124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="97" filename="cnniot/main.cpp" linenumber="79" name="icmp_ln79" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln79_fu_1128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="98" filename="cnniot/main.cpp" linenumber="79" name="idx_1" contextFuncName="cnn" moduleName="cnn" rtlName="idx_1_fu_1133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="101" filename="cnniot/main.cpp" linenumber="81" name="tmp_5" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="102" filename="cnniot/main.cpp" linenumber="81" name="Temproray" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="103" filename="cnniot/main.cpp" linenumber="82" name="tmp_7" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fdiv_32ns_32ndEe_U20" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="104" filename="cnniot/main.cpp" linenumber="82" name="zext_ln82" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln82_fu_1139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="111" filename="cnniot/main.cpp" linenumber="85" name="icmp_ln85" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="114" filename="cnniot/main.cpp" linenumber="88" name="icmp_ln88" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="120" filename="cnniot/main.cpp" linenumber="90" name="zext_ln90" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln90_fu_1144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="121" filename="cnniot/main.cpp" linenumber="90" name="icmp_ln90" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln90_fu_1148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="122" filename="cnniot/main.cpp" linenumber="90" name="idx_2" contextFuncName="cnn" moduleName="cnn" rtlName="idx_2_fu_1153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="125" filename="cnniot/main.cpp" linenumber="93" name="tmp_9" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="126" filename="cnniot/main.cpp" linenumber="93" name="Temproray_1" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="127" filename="cnniot/main.cpp" linenumber="94" name="tmp_s" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fdiv_32ns_32ndEe_U20" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="128" filename="cnniot/main.cpp" linenumber="94" name="zext_ln94" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln94_fu_1167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="135" filename="cnniot/main.cpp" linenumber="99" name="mul_ln99" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln99_fu_1159_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="136" filename="cnniot/main.cpp" linenumber="99" name="mul_ln99_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln99_1_fu_1163_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="137" filename="cnniot/main.cpp" linenumber="99" name="mul_ln99_2" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln99_2_fu_1172_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="141" filename="cnniot/main.cpp" linenumber="99" name="zext_ln99" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln99_fu_1176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="142" filename="cnniot/main.cpp" linenumber="99" name="icmp_ln99" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln99_fu_1180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="143" filename="cnniot/main.cpp" linenumber="99" name="idx_3" contextFuncName="cnn" moduleName="cnn" rtlName="idx_3_fu_1185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="146" filename="cnniot/main.cpp" linenumber="102" name="tmp_2" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="147" filename="cnniot/main.cpp" linenumber="102" name="Temproray_2" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="148" filename="cnniot/main.cpp" linenumber="103" name="tmp_4" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fdiv_32ns_32ndEe_U20" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="149" filename="cnniot/main.cpp" linenumber="103" name="zext_ln103" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln103_fu_1216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="156" filename="cnniot/main.cpp" linenumber="108" name="sub_ln108" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1196_p0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="157" filename="cnniot/main.cpp" linenumber="108" name="sdiv_ln108" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sdiv_32ns_32sg8j_U23" latency="35" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="158" filename="cnniot/main.cpp" linenumber="108" name="H_Result" contextFuncName="cnn" moduleName="cnn" rtlName="H_Result_fu_1221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="159" filename="cnniot/main.cpp" linenumber="109" name="sub_ln109" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1205_p0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="160" filename="cnniot/main.cpp" linenumber="109" name="sdiv_ln109" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sdiv_32ns_32sg8j_U24" latency="35" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="161" filename="cnniot/main.cpp" linenumber="109" name="W_Result" contextFuncName="cnn" moduleName="cnn" rtlName="W_Result_fu_1227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="162" filename="cnniot/main.cpp" linenumber="112" name="mul_ln112" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln112_fu_1233_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="163" filename="cnniot/main.cpp" linenumber="112" name="mul_ln112_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln112_1_fu_1237_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="164" filename="cnniot/main.cpp" linenumber="112" name="Temproray_3" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="165" filename="cnniot/main.cpp" linenumber="113" name="tmp_6" contextFuncName="cnn" moduleName="cnn" rtlName="grp_p_hls_fptosi_float_i_fu_890" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="166" filename="cnniot/main.cpp" linenumber="113" name="empty_7" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="167" filename="cnniot/main.cpp" linenumber="114" name="empty_8" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="168" filename="cnniot/main.cpp" linenumber="115" name="empty_9" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="169" filename="cnniot/main.cpp" linenumber="145" name="icmp_ln145" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="170" filename="cnniot/main.cpp" linenumber="151" name="icmp_ln151" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln151_fu_1210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="171" filename="cnniot/main.cpp" linenumber="108" name="zext_ln108" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln108_fu_1247_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="172" filename="cnniot/main.cpp" linenumber="108" name="zext_ln108_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln108_fu_1247_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="173" filename="cnniot/main.cpp" linenumber="108" name="mul_ln108" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln108_fu_1247_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="174" filename="cnniot/main.cpp" linenumber="108" name="zext_ln108_2" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1259_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="175" filename="cnniot/main.cpp" linenumber="108" name="zext_ln108_3" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1259_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="176" filename="cnniot/main.cpp" linenumber="108" name="mul_ln108_1" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_mul_64ns_32nshbi_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="177" filename="cnniot/main.cpp" linenumber="125" name="icmp_ln125_1" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln125_1_fu_1265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="185" filename="cnniot/main.cpp" linenumber="123" name="zext_ln123_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln135_fu_1274_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="186" filename="cnniot/main.cpp" linenumber="135" name="mul_ln135" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln135_fu_1274_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="187" filename="cnniot/main.cpp" linenumber="125" name="zext_ln125" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln125_fu_1279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="188" filename="cnniot/main.cpp" linenumber="125" name="icmp_ln125" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln125_fu_1283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="189" filename="cnniot/main.cpp" linenumber="121" name="icmp_ln121" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln121_fu_1288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="190" filename="cnniot/main.cpp" linenumber="121" name="add_ln121" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln121_fu_1293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="96" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="193" filename="cnniot/main.cpp" linenumber="123" name="icmp_ln123" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln123_fu_1299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="194" filename="cnniot/main.cpp" linenumber="121" name="select_ln121" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln121_fu_1304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="195" filename="cnniot/main.cpp" linenumber="121" name="add_ln121_1" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln121_1_fu_1312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="196" filename="cnniot/main.cpp" linenumber="121" name="select_ln121_1" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln121_1_fu_1318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="197" filename="cnniot/main.cpp" linenumber="121" name="zext_ln121" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln121_fu_1326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="200" filename="cnniot/main.cpp" linenumber="121" name="zext_ln121_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln121_fu_1355_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="201" filename="cnniot/main.cpp" linenumber="121" name="mul_ln121" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln121_fu_1355_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="202" filename="cnniot/main.cpp" linenumber="121" name="select_ln121_2" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln121_2_fu_1360_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="203" filename="cnniot/main.cpp" linenumber="121" name="select_ln121_3" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln121_3_fu_1366_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="204" filename="cnniot/main.cpp" linenumber="121" name="select_ln121_4" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln121_4_fu_1331_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="205" filename="cnniot/main.cpp" linenumber="123" name="idx2_3" contextFuncName="cnn" moduleName="cnn" rtlName="idx2_3_fu_1338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="206" filename="cnniot/main.cpp" linenumber="123" name="zext_ln123" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln135_1_fu_1376_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="207" filename="cnniot/main.cpp" linenumber="135" name="mul_ln135_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln135_1_fu_1376_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="208" filename="cnniot/main.cpp" linenumber="123" name="select_ln123" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln123_fu_1381_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="209" filename="cnniot/main.cpp" linenumber="123" name="select_ln123_1" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln123_1_fu_1388_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="210" filename="cnniot/main.cpp" linenumber="123" name="zext_ln123_2" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln138_fu_1399_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="211" filename="cnniot/main.cpp" linenumber="123" name="select_ln123_2" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln123_2_fu_1344_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="214" filename="cnniot/main.cpp" linenumber="138" name="mul_ln138" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln138_fu_1399_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="219" filename="cnniot/main.cpp" linenumber="130" name="zext_ln130" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln130_fu_1404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="220" filename="cnniot/main.cpp" linenumber="130" name="icmp_ln130" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln130_fu_1408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="221" filename="cnniot/main.cpp" linenumber="130" name="k" contextFuncName="cnn" moduleName="cnn" rtlName="k_fu_1413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="224" filename="cnniot/main.cpp" linenumber="132" name="mul_ln132" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln132_fu_1419_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="225" filename="cnniot/main.cpp" linenumber="130" name="tmp32" contextFuncName="cnn" moduleName="cnn" rtlName="tmp32_fu_1425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="226" filename="cnniot/main.cpp" linenumber="68" name="tmp33" contextFuncName="cnn" moduleName="cnn" rtlName="tmp33_fu_1430_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="231" filename="cnniot/main.cpp" linenumber="133" name="zext_ln133" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln133_fu_1434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="232" filename="cnniot/main.cpp" linenumber="133" name="icmp_ln133" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln133_fu_1438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="233" filename="cnniot/main.cpp" linenumber="133" name="i" contextFuncName="cnn" moduleName="cnn" rtlName="i_fu_1443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="236" filename="cnniot/main.cpp" linenumber="135" name="add_ln135" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln135_fu_1449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="237" filename="cnniot/main.cpp" linenumber="135" name="add_ln135_1" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln135_1_fu_1454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="238" filename="cnniot/main.cpp" linenumber="135" name="R_Row" contextFuncName="cnn" moduleName="cnn" rtlName="R_Row_fu_1464_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="239" filename="cnniot/main.cpp" linenumber="68" name="tmp31" contextFuncName="cnn" moduleName="cnn" rtlName="tmp31_fu_1459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="240" filename="cnniot/main.cpp" linenumber="69" name="tmp34" contextFuncName="cnn" moduleName="cnn" rtlName="tmp34_fu_1468_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="245" filename="cnniot/main.cpp" linenumber="136" name="zext_ln136" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln136_fu_1472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="246" filename="cnniot/main.cpp" linenumber="136" name="icmp_ln136" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln136_fu_1476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="247" filename="cnniot/main.cpp" linenumber="136" name="j" contextFuncName="cnn" moduleName="cnn" rtlName="j_fu_1481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="250" filename="cnniot/main.cpp" linenumber="138" name="add_ln138" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln138_fu_1487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="251" filename="cnniot/main.cpp" linenumber="138" name="Index" contextFuncName="cnn" moduleName="cnn" rtlName="Index_fu_1492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="252" filename="cnniot/main.cpp" linenumber="140" name="sext_ln140" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln140_fu_1497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="255" filename="cnniot/main.cpp" linenumber="140" name="add_ln140" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln140_fu_1502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="256" filename="cnniot/main.cpp" linenumber="140" name="sext_ln140_1" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln140_1_fu_1507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="259" filename="cnniot/main.cpp" linenumber="140" name="tmp_15" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="260" filename="cnniot/main.cpp" linenumber="140" name="Convolve_value_6" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="269" filename="cnniot/main.cpp" linenumber="149" name="Convolve_value" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="275" filename="cnniot/main.cpp" linenumber="153" name="bitcast_ln153" contextFuncName="cnn" moduleName="cnn" rtlName="bitcast_ln153_fu_1512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="276" filename="cnniot/main.cpp" linenumber="153" name="tmp_10" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_10_fu_1516_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="277" filename="cnniot/main.cpp" linenumber="153" name="trunc_ln153" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln153_fu_1526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="278" filename="cnniot/main.cpp" linenumber="153" name="icmp_ln153" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln153_fu_1530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="279" filename="cnniot/main.cpp" linenumber="153" name="icmp_ln153_1" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln153_1_fu_1536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="280" filename="cnniot/main.cpp" linenumber="153" name="or_ln153" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln153_fu_1542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="281" filename="cnniot/main.cpp" linenumber="153" name="tmp_13" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fcmp_32ns_32nfYi_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="282" filename="cnniot/main.cpp" linenumber="153" name="and_ln153" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln153_fu_1548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="283" filename="cnniot/main.cpp" linenumber="153" name="select_ln153" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln153_fu_1554_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="287" filename="cnniot/main.cpp" linenumber="155" name="Convolve_value_4" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="288" filename="cnniot/main.cpp" linenumber="156" name="tmp_14" contextFuncName="cnn" moduleName="cnn" rtlName="grp_p_hls_fptosi_float_i_fu_890" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="289" filename="cnniot/main.cpp" linenumber="156" name="empty_10" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="291" filename="cnniot/main.cpp" linenumber="125" name="add_ln125" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln125_fu_1562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="292" filename="cnniot/main.cpp" linenumber="125" name="select_ln125" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln125_fu_1568_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="293" filename="cnniot/main.cpp" linenumber="125" name="idx3" contextFuncName="cnn" moduleName="cnn" rtlName="idx3_fu_1575_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="294" filename="cnniot/main.cpp" linenumber="123" name="add_ln123_1" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln123_1_fu_1582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="295" filename="cnniot/main.cpp" linenumber="123" name="select_ln123_3" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln123_3_fu_1588_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="300" filename="cnniot/main.cpp" linenumber="168" name="icmp_ln168" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="313" filename="cnniot/main.cpp" linenumber="186" name="icmp_ln186" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="320" filename="cnniot/main.cpp" linenumber="188" name="zext_ln188" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln188_fu_1595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="321" filename="cnniot/main.cpp" linenumber="188" name="icmp_ln188" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln188_fu_1599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="322" filename="cnniot/main.cpp" linenumber="188" name="idx_4" contextFuncName="cnn" moduleName="cnn" rtlName="idx_4_fu_1604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="325" filename="cnniot/main.cpp" linenumber="190" name="tmp_8" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="326" filename="cnniot/main.cpp" linenumber="190" name="Temproray_4" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="327" filename="cnniot/main.cpp" linenumber="191" name="zext_ln191" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln191_fu_1618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="334" filename="cnniot/main.cpp" linenumber="195" name="H_Result_1" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sdiv_32s_32s_ibs_U26" latency="35" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="335" filename="cnniot/main.cpp" linenumber="196" name="W_Result_1" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sdiv_32s_32s_ibs_U27" latency="35" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="336" filename="cnniot/main.cpp" linenumber="199" name="mul_ln199" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln199_fu_1623_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="337" filename="cnniot/main.cpp" linenumber="199" name="mul_ln199_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln199_1_fu_1627_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="338" filename="cnniot/main.cpp" linenumber="199" name="Temproray_5" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="339" filename="cnniot/main.cpp" linenumber="200" name="tmp_11" contextFuncName="cnn" moduleName="cnn" rtlName="grp_p_hls_fptosi_float_i_fu_890" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="340" filename="cnniot/main.cpp" linenumber="200" name="empty_12" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="341" filename="cnniot/main.cpp" linenumber="201" name="empty_13" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="342" filename="cnniot/main.cpp" linenumber="202" name="empty_14" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="343" filename="cnniot/main.cpp" linenumber="218" name="icmp_ln218" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="344" filename="cnniot/main.cpp" linenumber="232" name="icmp_ln232" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="345" filename="cnniot/main.cpp" linenumber="243" name="mul_ln243" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln243_fu_1632_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="346" filename="cnniot/main.cpp" linenumber="243" name="tmp_12" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="347" filename="cnniot/main.cpp" linenumber="245" name="icmp_ln245" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="348" filename="cnniot/main.cpp" linenumber="195" name="zext_ln195" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln195_fu_1642_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="349" filename="cnniot/main.cpp" linenumber="195" name="zext_ln195_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln195_fu_1642_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="350" filename="cnniot/main.cpp" linenumber="195" name="mul_ln195" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln195_fu_1642_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="351" filename="cnniot/main.cpp" linenumber="195" name="zext_ln195_2" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1655_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="352" filename="cnniot/main.cpp" linenumber="195" name="zext_ln195_3" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1655_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="353" filename="cnniot/main.cpp" linenumber="195" name="mul_ln195_1" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_mul_64ns_32nshbi_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="354" filename="cnniot/main.cpp" linenumber="209" name="icmp_ln209_1" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln209_1_fu_1661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="362" filename="cnniot/main.cpp" linenumber="205" name="zext_ln205_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_1_fu_1670_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="363" filename="cnniot/main.cpp" linenumber="222" name="mul_ln222_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_1_fu_1670_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="364" filename="cnniot/main.cpp" linenumber="227" name="mul_ln227" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln227_fu_1699_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="365" filename="cnniot/main.cpp" linenumber="207" name="zext_ln207_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_fu_1679_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="366" filename="cnniot/main.cpp" linenumber="222" name="mul_ln222" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_fu_1679_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="367" filename="cnniot/main.cpp" linenumber="222" name="add_ln222" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln222_fu_1695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="368" filename="cnniot/main.cpp" linenumber="222" name="mul_ln222_3" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_3_fu_1703_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="369" filename="cnniot/main.cpp" linenumber="209" name="zext_ln209" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln209_fu_1707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="370" filename="cnniot/main.cpp" linenumber="209" name="icmp_ln209" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln209_fu_1711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="371" filename="cnniot/main.cpp" linenumber="205" name="icmp_ln205" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln205_fu_1684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="372" filename="cnniot/main.cpp" linenumber="205" name="add_ln205" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln205_fu_1689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="96" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="375" filename="cnniot/main.cpp" linenumber="205" name="add_ln205_1" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln205_1_fu_1716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="376" filename="cnniot/main.cpp" linenumber="205" name="zext_ln205" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_4_fu_1773_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="377" filename="cnniot/main.cpp" linenumber="207" name="icmp_ln207" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln207_fu_1722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="378" filename="cnniot/main.cpp" linenumber="205" name="select_ln205" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln205_fu_1727_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="379" filename="cnniot/main.cpp" linenumber="222" name="mul_ln222_4" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_4_fu_1773_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="380" filename="cnniot/main.cpp" linenumber="205" name="select_ln205_1" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln205_1_fu_1786_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="381" filename="cnniot/main.cpp" linenumber="227" name="mul_ln227_2" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln227_2_fu_1808_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="382" filename="cnniot/main.cpp" linenumber="205" name="select_ln205_2" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln205_2_fu_1839_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="383" filename="cnniot/main.cpp" linenumber="205" name="select_ln205_3" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln205_3_fu_1791_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="384" filename="cnniot/main.cpp" linenumber="205" name="select_ln205_4" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln205_4_fu_1844_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="385" filename="cnniot/main.cpp" linenumber="205" name="select_ln205_5" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln205_5_fu_1812_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="386" filename="cnniot/main.cpp" linenumber="205" name="select_ln205_6" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln205_6_fu_1735_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="387" filename="cnniot/main.cpp" linenumber="205" name="select_ln205_7" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln205_7_fu_1742_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="388" filename="cnniot/main.cpp" linenumber="207" name="idx2_4" contextFuncName="cnn" moduleName="cnn" rtlName="idx2_4_fu_1750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="389" filename="cnniot/main.cpp" linenumber="207" name="zext_ln207" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_5_fu_1781_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="390" filename="cnniot/main.cpp" linenumber="222" name="mul_ln222_5" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_5_fu_1781_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="391" filename="cnniot/main.cpp" linenumber="207" name="select_ln207" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln207_fu_1797_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="392" filename="cnniot/main.cpp" linenumber="222" name="add_ln222_2" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln222_2_fu_1803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="393" filename="cnniot/main.cpp" linenumber="222" name="mul_ln222_6" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_6_fu_1819_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="394" filename="cnniot/main.cpp" linenumber="207" name="select_ln207_1" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln207_1_fu_1849_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="395" filename="cnniot/main.cpp" linenumber="207" name="select_ln207_2" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln207_2_fu_1823_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="396" filename="cnniot/main.cpp" linenumber="207" name="zext_ln207_2" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_2_fu_1834_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="397" filename="cnniot/main.cpp" linenumber="207" name="select_ln207_3" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln207_3_fu_1756_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="400" filename="cnniot/main.cpp" linenumber="222" name="mul_ln222_2" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln222_2_fu_1834_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="401" filename="cnniot/main.cpp" linenumber="222" name="add_ln222_1" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln222_1_fu_1855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="402" filename="cnniot/main.cpp" linenumber="222" name="sext_ln222" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln222_fu_1860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="409" filename="cnniot/main.cpp" linenumber="213" name="zext_ln213" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln213_fu_1865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="410" filename="cnniot/main.cpp" linenumber="213" name="icmp_ln213" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln213_fu_1869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="411" filename="cnniot/main.cpp" linenumber="213" name="k_1" contextFuncName="cnn" moduleName="cnn" rtlName="k_1_fu_1874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="414" filename="cnniot/main.cpp" linenumber="227" name="add_ln227" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln227_fu_1880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="415" filename="cnniot/main.cpp" linenumber="227" name="mul_ln227_1" contextFuncName="cnn" moduleName="cnn" rtlName="mul_ln227_1_fu_1885_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="416" filename="cnniot/main.cpp" linenumber="227" name="add_ln227_1" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln227_1_fu_1889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="417" filename="cnniot/main.cpp" linenumber="227" name="add_ln227_2" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln227_2_fu_1893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="422" filename="cnniot/main.cpp" linenumber="215" name="zext_ln215" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln215_fu_1898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="423" filename="cnniot/main.cpp" linenumber="215" name="icmp_ln215" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln215_fu_1903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="424" filename="cnniot/main.cpp" linenumber="215" name="i_1" contextFuncName="cnn" moduleName="cnn" rtlName="i_1_fu_1908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="429" filename="cnniot/main.cpp" linenumber="220" name="or_ln220" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln220_fu_1914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="430" filename="cnniot/main.cpp" linenumber="220" name="icmp_ln220" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln220_fu_1920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="433" filename="cnniot/main.cpp" linenumber="227" name="add_ln227_3" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="434" filename="cnniot/main.cpp" linenumber="227" name="sext_ln227" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln227_fu_1926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="437" filename="cnniot/main.cpp" linenumber="228" name="bitcast_ln228" contextFuncName="cnn" moduleName="cnn" rtlName="bitcast_ln228_fu_1931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="438" filename="cnniot/main.cpp" linenumber="228" name="tmp_27" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_27_fu_1935_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="439" filename="cnniot/main.cpp" linenumber="228" name="trunc_ln228" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln228_fu_1945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="440" filename="cnniot/main.cpp" linenumber="228" name="bitcast_ln228_1" contextFuncName="cnn" moduleName="cnn" rtlName="bitcast_ln228_1_fu_1949_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="441" filename="cnniot/main.cpp" linenumber="228" name="tmp_28" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_28_fu_1953_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="442" filename="cnniot/main.cpp" linenumber="228" name="trunc_ln228_1" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln228_1_fu_1963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="443" filename="cnniot/main.cpp" linenumber="228" name="icmp_ln228" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln228_fu_1967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="444" filename="cnniot/main.cpp" linenumber="228" name="icmp_ln228_1" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln228_1_fu_1973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="445" filename="cnniot/main.cpp" linenumber="228" name="or_ln228" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln228_fu_1979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="446" filename="cnniot/main.cpp" linenumber="228" name="icmp_ln228_2" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln228_2_fu_1985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="447" filename="cnniot/main.cpp" linenumber="228" name="icmp_ln228_3" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln228_3_fu_1991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="448" filename="cnniot/main.cpp" linenumber="228" name="or_ln228_1" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln228_1_fu_1997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="449" filename="cnniot/main.cpp" linenumber="228" name="and_ln228" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln228_fu_2003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="450" filename="cnniot/main.cpp" linenumber="228" name="tmp_29" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fcmp_32ns_32nfYi_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="451" filename="cnniot/main.cpp" linenumber="228" name="and_ln228_1" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln228_1_fu_2009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="452" filename="cnniot/main.cpp" linenumber="228" name="Pool_Value_5" contextFuncName="cnn" moduleName="cnn" rtlName="Pool_Value_5_fu_2015_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="458" filename="cnniot/main.cpp" linenumber="234" name="or_ln234" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln234_fu_2023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="459" filename="cnniot/main.cpp" linenumber="234" name="icmp_ln234" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln234_fu_2029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="462" filename="cnniot/main.cpp" linenumber="236" name="add_ln236" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="463" filename="cnniot/main.cpp" linenumber="236" name="sext_ln236" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln236_fu_2035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="466" filename="cnniot/main.cpp" linenumber="236" name="Pool_Value_6" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="476" filename="cnniot/main.cpp" linenumber="243" name="Pool_Value" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fdiv_32ns_32ndEe_U20" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="482" filename="cnniot/main.cpp" linenumber="247" name="bitcast_ln247" contextFuncName="cnn" moduleName="cnn" rtlName="bitcast_ln247_fu_2040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="483" filename="cnniot/main.cpp" linenumber="247" name="tmp_20" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_20_fu_2044_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="484" filename="cnniot/main.cpp" linenumber="247" name="trunc_ln247" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln247_fu_2054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="485" filename="cnniot/main.cpp" linenumber="247" name="icmp_ln247" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln247_fu_2058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="486" filename="cnniot/main.cpp" linenumber="247" name="icmp_ln247_1" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln247_1_fu_2064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="487" filename="cnniot/main.cpp" linenumber="247" name="or_ln247" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln247_fu_2070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="488" filename="cnniot/main.cpp" linenumber="247" name="tmp_23" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fcmp_32ns_32nfYi_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="489" filename="cnniot/main.cpp" linenumber="247" name="and_ln247" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln247_fu_2076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="490" filename="cnniot/main.cpp" linenumber="247" name="select_ln247" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln247_fu_2082_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="494" filename="cnniot/main.cpp" linenumber="249" name="tmp_19" contextFuncName="cnn" moduleName="cnn" rtlName="grp_p_hls_fptosi_float_i_fu_890" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="495" filename="cnniot/main.cpp" linenumber="249" name="empty_15" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="497" filename="cnniot/main.cpp" linenumber="209" name="add_ln209" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln209_fu_2090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="498" filename="cnniot/main.cpp" linenumber="209" name="select_ln209" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln209_fu_2096_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="499" filename="cnniot/main.cpp" linenumber="209" name="idx3_1" contextFuncName="cnn" moduleName="cnn" rtlName="idx3_1_fu_2103_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="500" filename="cnniot/main.cpp" linenumber="207" name="add_ln207_1" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln207_1_fu_2110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="501" filename="cnniot/main.cpp" linenumber="207" name="select_ln207_4" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln207_4_fu_2116_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="506" filename="cnniot/main.cpp" linenumber="258" name="icmp_ln258" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln258_fu_1764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="512" filename="cnniot/main.cpp" linenumber="265" name="Precision_1" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="515" filename="cnniot/main.cpp" linenumber="270" name="icmp_ln270" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="521" filename="cnniot/main.cpp" linenumber="272" name="zext_ln272" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln272_fu_2123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="522" filename="cnniot/main.cpp" linenumber="272" name="icmp_ln272" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln272_fu_2127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="523" filename="cnniot/main.cpp" linenumber="272" name="idx_5" contextFuncName="cnn" moduleName="cnn" rtlName="idx_5_fu_2133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="526" filename="cnniot/main.cpp" linenumber="274" name="tmp_16" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="527" filename="cnniot/main.cpp" linenumber="274" name="Temproray_6" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="528" filename="cnniot/main.cpp" linenumber="275" name="tmp_17" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fdiv_32ns_32ndEe_U20" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="529" filename="cnniot/main.cpp" linenumber="275" name="zext_ln275" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln275_fu_2139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="536" filename="cnniot/main.cpp" linenumber="280" name="icmp_ln280" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="543" filename="cnniot/main.cpp" linenumber="282" name="zext_ln282" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln282_fu_2144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="544" filename="cnniot/main.cpp" linenumber="282" name="icmp_ln282" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln282_fu_2148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="545" filename="cnniot/main.cpp" linenumber="282" name="idx_6" contextFuncName="cnn" moduleName="cnn" rtlName="idx_6_fu_2153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="548" filename="cnniot/main.cpp" linenumber="285" name="tmp_21" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="549" filename="cnniot/main.cpp" linenumber="285" name="Temproray_7" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="550" filename="cnniot/main.cpp" linenumber="286" name="tmp_22" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fdiv_32ns_32ndEe_U20" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="551" filename="cnniot/main.cpp" linenumber="286" name="zext_ln286" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln286_fu_2159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="558" filename="cnniot/main.cpp" linenumber="299" name="icmp_ln299" contextFuncName="cnn" moduleName="cnn" rtlName="grp_fu_1077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="563" filename="cnniot/main.cpp" linenumber="290" name="zext_ln290" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln290_fu_2164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="564" filename="cnniot/main.cpp" linenumber="290" name="icmp_ln290" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln290_fu_2168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="565" filename="cnniot/main.cpp" linenumber="290" name="idx_8" contextFuncName="cnn" moduleName="cnn" rtlName="idx_8_fu_2173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="572" filename="cnniot/main.cpp" linenumber="293" name="zext_ln293" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln293_fu_2179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="573" filename="cnniot/main.cpp" linenumber="293" name="icmp_ln293" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln293_fu_2183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="574" filename="cnniot/main.cpp" linenumber="293" name="idx2" contextFuncName="cnn" moduleName="cnn" rtlName="idx2_fu_2189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="577" filename="cnniot/main.cpp" linenumber="295" name="tmp_24" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="578" filename="cnniot/main.cpp" linenumber="295" name="Temproray_8" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_sitofp_32ns_3eOg_U21" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="579" filename="cnniot/main.cpp" linenumber="296" name="Temproray_9" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fdiv_32ns_32ndEe_U20" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="580" filename="cnniot/main.cpp" linenumber="297" name="zext_ln297" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln297_fu_2195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="583" filename="cnniot/main.cpp" linenumber="297" name="tmp_25" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="584" filename="cnniot/main.cpp" linenumber="297" name="Transfer_value" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="589" filename="cnniot/main.cpp" linenumber="301" name="bitcast_ln301" contextFuncName="cnn" moduleName="cnn" rtlName="bitcast_ln301_fu_2200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="590" filename="cnniot/main.cpp" linenumber="301" name="tmp_30" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_30_fu_2204_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="591" filename="cnniot/main.cpp" linenumber="301" name="trunc_ln301" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln301_fu_2214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="592" filename="cnniot/main.cpp" linenumber="301" name="icmp_ln301" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln301_fu_2218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="593" filename="cnniot/main.cpp" linenumber="301" name="icmp_ln301_1" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln301_1_fu_2224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="594" filename="cnniot/main.cpp" linenumber="301" name="or_ln301" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln301_fu_2230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="595" filename="cnniot/main.cpp" linenumber="301" name="tmp_31" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fcmp_32ns_32nfYi_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="596" filename="cnniot/main.cpp" linenumber="301" name="and_ln301" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln301_fu_2236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="597" filename="cnniot/main.cpp" linenumber="301" name="select_ln301" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln301_fu_2242_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="603" filename="cnniot/main.cpp" linenumber="305" name="zext_ln305" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln305_fu_2250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="606" filename="cnniot/main.cpp" linenumber="305" name="Transfer_value_1" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="610" filename="cnniot/main.cpp" linenumber="307" name="Transfer_value_4" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="611" filename="cnniot/main.cpp" linenumber="308" name="zext_ln308" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln308_fu_2255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="619" filename="cnniot/main.cpp" linenumber="310" name="zext_ln310" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln310_fu_2260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="620" filename="cnniot/main.cpp" linenumber="310" name="icmp_ln310" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln310_fu_2264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="621" filename="cnniot/main.cpp" linenumber="310" name="idx_7" contextFuncName="cnn" moduleName="cnn" rtlName="idx_7_fu_2269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="624" filename="cnniot/main.cpp" linenumber="312" name="zext_ln312" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln312_fu_2275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="627" filename="cnniot/main.cpp" linenumber="312" name="tmp_26" contextFuncName="cnn" moduleName="cnn" rtlName="grp_p_hls_fptosi_float_i_fu_890" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<item  id="628" filename="cnniot/main.cpp" linenumber="312" name="empty_17" contextFuncName="cnn" moduleName="cnn" rtlName="grp_Axi_Transfer_fu_896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_src\github_lab\GitHub_CNNIOT\repro_cnniot\cnniot_hls"><\/item>
<\/annotationInfo>
</annotationInfo>
