

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_15_11'
================================================================
* Date:           Sun Jun 23 03:37:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.471 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      203|      203|  1.015 us|  1.015 us|  203|  203|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      201|      201|         4|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mean, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln13 = store i7 0, i7 %k" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 13 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 17 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i7 %k_1, i7 100" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 18 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%add_ln15 = add i7 %k_1, i7 1" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 19 'add' 'add_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.body.i.split, void %for.inc.loopexit.exitStub" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 20 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %k_1" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 21 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.05ns)   --->   "%add_ln16 = add i14 %zext_ln15, i14 9900" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:16->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 22 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i14 %add_ln16" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 23 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 24 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%m = load i14 %mean_addr" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 25 'load' 'm' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr i32 %addr_out, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 26 'getelementptr' 'addr_out_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%addr_out_load = load i14 %addr_out_addr" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 27 'load' 'addr_out_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln13 = store i7 %add_ln15, i7 %k" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 28 'store' 'store_ln13' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 29 [1/2] (1.29ns)   --->   "%m = load i14 %mean_addr" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 29 'load' 'm' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%addr_out_load = load i14 %addr_out_addr" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 30 'load' 'addr_out_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %addr_out_load" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 31 'zext' 'zext_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln18" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 32 'getelementptr' 'data_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 33 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.29ns)   --->   "%data_load = load i14 %data_addr" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 34 'load' 'data_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 35 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln18" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 35 'icmp' 'addr_cmp' <Predicate = (!icmp_ln15)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln18 = store i64 %zext_ln18, i64 %reuse_addr_reg" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 36 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.46>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.47>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 37 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (1.29ns)   --->   "%data_load = load i14 %data_addr" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 38 'load' 'data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 39 [1/1] (0.28ns)   --->   "%temp = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %data_load" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 39 'select' 'temp' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.14ns)   --->   "%icmp_ln19 = icmp_sgt  i32 %temp, i32 0" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:19->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 40 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.14ns)   --->   "%z = sub i32 %temp, i32 %m" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:20->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 41 'sub' 'z' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.14ns)   --->   "%z_1 = add i32 %temp, i32 %m" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:22->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 42 'add' 'z_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.28ns)   --->   "%z_2 = select i1 %icmp_ln19, i32 %z, i32 %z_1" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:19->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 43 'select' 'z_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln19 = store i32 %z_2, i32 %reuse_reg" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:19->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 44 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 45 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 47 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln23 = store i32 %z_2, i14 %data_addr" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:23->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 48 'store' 'store_ln23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body.i" [HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28]   --->   Operation 49 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mean]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ addr_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg         (alloca           ) [ 01100]
reuse_reg              (alloca           ) [ 01110]
k                      (alloca           ) [ 01000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
store_ln13             (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
k_1                    (load             ) [ 00000]
icmp_ln15              (icmp             ) [ 01100]
add_ln15               (add              ) [ 00000]
br_ln15                (br               ) [ 00000]
zext_ln15              (zext             ) [ 00000]
add_ln16               (add              ) [ 00000]
zext_ln17              (zext             ) [ 00000]
mean_addr              (getelementptr    ) [ 00100]
addr_out_addr          (getelementptr    ) [ 00100]
store_ln13             (store            ) [ 00000]
m                      (load             ) [ 01010]
addr_out_load          (load             ) [ 00000]
zext_ln18              (zext             ) [ 00000]
data_addr              (getelementptr    ) [ 01111]
reuse_addr_reg_load    (load             ) [ 00000]
addr_cmp               (icmp             ) [ 01010]
store_ln18             (store            ) [ 00000]
reuse_reg_load         (load             ) [ 00000]
data_load              (load             ) [ 00000]
temp                   (select           ) [ 00000]
icmp_ln19              (icmp             ) [ 00000]
z                      (sub              ) [ 00000]
z_1                    (add              ) [ 00000]
z_2                    (select           ) [ 00101]
store_ln19             (store            ) [ 00000]
specpipeline_ln13      (specpipeline     ) [ 00000]
speclooptripcount_ln13 (speclooptripcount) [ 00000]
specloopname_ln15      (specloopname     ) [ 00000]
store_ln23             (store            ) [ 00000]
br_ln15                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mean">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="addr_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="reuse_addr_reg_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="k_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mean_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="14" slack="0"/>
<pin id="56" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="14" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="addr_out_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="14" slack="0"/>
<pin id="69" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_out_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_out_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="2"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="93" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_load/2 store_ln23/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln13_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="7" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_1_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln15_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="6" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln15_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln15_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln16_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="14" slack="0"/>
<pin id="132" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln17_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln13_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="7" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln18_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="reuse_addr_reg_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="addr_cmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln18_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="1"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="reuse_reg_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="temp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln19_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="z_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="z_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="z_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_2/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln19_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="reuse_addr_reg_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="211" class="1005" name="reuse_reg_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="218" class="1005" name="k_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="225" class="1005" name="icmp_ln15_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="229" class="1005" name="mean_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="1"/>
<pin id="231" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

<comp id="234" class="1005" name="addr_out_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="addr_out_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="m_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="245" class="1005" name="data_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="addr_cmp_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="256" class="1005" name="z_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="78" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="110" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="145"><net_src comp="119" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="72" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="146" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="85" pin="7"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="168" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="168" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="175" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="181" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="186" pin="2"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="40" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="214"><net_src comp="44" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="221"><net_src comp="48" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="228"><net_src comp="113" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="52" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="237"><net_src comp="65" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="242"><net_src comp="59" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="248"><net_src comp="78" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="254"><net_src comp="154" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="259"><net_src comp="191" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="85" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {4 }
 - Input state : 
	Port: bnn_Pipeline_VITIS_LOOP_15_11 : mean | {1 2 }
	Port: bnn_Pipeline_VITIS_LOOP_15_11 : addr_out | {1 2 }
	Port: bnn_Pipeline_VITIS_LOOP_15_11 : data | {2 3 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln0 : 1
		store_ln0 : 1
		k_1 : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		zext_ln15 : 2
		add_ln16 : 3
		zext_ln17 : 4
		mean_addr : 5
		m : 6
		addr_out_addr : 5
		addr_out_load : 6
		store_ln13 : 3
	State 2
		zext_ln18 : 1
		data_addr : 2
		data_load : 3
		addr_cmp : 2
		store_ln18 : 2
	State 3
		temp : 1
		icmp_ln19 : 2
		z : 2
		z_1 : 2
		z_2 : 3
		store_ln19 : 4
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          | icmp_ln15_fu_113 |    0    |    14   |
|   icmp   |  addr_cmp_fu_154 |    0    |    71   |
|          | icmp_ln19_fu_175 |    0    |    39   |
|----------|------------------|---------|---------|
|          |  add_ln15_fu_119 |    0    |    14   |
|    add   |  add_ln16_fu_129 |    0    |    21   |
|          |    z_1_fu_186    |    0    |    39   |
|----------|------------------|---------|---------|
|  select  |    temp_fu_168   |    0    |    32   |
|          |    z_2_fu_191    |    0    |    32   |
|----------|------------------|---------|---------|
|    sub   |     z_fu_181     |    0    |    39   |
|----------|------------------|---------|---------|
|          | zext_ln15_fu_125 |    0    |    0    |
|   zext   | zext_ln17_fu_135 |    0    |    0    |
|          | zext_ln18_fu_146 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |   301   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   addr_cmp_reg_251   |    1   |
| addr_out_addr_reg_234|   14   |
|   data_addr_reg_245  |   14   |
|   icmp_ln15_reg_225  |    1   |
|       k_reg_218      |    7   |
|       m_reg_239      |   32   |
|   mean_addr_reg_229  |   14   |
|reuse_addr_reg_reg_204|   64   |
|   reuse_reg_reg_211  |   32   |
|      z_2_reg_256     |   32   |
+----------------------+--------+
|         Total        |   211  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_72 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_85 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   301  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   211  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   211  |   328  |
+-----------+--------+--------+--------+
