Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2015_2/install/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 03d808c657f04c21886ac62c5c510ba2 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0 -L blk_mem_gen_v8_2 -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineMIPS_tb_behav xil_defaultlib.PipelineMIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package unisim.vcomponents
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.bht
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.bypath_ctr
Compiling module xil_defaultlib.ALU_Ctr
Compiling module xil_defaultlib.CPU_Ctr
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.bypath
Compiling module xil_defaultlib.bypath2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(32,2...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("z...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("zynq",32...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"zynq",0,3...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"zynq",0,32,32...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.allocate
Compiling module xil_defaultlib.wback
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.main_mem
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_tag
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="zynq...
Compiling module xil_defaultlib.cache_data
Compiling module xil_defaultlib.SimpleCache
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.PipelineMIPS
Compiling module xil_defaultlib.PipelineMIPS_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot PipelineMIPS_tb_behav
