--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.089 ns
From           : WRITE_REG
To             : REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4]
From Clock     : --
To Clock       : REG_CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.975 ns
From           : CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]
To             : C_in[1]
From Clock     : MICR_CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.110 ns
From           : Start
To             : CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]
From Clock     : --
To Clock       : CLK_DC
Failed Paths   : 0

Type           : Clock Setup: 'REG_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 76.80 MHz ( period = 13.020 ns )
From           : REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]
To             : REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]
From Clock     : REG_CLK
To Clock       : REG_CLK
Failed Paths   : 0

Type           : Clock Setup: 'MICR_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 132.24 MHz ( period = 7.562 ns )
From           : CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]
To             : REG:inst4|inst7
From Clock     : MICR_CLK
To Clock       : MICR_CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK_DC'
Slack          : N/A
Required Time  : None
Actual Time    : 256.02 MHz ( period = 3.906 ns )
From           : CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg2
To             : CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[4]
From Clock     : CLK_DC
To Clock       : CLK_DC
Failed Paths   : 0

Type           : Clock Setup: 'RAM_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 256.02 MHz ( period = 3.906 ns )
From           : RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg7
To             : RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg7
From Clock     : RAM_CLK
To Clock       : RAM_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

