// Seed: 3835115348
module module_0 #(
    parameter id_1 = 32'd10
) ();
  wire _id_1;
  wire [-1 'b0 : id_1] id_2;
  assign id_2 = id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd18,
    parameter id_5 = 32'd70
) (
    output supply0 id_0,
    output supply1 id_1,
    input tri1 _id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply0 _id_5,
    input tri id_6,
    input wor id_7,
    input wire id_8,
    output tri0 id_9,
    input tri1 id_10
);
  wire [id_2 : id_5] id_12;
  module_0 modCall_1 ();
endmodule
