
Homework_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061c4  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00017c44  080063a0  080063a0  000073a0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dfe4  0801dfe4  0001f79c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801dfe4  0801dfe4  0001efe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dfec  0801dfec  0001f79c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801dfec  0801dfec  0001efec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801dff0  0801dff0  0001eff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000079c  20000000  0801dff4  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008610  2000079c  0801e790  0001f79c  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20008dac  0801e790  0001fdac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f79c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b536  00000000  00000000  0001f7cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f03  00000000  00000000  0002ad02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000848  00000000  00000000  0002cc08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000635  00000000  00000000  0002d450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022fad  00000000  00000000  0002da85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc90  00000000  00000000  00050a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5258  00000000  00000000  0005c6c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0013191a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025dc  00000000  00000000  001319a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  00133f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000079c 	.word	0x2000079c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08006374 	.word	0x08006374

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200007a0 	.word	0x200007a0
 8000204:	08006374 	.word	0x08006374

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__aeabi_uldivmod>:
 8000a44:	b953      	cbnz	r3, 8000a5c <__aeabi_uldivmod+0x18>
 8000a46:	b94a      	cbnz	r2, 8000a5c <__aeabi_uldivmod+0x18>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	bf08      	it	eq
 8000a4c:	2800      	cmpeq	r0, #0
 8000a4e:	bf1c      	itt	ne
 8000a50:	f04f 31ff 	movne.w	r1, #4294967295
 8000a54:	f04f 30ff 	movne.w	r0, #4294967295
 8000a58:	f000 b988 	b.w	8000d6c <__aeabi_idiv0>
 8000a5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a64:	f000 f806 	bl	8000a74 <__udivmoddi4>
 8000a68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a70:	b004      	add	sp, #16
 8000a72:	4770      	bx	lr

08000a74 <__udivmoddi4>:
 8000a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a78:	9d08      	ldr	r5, [sp, #32]
 8000a7a:	468e      	mov	lr, r1
 8000a7c:	4604      	mov	r4, r0
 8000a7e:	4688      	mov	r8, r1
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d14a      	bne.n	8000b1a <__udivmoddi4+0xa6>
 8000a84:	428a      	cmp	r2, r1
 8000a86:	4617      	mov	r7, r2
 8000a88:	d962      	bls.n	8000b50 <__udivmoddi4+0xdc>
 8000a8a:	fab2 f682 	clz	r6, r2
 8000a8e:	b14e      	cbz	r6, 8000aa4 <__udivmoddi4+0x30>
 8000a90:	f1c6 0320 	rsb	r3, r6, #32
 8000a94:	fa01 f806 	lsl.w	r8, r1, r6
 8000a98:	fa20 f303 	lsr.w	r3, r0, r3
 8000a9c:	40b7      	lsls	r7, r6
 8000a9e:	ea43 0808 	orr.w	r8, r3, r8
 8000aa2:	40b4      	lsls	r4, r6
 8000aa4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000aa8:	fa1f fc87 	uxth.w	ip, r7
 8000aac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ab0:	0c23      	lsrs	r3, r4, #16
 8000ab2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ab6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aba:	fb01 f20c 	mul.w	r2, r1, ip
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	d909      	bls.n	8000ad6 <__udivmoddi4+0x62>
 8000ac2:	18fb      	adds	r3, r7, r3
 8000ac4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ac8:	f080 80ea 	bcs.w	8000ca0 <__udivmoddi4+0x22c>
 8000acc:	429a      	cmp	r2, r3
 8000ace:	f240 80e7 	bls.w	8000ca0 <__udivmoddi4+0x22c>
 8000ad2:	3902      	subs	r1, #2
 8000ad4:	443b      	add	r3, r7
 8000ad6:	1a9a      	subs	r2, r3, r2
 8000ad8:	b2a3      	uxth	r3, r4
 8000ada:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ade:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ae2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ae6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000aea:	459c      	cmp	ip, r3
 8000aec:	d909      	bls.n	8000b02 <__udivmoddi4+0x8e>
 8000aee:	18fb      	adds	r3, r7, r3
 8000af0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000af4:	f080 80d6 	bcs.w	8000ca4 <__udivmoddi4+0x230>
 8000af8:	459c      	cmp	ip, r3
 8000afa:	f240 80d3 	bls.w	8000ca4 <__udivmoddi4+0x230>
 8000afe:	443b      	add	r3, r7
 8000b00:	3802      	subs	r0, #2
 8000b02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b06:	eba3 030c 	sub.w	r3, r3, ip
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	b11d      	cbz	r5, 8000b16 <__udivmoddi4+0xa2>
 8000b0e:	40f3      	lsrs	r3, r6
 8000b10:	2200      	movs	r2, #0
 8000b12:	e9c5 3200 	strd	r3, r2, [r5]
 8000b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b1a:	428b      	cmp	r3, r1
 8000b1c:	d905      	bls.n	8000b2a <__udivmoddi4+0xb6>
 8000b1e:	b10d      	cbz	r5, 8000b24 <__udivmoddi4+0xb0>
 8000b20:	e9c5 0100 	strd	r0, r1, [r5]
 8000b24:	2100      	movs	r1, #0
 8000b26:	4608      	mov	r0, r1
 8000b28:	e7f5      	b.n	8000b16 <__udivmoddi4+0xa2>
 8000b2a:	fab3 f183 	clz	r1, r3
 8000b2e:	2900      	cmp	r1, #0
 8000b30:	d146      	bne.n	8000bc0 <__udivmoddi4+0x14c>
 8000b32:	4573      	cmp	r3, lr
 8000b34:	d302      	bcc.n	8000b3c <__udivmoddi4+0xc8>
 8000b36:	4282      	cmp	r2, r0
 8000b38:	f200 8105 	bhi.w	8000d46 <__udivmoddi4+0x2d2>
 8000b3c:	1a84      	subs	r4, r0, r2
 8000b3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b42:	2001      	movs	r0, #1
 8000b44:	4690      	mov	r8, r2
 8000b46:	2d00      	cmp	r5, #0
 8000b48:	d0e5      	beq.n	8000b16 <__udivmoddi4+0xa2>
 8000b4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000b4e:	e7e2      	b.n	8000b16 <__udivmoddi4+0xa2>
 8000b50:	2a00      	cmp	r2, #0
 8000b52:	f000 8090 	beq.w	8000c76 <__udivmoddi4+0x202>
 8000b56:	fab2 f682 	clz	r6, r2
 8000b5a:	2e00      	cmp	r6, #0
 8000b5c:	f040 80a4 	bne.w	8000ca8 <__udivmoddi4+0x234>
 8000b60:	1a8a      	subs	r2, r1, r2
 8000b62:	0c03      	lsrs	r3, r0, #16
 8000b64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b68:	b280      	uxth	r0, r0
 8000b6a:	b2bc      	uxth	r4, r7
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d907      	bls.n	8000b92 <__udivmoddi4+0x11e>
 8000b82:	18fb      	adds	r3, r7, r3
 8000b84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b88:	d202      	bcs.n	8000b90 <__udivmoddi4+0x11c>
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	f200 80e0 	bhi.w	8000d50 <__udivmoddi4+0x2dc>
 8000b90:	46c4      	mov	ip, r8
 8000b92:	1a9b      	subs	r3, r3, r2
 8000b94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ba0:	fb02 f404 	mul.w	r4, r2, r4
 8000ba4:	429c      	cmp	r4, r3
 8000ba6:	d907      	bls.n	8000bb8 <__udivmoddi4+0x144>
 8000ba8:	18fb      	adds	r3, r7, r3
 8000baa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x142>
 8000bb0:	429c      	cmp	r4, r3
 8000bb2:	f200 80ca 	bhi.w	8000d4a <__udivmoddi4+0x2d6>
 8000bb6:	4602      	mov	r2, r0
 8000bb8:	1b1b      	subs	r3, r3, r4
 8000bba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bbe:	e7a5      	b.n	8000b0c <__udivmoddi4+0x98>
 8000bc0:	f1c1 0620 	rsb	r6, r1, #32
 8000bc4:	408b      	lsls	r3, r1
 8000bc6:	fa22 f706 	lsr.w	r7, r2, r6
 8000bca:	431f      	orrs	r7, r3
 8000bcc:	fa0e f401 	lsl.w	r4, lr, r1
 8000bd0:	fa20 f306 	lsr.w	r3, r0, r6
 8000bd4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bd8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bdc:	4323      	orrs	r3, r4
 8000bde:	fa00 f801 	lsl.w	r8, r0, r1
 8000be2:	fa1f fc87 	uxth.w	ip, r7
 8000be6:	fbbe f0f9 	udiv	r0, lr, r9
 8000bea:	0c1c      	lsrs	r4, r3, #16
 8000bec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000bf0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000bf4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bf8:	45a6      	cmp	lr, r4
 8000bfa:	fa02 f201 	lsl.w	r2, r2, r1
 8000bfe:	d909      	bls.n	8000c14 <__udivmoddi4+0x1a0>
 8000c00:	193c      	adds	r4, r7, r4
 8000c02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c06:	f080 809c 	bcs.w	8000d42 <__udivmoddi4+0x2ce>
 8000c0a:	45a6      	cmp	lr, r4
 8000c0c:	f240 8099 	bls.w	8000d42 <__udivmoddi4+0x2ce>
 8000c10:	3802      	subs	r0, #2
 8000c12:	443c      	add	r4, r7
 8000c14:	eba4 040e 	sub.w	r4, r4, lr
 8000c18:	fa1f fe83 	uxth.w	lr, r3
 8000c1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c20:	fb09 4413 	mls	r4, r9, r3, r4
 8000c24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c2c:	45a4      	cmp	ip, r4
 8000c2e:	d908      	bls.n	8000c42 <__udivmoddi4+0x1ce>
 8000c30:	193c      	adds	r4, r7, r4
 8000c32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c36:	f080 8082 	bcs.w	8000d3e <__udivmoddi4+0x2ca>
 8000c3a:	45a4      	cmp	ip, r4
 8000c3c:	d97f      	bls.n	8000d3e <__udivmoddi4+0x2ca>
 8000c3e:	3b02      	subs	r3, #2
 8000c40:	443c      	add	r4, r7
 8000c42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c46:	eba4 040c 	sub.w	r4, r4, ip
 8000c4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c4e:	4564      	cmp	r4, ip
 8000c50:	4673      	mov	r3, lr
 8000c52:	46e1      	mov	r9, ip
 8000c54:	d362      	bcc.n	8000d1c <__udivmoddi4+0x2a8>
 8000c56:	d05f      	beq.n	8000d18 <__udivmoddi4+0x2a4>
 8000c58:	b15d      	cbz	r5, 8000c72 <__udivmoddi4+0x1fe>
 8000c5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000c5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000c62:	fa04 f606 	lsl.w	r6, r4, r6
 8000c66:	fa22 f301 	lsr.w	r3, r2, r1
 8000c6a:	431e      	orrs	r6, r3
 8000c6c:	40cc      	lsrs	r4, r1
 8000c6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000c72:	2100      	movs	r1, #0
 8000c74:	e74f      	b.n	8000b16 <__udivmoddi4+0xa2>
 8000c76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c7a:	0c01      	lsrs	r1, r0, #16
 8000c7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c80:	b280      	uxth	r0, r0
 8000c82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c86:	463b      	mov	r3, r7
 8000c88:	4638      	mov	r0, r7
 8000c8a:	463c      	mov	r4, r7
 8000c8c:	46b8      	mov	r8, r7
 8000c8e:	46be      	mov	lr, r7
 8000c90:	2620      	movs	r6, #32
 8000c92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c96:	eba2 0208 	sub.w	r2, r2, r8
 8000c9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c9e:	e766      	b.n	8000b6e <__udivmoddi4+0xfa>
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	e718      	b.n	8000ad6 <__udivmoddi4+0x62>
 8000ca4:	4610      	mov	r0, r2
 8000ca6:	e72c      	b.n	8000b02 <__udivmoddi4+0x8e>
 8000ca8:	f1c6 0220 	rsb	r2, r6, #32
 8000cac:	fa2e f302 	lsr.w	r3, lr, r2
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	40b1      	lsls	r1, r6
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cc2:	b2bc      	uxth	r4, r7
 8000cc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cc8:	0c11      	lsrs	r1, r2, #16
 8000cca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cce:	fb08 f904 	mul.w	r9, r8, r4
 8000cd2:	40b0      	lsls	r0, r6
 8000cd4:	4589      	cmp	r9, r1
 8000cd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cda:	b280      	uxth	r0, r0
 8000cdc:	d93e      	bls.n	8000d5c <__udivmoddi4+0x2e8>
 8000cde:	1879      	adds	r1, r7, r1
 8000ce0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ce4:	d201      	bcs.n	8000cea <__udivmoddi4+0x276>
 8000ce6:	4589      	cmp	r9, r1
 8000ce8:	d81f      	bhi.n	8000d2a <__udivmoddi4+0x2b6>
 8000cea:	eba1 0109 	sub.w	r1, r1, r9
 8000cee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cf2:	fb09 f804 	mul.w	r8, r9, r4
 8000cf6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cfa:	b292      	uxth	r2, r2
 8000cfc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d00:	4542      	cmp	r2, r8
 8000d02:	d229      	bcs.n	8000d58 <__udivmoddi4+0x2e4>
 8000d04:	18ba      	adds	r2, r7, r2
 8000d06:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d0a:	d2c4      	bcs.n	8000c96 <__udivmoddi4+0x222>
 8000d0c:	4542      	cmp	r2, r8
 8000d0e:	d2c2      	bcs.n	8000c96 <__udivmoddi4+0x222>
 8000d10:	f1a9 0102 	sub.w	r1, r9, #2
 8000d14:	443a      	add	r2, r7
 8000d16:	e7be      	b.n	8000c96 <__udivmoddi4+0x222>
 8000d18:	45f0      	cmp	r8, lr
 8000d1a:	d29d      	bcs.n	8000c58 <__udivmoddi4+0x1e4>
 8000d1c:	ebbe 0302 	subs.w	r3, lr, r2
 8000d20:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d24:	3801      	subs	r0, #1
 8000d26:	46e1      	mov	r9, ip
 8000d28:	e796      	b.n	8000c58 <__udivmoddi4+0x1e4>
 8000d2a:	eba7 0909 	sub.w	r9, r7, r9
 8000d2e:	4449      	add	r1, r9
 8000d30:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d34:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d38:	fb09 f804 	mul.w	r8, r9, r4
 8000d3c:	e7db      	b.n	8000cf6 <__udivmoddi4+0x282>
 8000d3e:	4673      	mov	r3, lr
 8000d40:	e77f      	b.n	8000c42 <__udivmoddi4+0x1ce>
 8000d42:	4650      	mov	r0, sl
 8000d44:	e766      	b.n	8000c14 <__udivmoddi4+0x1a0>
 8000d46:	4608      	mov	r0, r1
 8000d48:	e6fd      	b.n	8000b46 <__udivmoddi4+0xd2>
 8000d4a:	443b      	add	r3, r7
 8000d4c:	3a02      	subs	r2, #2
 8000d4e:	e733      	b.n	8000bb8 <__udivmoddi4+0x144>
 8000d50:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d54:	443b      	add	r3, r7
 8000d56:	e71c      	b.n	8000b92 <__udivmoddi4+0x11e>
 8000d58:	4649      	mov	r1, r9
 8000d5a:	e79c      	b.n	8000c96 <__udivmoddi4+0x222>
 8000d5c:	eba1 0109 	sub.w	r1, r1, r9
 8000d60:	46c4      	mov	ip, r8
 8000d62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d66:	fb09 f804 	mul.w	r8, r9, r4
 8000d6a:	e7c4      	b.n	8000cf6 <__udivmoddi4+0x282>

08000d6c <__aeabi_idiv0>:
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop

08000d70 <pure_fft>:
/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */

// FFT Handler

void pure_fft(float *real, float *imag, int n) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b096      	sub	sp, #88	@ 0x58
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
    // 1. Bit-reversal Permutation
    int j = 0;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	657b      	str	r3, [r7, #84]	@ 0x54
    for (int i = 0; i < n; i++) {
 8000d80:	2300      	movs	r3, #0
 8000d82:	653b      	str	r3, [r7, #80]	@ 0x50
 8000d84:	e04c      	b.n	8000e20 <pure_fft+0xb0>
        if (j > i) {
 8000d86:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000d88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	dd2b      	ble.n	8000de6 <pure_fft+0x76>
            // Swap Real
            float temp = real[j]; real[j] = real[i]; real[i] = temp;
 8000d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	68fa      	ldr	r2, [r7, #12]
 8000d94:	4413      	add	r3, r2
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	617b      	str	r3, [r7, #20]
 8000d9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	68fa      	ldr	r2, [r7, #12]
 8000da0:	441a      	add	r2, r3
 8000da2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	68f9      	ldr	r1, [r7, #12]
 8000da8:	440b      	add	r3, r1
 8000daa:	6812      	ldr	r2, [r2, #0]
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	4413      	add	r3, r2
 8000db6:	697a      	ldr	r2, [r7, #20]
 8000db8:	601a      	str	r2, [r3, #0]
            // Swap Imag
            temp = imag[j]; imag[j] = imag[i]; imag[i] = temp;
 8000dba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000dbc:	009b      	lsls	r3, r3, #2
 8000dbe:	68ba      	ldr	r2, [r7, #8]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	617b      	str	r3, [r7, #20]
 8000dc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	68ba      	ldr	r2, [r7, #8]
 8000dcc:	441a      	add	r2, r3
 8000dce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	68b9      	ldr	r1, [r7, #8]
 8000dd4:	440b      	add	r3, r1
 8000dd6:	6812      	ldr	r2, [r2, #0]
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	68ba      	ldr	r2, [r7, #8]
 8000de0:	4413      	add	r3, r2
 8000de2:	697a      	ldr	r2, [r7, #20]
 8000de4:	601a      	str	r2, [r3, #0]
        }
        int m = n / 2;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	0fda      	lsrs	r2, r3, #31
 8000dea:	4413      	add	r3, r2
 8000dec:	105b      	asrs	r3, r3, #1
 8000dee:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while (m >= 1 && j >= m) {
 8000df0:	e008      	b.n	8000e04 <pure_fft+0x94>
            j -= m;
 8000df2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000df4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	657b      	str	r3, [r7, #84]	@ 0x54
            m /= 2;
 8000dfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000dfc:	0fda      	lsrs	r2, r3, #31
 8000dfe:	4413      	add	r3, r2
 8000e00:	105b      	asrs	r3, r3, #1
 8000e02:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while (m >= 1 && j >= m) {
 8000e04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	dd03      	ble.n	8000e12 <pure_fft+0xa2>
 8000e0a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000e0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	daef      	bge.n	8000df2 <pure_fft+0x82>
        }
        j += m;
 8000e12:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000e14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e16:	4413      	add	r3, r2
 8000e18:	657b      	str	r3, [r7, #84]	@ 0x54
    for (int i = 0; i < n; i++) {
 8000e1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8000e20:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	dbae      	blt.n	8000d86 <pure_fft+0x16>
    }

    // 2. Danielson-Lanczos (Butterfly)
    for (int m = 1; m < n; m *= 2) { // Adım boyutu
 8000e28:	2301      	movs	r3, #1
 8000e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000e2c:	e0e3      	b.n	8000ff6 <pure_fft+0x286>
        float wm_r = cosf(M_PI / m); // W_m Real (Euler)
 8000e2e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000e30:	f7ff fb3c 	bl	80004ac <__aeabi_i2d>
 8000e34:	4602      	mov	r2, r0
 8000e36:	460b      	mov	r3, r1
 8000e38:	a175      	add	r1, pc, #468	@ (adr r1, 8001010 <pure_fft+0x2a0>)
 8000e3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000e3e:	f7ff fcc9 	bl	80007d4 <__aeabi_ddiv>
 8000e42:	4602      	mov	r2, r0
 8000e44:	460b      	mov	r3, r1
 8000e46:	4610      	mov	r0, r2
 8000e48:	4619      	mov	r1, r3
 8000e4a:	f7ff fdab 	bl	80009a4 <__aeabi_d2f>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	ee00 3a10 	vmov	s0, r3
 8000e54:	f004 facc 	bl	80053f0 <cosf>
 8000e58:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
        float wm_i = -sinf(M_PI / m); // W_m Imag (Euler)
 8000e5c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000e5e:	f7ff fb25 	bl	80004ac <__aeabi_i2d>
 8000e62:	4602      	mov	r2, r0
 8000e64:	460b      	mov	r3, r1
 8000e66:	a16a      	add	r1, pc, #424	@ (adr r1, 8001010 <pure_fft+0x2a0>)
 8000e68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000e6c:	f7ff fcb2 	bl	80007d4 <__aeabi_ddiv>
 8000e70:	4602      	mov	r2, r0
 8000e72:	460b      	mov	r3, r1
 8000e74:	4610      	mov	r0, r2
 8000e76:	4619      	mov	r1, r3
 8000e78:	f7ff fd94 	bl	80009a4 <__aeabi_d2f>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	ee00 3a10 	vmov	s0, r3
 8000e82:	f004 fb01 	bl	8005488 <sinf>
 8000e86:	eef0 7a40 	vmov.f32	s15, s0
 8000e8a:	eef1 7a67 	vneg.f32	s15, s15
 8000e8e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

        // Trigonometrik yineleme için
        float w_r = 1.0f;
 8000e92:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000e96:	647b      	str	r3, [r7, #68]	@ 0x44
        float w_i = 0.0f;
 8000e98:	f04f 0300 	mov.w	r3, #0
 8000e9c:	643b      	str	r3, [r7, #64]	@ 0x40

        for (int k = 0; k < m; k++) { // Kelebek işlemleri
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ea2:	e0a0      	b.n	8000fe6 <pure_fft+0x276>
            for (int i = k; i < n; i += 2 * m) {
 8000ea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ea8:	e074      	b.n	8000f94 <pure_fft+0x224>
                int j = i + m;
 8000eaa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000eac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000eae:	4413      	add	r3, r2
 8000eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
                // Karmaşık çarpma: t = w * data[j]
                float t_r = w_r * real[j] - w_i * imag[j];
 8000eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	4413      	add	r3, r2
 8000eba:	ed93 7a00 	vldr	s14, [r3]
 8000ebe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000ec2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	68ba      	ldr	r2, [r7, #8]
 8000ecc:	4413      	add	r3, r2
 8000ece:	edd3 6a00 	vldr	s13, [r3]
 8000ed2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000ed6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000eda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ede:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                float t_i = w_r * imag[j] + w_i * real[j];
 8000ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	68ba      	ldr	r2, [r7, #8]
 8000ee8:	4413      	add	r3, r2
 8000eea:	ed93 7a00 	vldr	s14, [r3]
 8000eee:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000ef2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	68fa      	ldr	r2, [r7, #12]
 8000efc:	4413      	add	r3, r2
 8000efe:	edd3 6a00 	vldr	s13, [r3]
 8000f02:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000f06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f0e:	edc7 7a08 	vstr	s15, [r7, #32]

                // Kelebek toplama/çıkarma
                float u_r = real[i];
 8000f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	4413      	add	r3, r2
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	61fb      	str	r3, [r7, #28]
                float u_i = imag[i];
 8000f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	4413      	add	r3, r2
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	61bb      	str	r3, [r7, #24]

                real[i] = u_r + t_r;
 8000f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	4413      	add	r3, r2
 8000f32:	ed97 7a07 	vldr	s14, [r7, #28]
 8000f36:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000f3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f3e:	edc3 7a00 	vstr	s15, [r3]
                imag[i] = u_i + t_i;
 8000f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	68ba      	ldr	r2, [r7, #8]
 8000f48:	4413      	add	r3, r2
 8000f4a:	ed97 7a06 	vldr	s14, [r7, #24]
 8000f4e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f56:	edc3 7a00 	vstr	s15, [r3]
                real[j] = u_r - t_r;
 8000f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	68fa      	ldr	r2, [r7, #12]
 8000f60:	4413      	add	r3, r2
 8000f62:	ed97 7a07 	vldr	s14, [r7, #28]
 8000f66:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000f6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f6e:	edc3 7a00 	vstr	s15, [r3]
                imag[j] = u_i - t_i;
 8000f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	4413      	add	r3, r2
 8000f7a:	ed97 7a06 	vldr	s14, [r7, #24]
 8000f7e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f86:	edc3 7a00 	vstr	s15, [r3]
            for (int i = k; i < n; i += 2 * m) {
 8000f8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000f90:	4413      	add	r3, r2
 8000f92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000f94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	db86      	blt.n	8000eaa <pure_fft+0x13a>
            }
            // W değerini güncelle: w = w * wm
            float temp_r = w_r * wm_r - w_i * wm_i;
 8000f9c:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000fa0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000fa4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fa8:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8000fac:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000fb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fb8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
            w_i = w_r * wm_i + w_i * wm_r;
 8000fbc:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000fc0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000fc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fc8:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8000fcc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000fd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fd8:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            w_r = temp_r;
 8000fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fde:	647b      	str	r3, [r7, #68]	@ 0x44
        for (int k = 0; k < m; k++) { // Kelebek işlemleri
 8000fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000fe6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000fe8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000fea:	429a      	cmp	r2, r3
 8000fec:	f6ff af5a 	blt.w	8000ea4 <pure_fft+0x134>
    for (int m = 1; m < n; m *= 2) { // Adım boyutu
 8000ff0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000ff6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	f6ff af17 	blt.w	8000e2e <pure_fft+0xbe>
        }
    }
}
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	3758      	adds	r7, #88	@ 0x58
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	f3af 8000 	nop.w
 8001010:	54442d18 	.word	0x54442d18
 8001014:	400921fb 	.word	0x400921fb

08001018 <Extract_Features_Pure>:

// --- 2. MFCC ÇIKARMA FONKSİYONU ---
void Extract_Features_Pure(float* input_audio, float* mfcc_output) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b08e      	sub	sp, #56	@ 0x38
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]

    // A. Pre-emphasis & Windowing
    float prev = input_audio[0] * 32768.0f;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	edd3 7a00 	vldr	s15, [r3]
 8001028:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8001238 <Extract_Features_Pure+0x220>
 800102c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001030:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    for (int i = 0; i < 1024; i++) {
 8001034:	2300      	movs	r3, #0
 8001036:	633b      	str	r3, [r7, #48]	@ 0x30
 8001038:	e039      	b.n	80010ae <Extract_Features_Pure+0x96>
        float current = input_audio[i] * 32768.0f;
 800103a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	edd3 7a00 	vldr	s15, [r3]
 8001046:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8001238 <Extract_Features_Pure+0x220>
 800104a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800104e:	edc7 7a03 	vstr	s15, [r7, #12]

        // Pre-emphasis
        float val = (i > 0) ? (current - 0.97f * prev) : current;
 8001052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001054:	2b00      	cmp	r3, #0
 8001056:	dd0a      	ble.n	800106e <Extract_Features_Pure+0x56>
 8001058:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800105c:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 800123c <Extract_Features_Pure+0x224>
 8001060:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001064:	ed97 7a03 	vldr	s14, [r7, #12]
 8001068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800106c:	e001      	b.n	8001072 <Extract_Features_Pure+0x5a>
 800106e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001072:	edc7 7a02 	vstr	s15, [r7, #8]
        prev = current;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	637b      	str	r3, [r7, #52]	@ 0x34

        // Windowing
        real_buf[i] = val * hamming_window[i];
 800107a:	4a71      	ldr	r2, [pc, #452]	@ (8001240 <Extract_Features_Pure+0x228>)
 800107c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4413      	add	r3, r2
 8001082:	ed93 7a00 	vldr	s14, [r3]
 8001086:	edd7 7a02 	vldr	s15, [r7, #8]
 800108a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108e:	4a6d      	ldr	r2, [pc, #436]	@ (8001244 <Extract_Features_Pure+0x22c>)
 8001090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	edc3 7a00 	vstr	s15, [r3]
        imag_buf[i] = 0.0f;
 800109a:	4a6b      	ldr	r2, [pc, #428]	@ (8001248 <Extract_Features_Pure+0x230>)
 800109c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	4413      	add	r3, r2
 80010a2:	f04f 0200 	mov.w	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 1024; i++) {
 80010a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010aa:	3301      	adds	r3, #1
 80010ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80010ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010b4:	dbc1      	blt.n	800103a <Extract_Features_Pure+0x22>
    }

    // B. FFT
    pure_fft(real_buf, imag_buf, 1024);
 80010b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ba:	4963      	ldr	r1, [pc, #396]	@ (8001248 <Extract_Features_Pure+0x230>)
 80010bc:	4861      	ldr	r0, [pc, #388]	@ (8001244 <Extract_Features_Pure+0x22c>)
 80010be:	f7ff fe57 	bl	8000d70 <pure_fft>

    // C. Power Spectrum (|Mag|^2 / N)
    for(int i=0; i < 513; i++) {
 80010c2:	2300      	movs	r3, #0
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010c6:	e02e      	b.n	8001126 <Extract_Features_Pure+0x10e>
        float mag_sq = (real_buf[i] * real_buf[i]) + (imag_buf[i] * imag_buf[i]);
 80010c8:	4a5e      	ldr	r2, [pc, #376]	@ (8001244 <Extract_Features_Pure+0x22c>)
 80010ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	4413      	add	r3, r2
 80010d0:	ed93 7a00 	vldr	s14, [r3]
 80010d4:	4a5b      	ldr	r2, [pc, #364]	@ (8001244 <Extract_Features_Pure+0x22c>)
 80010d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4413      	add	r3, r2
 80010dc:	edd3 7a00 	vldr	s15, [r3]
 80010e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010e4:	4a58      	ldr	r2, [pc, #352]	@ (8001248 <Extract_Features_Pure+0x230>)
 80010e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	4413      	add	r3, r2
 80010ec:	edd3 6a00 	vldr	s13, [r3]
 80010f0:	4a55      	ldr	r2, [pc, #340]	@ (8001248 <Extract_Features_Pure+0x230>)
 80010f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	4413      	add	r3, r2
 80010f8:	edd3 7a00 	vldr	s15, [r3]
 80010fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001100:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001104:	edc7 7a04 	vstr	s15, [r7, #16]
        real_buf[i] = mag_sq / 512.0f;
 8001108:	ed97 7a04 	vldr	s14, [r7, #16]
 800110c:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800124c <Extract_Features_Pure+0x234>
 8001110:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001114:	4a4b      	ldr	r2, [pc, #300]	@ (8001244 <Extract_Features_Pure+0x22c>)
 8001116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	4413      	add	r3, r2
 800111c:	edc3 7a00 	vstr	s15, [r3]
    for(int i=0; i < 513; i++) {
 8001120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001122:	3301      	adds	r3, #1
 8001124:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800112c:	ddcc      	ble.n	80010c8 <Extract_Features_Pure+0xb0>
    }

    // D. Mel Filterbank
    for (int i = 0; i < 20; i++) {
 800112e:	2300      	movs	r3, #0
 8001130:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001132:	e043      	b.n	80011bc <Extract_Features_Pure+0x1a4>
        float sum = 0.0f;
 8001134:	f04f 0300 	mov.w	r3, #0
 8001138:	627b      	str	r3, [r7, #36]	@ 0x24
        for (int j = 0; j < 513; j++) {
 800113a:	2300      	movs	r3, #0
 800113c:	623b      	str	r3, [r7, #32]
 800113e:	e01b      	b.n	8001178 <Extract_Features_Pure+0x160>
            sum += mel_filters[i * 513 + j] * real_buf[j];
 8001140:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001142:	4613      	mov	r3, r2
 8001144:	025b      	lsls	r3, r3, #9
 8001146:	441a      	add	r2, r3
 8001148:	6a3b      	ldr	r3, [r7, #32]
 800114a:	4413      	add	r3, r2
 800114c:	4a40      	ldr	r2, [pc, #256]	@ (8001250 <Extract_Features_Pure+0x238>)
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	ed93 7a00 	vldr	s14, [r3]
 8001156:	4a3b      	ldr	r2, [pc, #236]	@ (8001244 <Extract_Features_Pure+0x22c>)
 8001158:	6a3b      	ldr	r3, [r7, #32]
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	edd3 7a00 	vldr	s15, [r3]
 8001162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001166:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800116a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800116e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        for (int j = 0; j < 513; j++) {
 8001172:	6a3b      	ldr	r3, [r7, #32]
 8001174:	3301      	adds	r3, #1
 8001176:	623b      	str	r3, [r7, #32]
 8001178:	6a3b      	ldr	r3, [r7, #32]
 800117a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800117e:	dddf      	ble.n	8001140 <Extract_Features_Pure+0x128>
        }
        if (sum < 1e-6f) sum = 1e-6f;
 8001180:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001184:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001254 <Extract_Features_Pure+0x23c>
 8001188:	eef4 7ac7 	vcmpe.f32	s15, s14
 800118c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001190:	d501      	bpl.n	8001196 <Extract_Features_Pure+0x17e>
 8001192:	4b31      	ldr	r3, [pc, #196]	@ (8001258 <Extract_Features_Pure+0x240>)
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
        mel_buf[i] = 20.0f * log10f(sum);
 8001196:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800119a:	f004 f8fb 	bl	8005394 <log10f>
 800119e:	eef0 7a40 	vmov.f32	s15, s0
 80011a2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80011a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011aa:	4a2c      	ldr	r2, [pc, #176]	@ (800125c <Extract_Features_Pure+0x244>)
 80011ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	4413      	add	r3, r2
 80011b2:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 20; i++) {
 80011b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011b8:	3301      	adds	r3, #1
 80011ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80011bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011be:	2b13      	cmp	r3, #19
 80011c0:	ddb8      	ble.n	8001134 <Extract_Features_Pure+0x11c>
    }

    // E. DCT (Matris Çarpımı)
    for (int i = 0; i < 13; i++) {
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
 80011c6:	e02f      	b.n	8001228 <Extract_Features_Pure+0x210>
        float sum = 0.0f;
 80011c8:	f04f 0300 	mov.w	r3, #0
 80011cc:	61bb      	str	r3, [r7, #24]
        for (int j = 0; j < 20; j++) {
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	e01d      	b.n	8001210 <Extract_Features_Pure+0x1f8>
            // Header dosyasından gelen dct_matrix
            sum += dct_matrix[i * 20 + j] * mel_buf[j];
 80011d4:	69fa      	ldr	r2, [r7, #28]
 80011d6:	4613      	mov	r3, r2
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	4413      	add	r3, r2
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	461a      	mov	r2, r3
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	4413      	add	r3, r2
 80011e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001260 <Extract_Features_Pure+0x248>)
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	4413      	add	r3, r2
 80011ea:	ed93 7a00 	vldr	s14, [r3]
 80011ee:	4a1b      	ldr	r2, [pc, #108]	@ (800125c <Extract_Features_Pure+0x244>)
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	4413      	add	r3, r2
 80011f6:	edd3 7a00 	vldr	s15, [r3]
 80011fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011fe:	ed97 7a06 	vldr	s14, [r7, #24]
 8001202:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001206:	edc7 7a06 	vstr	s15, [r7, #24]
        for (int j = 0; j < 20; j++) {
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	3301      	adds	r3, #1
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	2b13      	cmp	r3, #19
 8001214:	ddde      	ble.n	80011d4 <Extract_Features_Pure+0x1bc>
        }
        mfcc_output[i] = sum;
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	683a      	ldr	r2, [r7, #0]
 800121c:	4413      	add	r3, r2
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 13; i++) {
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	3301      	adds	r3, #1
 8001226:	61fb      	str	r3, [r7, #28]
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	2b0c      	cmp	r3, #12
 800122c:	ddcc      	ble.n	80011c8 <Extract_Features_Pure+0x1b0>
    }
}
 800122e:	bf00      	nop
 8001230:	bf00      	nop
 8001232:	3738      	adds	r7, #56	@ 0x38
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	47000000 	.word	0x47000000
 800123c:	3f7851ec 	.word	0x3f7851ec
 8001240:	080063d0 	.word	0x080063d0
 8001244:	20006b3c 	.word	0x20006b3c
 8001248:	20007b3c 	.word	0x20007b3c
 800124c:	44000000 	.word	0x44000000
 8001250:	080073d0 	.word	0x080073d0
 8001254:	358637bd 	.word	0x358637bd
 8001258:	358637bd 	.word	0x358637bd
 800125c:	20008b3c 	.word	0x20008b3c
 8001260:	08011420 	.word	0x08011420

08001264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001264:	b5b0      	push	{r4, r5, r7, lr}
 8001266:	b0c2      	sub	sp, #264	@ 0x108
 8001268:	af00      	add	r7, sp, #0
  HAL_Init();
 800126a:	f000 fb61 	bl	8001930 <HAL_Init>
  SystemClock_Config();
 800126e:	f000 f93d 	bl	80014ec <SystemClock_Config>
  MX_GPIO_Init();
 8001272:	f000 f9eb 	bl	800164c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001276:	f000 f9bf 	bl	80015f8 <MX_USART2_UART_Init>
  MX_CRC_Init();
 800127a:	f000 f9a9 	bl	80015d0 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  ai_error err;
    ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 800127e:	2100      	movs	r1, #0
 8001280:	4891      	ldr	r0, [pc, #580]	@ (80014c8 <main+0x264>)
 8001282:	f002 f9d3 	bl	800362c <ai_network_create>
    ai_network_params params = {
        .params = AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
 8001286:	f002 facf 	bl	8003828 <ai_network_data_weights_get>
 800128a:	4602      	mov	r2, r0
 800128c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001290:	4611      	mov	r1, r2
 8001292:	4618      	mov	r0, r3
 8001294:	f002 fa94 	bl	80037c0 <ai_network_data_weights_buffer_get>
        .activations = AI_NETWORK_DATA_ACTIVATIONS(activation_data)
 8001298:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800129c:	498b      	ldr	r1, [pc, #556]	@ (80014cc <main+0x268>)
 800129e:	4618      	mov	r0, r3
 80012a0:	f002 fa5a 	bl	8003758 <ai_network_data_activations_buffer_get>
    };
    ai_network_init(network, &params);
 80012a4:	4b88      	ldr	r3, [pc, #544]	@ (80014c8 <main+0x264>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 80012ac:	4611      	mov	r1, r2
 80012ae:	4618      	mov	r0, r3
 80012b0:	f002 fa06 	bl	80036c0 <ai_network_init>

  /* USER CODE BEGIN WHILE */
    while (1)
      {

        if (HAL_UART_Receive(&huart2, (uint8_t*)received_audio, 6144 * sizeof(float), 5000) == HAL_OK)
 80012b4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80012b8:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 80012bc:	4984      	ldr	r1, [pc, #528]	@ (80014d0 <main+0x26c>)
 80012be:	4885      	ldr	r0, [pc, #532]	@ (80014d4 <main+0x270>)
 80012c0:	f001 fce0 	bl	8002c84 <HAL_UART_Receive>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1f4      	bne.n	80012b4 <main+0x50>
        {
            float avg_mfcc[13] = {0.0f};
 80012ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80012ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80012d2:	4618      	mov	r0, r3
 80012d4:	2334      	movs	r3, #52	@ 0x34
 80012d6:	461a      	mov	r2, r3
 80012d8:	2100      	movs	r1, #0
 80012da:	f003 fff3 	bl	80052c4 <memset>
            int num_chunks = 6;
 80012de:	2306      	movs	r3, #6
 80012e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec

            for(int c=0; c<num_chunks; c++) {
 80012e4:	2300      	movs	r3, #0
 80012e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80012ea:	e03c      	b.n	8001366 <main+0x102>
                float temp_mfcc[13];
                Extract_Features_Pure(&received_audio[c*1024], temp_mfcc);
 80012ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80012f0:	029b      	lsls	r3, r3, #10
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	4a76      	ldr	r2, [pc, #472]	@ (80014d0 <main+0x26c>)
 80012f6:	4413      	add	r3, r2
 80012f8:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80012fc:	4611      	mov	r1, r2
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fe8a 	bl	8001018 <Extract_Features_Pure>
                for(int k=0; k<13; k++) avg_mfcc[k] += temp_mfcc[k];
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800130a:	e023      	b.n	8001354 <main+0xf0>
 800130c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001310:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8001314:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	4413      	add	r3, r2
 800131c:	ed93 7a00 	vldr	s14, [r3]
 8001320:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800132a:	443b      	add	r3, r7
 800132c:	3bd4      	subs	r3, #212	@ 0xd4
 800132e:	edd3 7a00 	vldr	s15, [r3]
 8001332:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001336:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800133a:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 800133e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	4413      	add	r3, r2
 8001346:	edc3 7a00 	vstr	s15, [r3]
 800134a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800134e:	3301      	adds	r3, #1
 8001350:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001354:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001358:	2b0c      	cmp	r3, #12
 800135a:	ddd7      	ble.n	800130c <main+0xa8>
            for(int c=0; c<num_chunks; c++) {
 800135c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001360:	3301      	adds	r3, #1
 8001362:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001366:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800136a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800136e:	429a      	cmp	r2, r3
 8001370:	dbbc      	blt.n	80012ec <main+0x88>
            }

            for(int k=0; k<13; k++) ai_in_data[k] = avg_mfcc[k] / (float)num_chunks;
 8001372:	2300      	movs	r3, #0
 8001374:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001378:	e01d      	b.n	80013b6 <main+0x152>
 800137a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800137e:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8001382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	4413      	add	r3, r2
 800138a:	edd3 6a00 	vldr	s13, [r3]
 800138e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800139a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800139e:	4a4e      	ldr	r2, [pc, #312]	@ (80014d8 <main+0x274>)
 80013a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	4413      	add	r3, r2
 80013a8:	edc3 7a00 	vstr	s15, [r3]
 80013ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80013b0:	3301      	adds	r3, #1
 80013b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80013b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80013ba:	2b0c      	cmp	r3, #12
 80013bc:	dddd      	ble.n	800137a <main+0x116>

            ai_i32 n_batch;
            ai_buffer* net_inputs = ai_network_inputs_get(network, &n_batch);
 80013be:	4b42      	ldr	r3, [pc, #264]	@ (80014c8 <main+0x264>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 80013c6:	4611      	mov	r1, r2
 80013c8:	4618      	mov	r0, r3
 80013ca:	f002 f945 	bl	8003658 <ai_network_inputs_get>
 80013ce:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
            ai_buffer* net_outputs = ai_network_outputs_get(network, &n_batch);
 80013d2:	4b3d      	ldr	r3, [pc, #244]	@ (80014c8 <main+0x264>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 80013da:	4611      	mov	r1, r2
 80013dc:	4618      	mov	r0, r3
 80013de:	f002 f955 	bl	800368c <ai_network_outputs_get>
 80013e2:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

            ai_buffer ai_input_buf = net_inputs[0];
 80013e6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80013ea:	f107 0484 	add.w	r4, r7, #132	@ 0x84
 80013ee:	461d      	mov	r5, r3
 80013f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            ai_buffer ai_output_buf = net_outputs[0];
 80013fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001400:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 8001404:	461d      	mov	r5, r3
 8001406:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001408:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800140a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800140e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

            ai_input_buf.data = AI_HANDLE_PTR(ai_in_data);
 8001412:	4b31      	ldr	r3, [pc, #196]	@ (80014d8 <main+0x274>)
 8001414:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            ai_output_buf.data = AI_HANDLE_PTR(ai_out_data);
 8001418:	4b30      	ldr	r3, [pc, #192]	@ (80014dc <main+0x278>)
 800141a:	66fb      	str	r3, [r7, #108]	@ 0x6c

            ai_i32 batch = ai_network_run(network, &ai_input_buf, &ai_output_buf);
 800141c:	4b2a      	ldr	r3, [pc, #168]	@ (80014c8 <main+0x264>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8001424:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 8001428:	4618      	mov	r0, r3
 800142a:	f002 f985 	bl	8003738 <ai_network_run>
 800142e:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0

            if (batch != 1) {
 8001432:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001436:	2b01      	cmp	r3, #1
 8001438:	d004      	beq.n	8001444 <main+0x1e0>
                 global_sonuc = -2; // Hata
 800143a:	4b29      	ldr	r3, [pc, #164]	@ (80014e0 <main+0x27c>)
 800143c:	f06f 0201 	mvn.w	r2, #1
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	e737      	b.n	80012b4 <main+0x50>
            } else {
                // Sonucu Bul (Argmax)
                float max_val = -100.0f;
 8001444:	4b27      	ldr	r3, [pc, #156]	@ (80014e4 <main+0x280>)
 8001446:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
                int max_idx = -1;
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
 800144e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                for(int i=0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8001452:	2300      	movs	r3, #0
 8001454:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001458:	e01e      	b.n	8001498 <main+0x234>
                    if (ai_out_data[i] > max_val) {
 800145a:	4a20      	ldr	r2, [pc, #128]	@ (80014dc <main+0x278>)
 800145c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	4413      	add	r3, r2
 8001464:	edd3 7a00 	vldr	s15, [r3]
 8001468:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 800146c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001474:	d50b      	bpl.n	800148e <main+0x22a>
                        max_val = ai_out_data[i];
 8001476:	4a19      	ldr	r2, [pc, #100]	@ (80014dc <main+0x278>)
 8001478:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	4413      	add	r3, r2
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
                        max_idx = i;
 8001486:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800148a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                for(int i=0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 800148e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001492:	3301      	adds	r3, #1
 8001494:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001498:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800149c:	2b09      	cmp	r3, #9
 800149e:	dddc      	ble.n	800145a <main+0x1f6>
                    }
                }
                global_sonuc = max_idx;
 80014a0:	4a0f      	ldr	r2, [pc, #60]	@ (80014e0 <main+0x27c>)
 80014a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80014a6:	6013      	str	r3, [r2, #0]

                if(global_sayac < 1000) global_sayac = 1000;
 80014a8:	4b0f      	ldr	r3, [pc, #60]	@ (80014e8 <main+0x284>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014b0:	da03      	bge.n	80014ba <main+0x256>
 80014b2:	4b0d      	ldr	r3, [pc, #52]	@ (80014e8 <main+0x284>)
 80014b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014b8:	601a      	str	r2, [r3, #0]
                global_sayac++;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <main+0x284>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3301      	adds	r3, #1
 80014c0:	4a09      	ldr	r2, [pc, #36]	@ (80014e8 <main+0x284>)
 80014c2:	6013      	str	r3, [r2, #0]
        if (HAL_UART_Receive(&huart2, (uint8_t*)received_audio, 6144 * sizeof(float), 5000) == HAL_OK)
 80014c4:	e6f6      	b.n	80012b4 <main+0x50>
 80014c6:	bf00      	nop
 80014c8:	20000b34 	.word	0x20000b34
 80014cc:	200007b8 	.word	0x200007b8
 80014d0:	20000b3c 	.word	0x20000b3c
 80014d4:	20008b94 	.word	0x20008b94
 80014d8:	20000ad8 	.word	0x20000ad8
 80014dc:	20000b0c 	.word	0x20000b0c
 80014e0:	20000000 	.word	0x20000000
 80014e4:	c2c80000 	.word	0xc2c80000
 80014e8:	20000b38 	.word	0x20000b38

080014ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b094      	sub	sp, #80	@ 0x50
 80014f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	2234      	movs	r2, #52	@ 0x34
 80014f8:	2100      	movs	r1, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f003 fee2 	bl	80052c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001500:	f107 0308 	add.w	r3, r7, #8
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001510:	2300      	movs	r3, #0
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	4b2c      	ldr	r3, [pc, #176]	@ (80015c8 <SystemClock_Config+0xdc>)
 8001516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001518:	4a2b      	ldr	r2, [pc, #172]	@ (80015c8 <SystemClock_Config+0xdc>)
 800151a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800151e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001520:	4b29      	ldr	r3, [pc, #164]	@ (80015c8 <SystemClock_Config+0xdc>)
 8001522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001528:	607b      	str	r3, [r7, #4]
 800152a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800152c:	2300      	movs	r3, #0
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	4b26      	ldr	r3, [pc, #152]	@ (80015cc <SystemClock_Config+0xe0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a25      	ldr	r2, [pc, #148]	@ (80015cc <SystemClock_Config+0xe0>)
 8001536:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800153a:	6013      	str	r3, [r2, #0]
 800153c:	4b23      	ldr	r3, [pc, #140]	@ (80015cc <SystemClock_Config+0xe0>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001544:	603b      	str	r3, [r7, #0]
 8001546:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001548:	2302      	movs	r3, #2
 800154a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800154c:	2301      	movs	r3, #1
 800154e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001550:	2310      	movs	r3, #16
 8001552:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001554:	2302      	movs	r3, #2
 8001556:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001558:	2300      	movs	r3, #0
 800155a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800155c:	2308      	movs	r3, #8
 800155e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001560:	23b4      	movs	r3, #180	@ 0xb4
 8001562:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001564:	2302      	movs	r3, #2
 8001566:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001568:	2302      	movs	r3, #2
 800156a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800156c:	2302      	movs	r3, #2
 800156e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001570:	f107 031c 	add.w	r3, r7, #28
 8001574:	4618      	mov	r0, r3
 8001576:	f001 f897 	bl	80026a8 <HAL_RCC_OscConfig>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001580:	f000 f8d2 	bl	8001728 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001584:	f000 fcf6 	bl	8001f74 <HAL_PWREx_EnableOverDrive>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800158e:	f000 f8cb 	bl	8001728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001592:	230f      	movs	r3, #15
 8001594:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001596:	2302      	movs	r3, #2
 8001598:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159a:	2300      	movs	r3, #0
 800159c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800159e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	2105      	movs	r1, #5
 80015b0:	4618      	mov	r0, r3
 80015b2:	f000 fd2f 	bl	8002014 <HAL_RCC_ClockConfig>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80015bc:	f000 f8b4 	bl	8001728 <Error_Handler>
  }
}
 80015c0:	bf00      	nop
 80015c2:	3750      	adds	r7, #80	@ 0x50
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40007000 	.word	0x40007000

080015d0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80015d4:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <MX_CRC_Init+0x20>)
 80015d6:	4a07      	ldr	r2, [pc, #28]	@ (80015f4 <MX_CRC_Init+0x24>)
 80015d8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80015da:	4805      	ldr	r0, [pc, #20]	@ (80015f0 <MX_CRC_Init+0x20>)
 80015dc:	f000 faff 	bl	8001bde <HAL_CRC_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80015e6:	f000 f89f 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20008b8c 	.word	0x20008b8c
 80015f4:	40023000 	.word	0x40023000

080015f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015fc:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 80015fe:	4a12      	ldr	r2, [pc, #72]	@ (8001648 <MX_USART2_UART_Init+0x50>)
 8001600:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001602:	4b10      	ldr	r3, [pc, #64]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001604:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001608:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001616:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800161c:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 800161e:	220c      	movs	r2, #12
 8001620:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001622:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001630:	f001 fad8 	bl	8002be4 <HAL_UART_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800163a:	f000 f875 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20008b94 	.word	0x20008b94
 8001648:	40004400 	.word	0x40004400

0800164c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08a      	sub	sp, #40	@ 0x28
 8001650:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	60da      	str	r2, [r3, #12]
 8001660:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	4b2d      	ldr	r3, [pc, #180]	@ (800171c <MX_GPIO_Init+0xd0>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a2c      	ldr	r2, [pc, #176]	@ (800171c <MX_GPIO_Init+0xd0>)
 800166c:	f043 0304 	orr.w	r3, r3, #4
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b2a      	ldr	r3, [pc, #168]	@ (800171c <MX_GPIO_Init+0xd0>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0304 	and.w	r3, r3, #4
 800167a:	613b      	str	r3, [r7, #16]
 800167c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	4b26      	ldr	r3, [pc, #152]	@ (800171c <MX_GPIO_Init+0xd0>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	4a25      	ldr	r2, [pc, #148]	@ (800171c <MX_GPIO_Init+0xd0>)
 8001688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800168c:	6313      	str	r3, [r2, #48]	@ 0x30
 800168e:	4b23      	ldr	r3, [pc, #140]	@ (800171c <MX_GPIO_Init+0xd0>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	4b1f      	ldr	r3, [pc, #124]	@ (800171c <MX_GPIO_Init+0xd0>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	4a1e      	ldr	r2, [pc, #120]	@ (800171c <MX_GPIO_Init+0xd0>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016aa:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <MX_GPIO_Init+0xd0>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	4b18      	ldr	r3, [pc, #96]	@ (800171c <MX_GPIO_Init+0xd0>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	4a17      	ldr	r2, [pc, #92]	@ (800171c <MX_GPIO_Init+0xd0>)
 80016c0:	f043 0302 	orr.w	r3, r3, #2
 80016c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c6:	4b15      	ldr	r3, [pc, #84]	@ (800171c <MX_GPIO_Init+0xd0>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2120      	movs	r1, #32
 80016d6:	4812      	ldr	r0, [pc, #72]	@ (8001720 <MX_GPIO_Init+0xd4>)
 80016d8:	f000 fc32 	bl	8001f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016e2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	4619      	mov	r1, r3
 80016f2:	480c      	ldr	r0, [pc, #48]	@ (8001724 <MX_GPIO_Init+0xd8>)
 80016f4:	f000 fa90 	bl	8001c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016f8:	2320      	movs	r3, #32
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	4619      	mov	r1, r3
 800170e:	4804      	ldr	r0, [pc, #16]	@ (8001720 <MX_GPIO_Init+0xd4>)
 8001710:	f000 fa82 	bl	8001c18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001714:	bf00      	nop
 8001716:	3728      	adds	r7, #40	@ 0x28
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40023800 	.word	0x40023800
 8001720:	40020000 	.word	0x40020000
 8001724:	40020800 	.word	0x40020800

08001728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <Error_Handler+0x8>

08001734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	607b      	str	r3, [r7, #4]
 800173e:	4b10      	ldr	r3, [pc, #64]	@ (8001780 <HAL_MspInit+0x4c>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001742:	4a0f      	ldr	r2, [pc, #60]	@ (8001780 <HAL_MspInit+0x4c>)
 8001744:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001748:	6453      	str	r3, [r2, #68]	@ 0x44
 800174a:	4b0d      	ldr	r3, [pc, #52]	@ (8001780 <HAL_MspInit+0x4c>)
 800174c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	603b      	str	r3, [r7, #0]
 800175a:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <HAL_MspInit+0x4c>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	4a08      	ldr	r2, [pc, #32]	@ (8001780 <HAL_MspInit+0x4c>)
 8001760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001764:	6413      	str	r3, [r2, #64]	@ 0x40
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <HAL_MspInit+0x4c>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176e:	603b      	str	r3, [r7, #0]
 8001770:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001772:	2007      	movs	r0, #7
 8001774:	f000 fa00 	bl	8001b78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40023800 	.word	0x40023800

08001784 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a0b      	ldr	r2, [pc, #44]	@ (80017c0 <HAL_CRC_MspInit+0x3c>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d10d      	bne.n	80017b2 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	4b0a      	ldr	r3, [pc, #40]	@ (80017c4 <HAL_CRC_MspInit+0x40>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a09      	ldr	r2, [pc, #36]	@ (80017c4 <HAL_CRC_MspInit+0x40>)
 80017a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b07      	ldr	r3, [pc, #28]	@ (80017c4 <HAL_CRC_MspInit+0x40>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80017b2:	bf00      	nop
 80017b4:	3714      	adds	r7, #20
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	40023000 	.word	0x40023000
 80017c4:	40023800 	.word	0x40023800

080017c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08a      	sub	sp, #40	@ 0x28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a19      	ldr	r2, [pc, #100]	@ (800184c <HAL_UART_MspInit+0x84>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d12b      	bne.n	8001842 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	4b18      	ldr	r3, [pc, #96]	@ (8001850 <HAL_UART_MspInit+0x88>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	4a17      	ldr	r2, [pc, #92]	@ (8001850 <HAL_UART_MspInit+0x88>)
 80017f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <HAL_UART_MspInit+0x88>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <HAL_UART_MspInit+0x88>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4a10      	ldr	r2, [pc, #64]	@ (8001850 <HAL_UART_MspInit+0x88>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4b0e      	ldr	r3, [pc, #56]	@ (8001850 <HAL_UART_MspInit+0x88>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001822:	230c      	movs	r3, #12
 8001824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001826:	2302      	movs	r3, #2
 8001828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182e:	2303      	movs	r3, #3
 8001830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001832:	2307      	movs	r3, #7
 8001834:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	4619      	mov	r1, r3
 800183c:	4805      	ldr	r0, [pc, #20]	@ (8001854 <HAL_UART_MspInit+0x8c>)
 800183e:	f000 f9eb 	bl	8001c18 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001842:	bf00      	nop
 8001844:	3728      	adds	r7, #40	@ 0x28
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40004400 	.word	0x40004400
 8001850:	40023800 	.word	0x40023800
 8001854:	40020000 	.word	0x40020000

08001858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800185c:	bf00      	nop
 800185e:	e7fd      	b.n	800185c <NMI_Handler+0x4>

08001860 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001864:	bf00      	nop
 8001866:	e7fd      	b.n	8001864 <HardFault_Handler+0x4>

08001868 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800186c:	bf00      	nop
 800186e:	e7fd      	b.n	800186c <MemManage_Handler+0x4>

08001870 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001874:	bf00      	nop
 8001876:	e7fd      	b.n	8001874 <BusFault_Handler+0x4>

08001878 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800187c:	bf00      	nop
 800187e:	e7fd      	b.n	800187c <UsageFault_Handler+0x4>

08001880 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr

0800188e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ae:	f000 f891 	bl	80019d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018bc:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <SystemInit+0x20>)
 80018be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018c2:	4a05      	ldr	r2, [pc, #20]	@ (80018d8 <SystemInit+0x20>)
 80018c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001914 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018e0:	f7ff ffea 	bl	80018b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018e4:	480c      	ldr	r0, [pc, #48]	@ (8001918 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018e6:	490d      	ldr	r1, [pc, #52]	@ (800191c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001920 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018ec:	e002      	b.n	80018f4 <LoopCopyDataInit>

080018ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f2:	3304      	adds	r3, #4

080018f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018f8:	d3f9      	bcc.n	80018ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001924 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001928 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001900:	e001      	b.n	8001906 <LoopFillZerobss>

08001902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001904:	3204      	adds	r2, #4

08001906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001908:	d3fb      	bcc.n	8001902 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800190a:	f003 fce9 	bl	80052e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800190e:	f7ff fca9 	bl	8001264 <main>
  bx  lr    
 8001912:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001914:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800191c:	2000079c 	.word	0x2000079c
  ldr r2, =_sidata
 8001920:	0801dff4 	.word	0x0801dff4
  ldr r2, =_sbss
 8001924:	2000079c 	.word	0x2000079c
  ldr r4, =_ebss
 8001928:	20008dac 	.word	0x20008dac

0800192c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800192c:	e7fe      	b.n	800192c <ADC_IRQHandler>
	...

08001930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001934:	4b0e      	ldr	r3, [pc, #56]	@ (8001970 <HAL_Init+0x40>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a0d      	ldr	r2, [pc, #52]	@ (8001970 <HAL_Init+0x40>)
 800193a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800193e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001940:	4b0b      	ldr	r3, [pc, #44]	@ (8001970 <HAL_Init+0x40>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a0a      	ldr	r2, [pc, #40]	@ (8001970 <HAL_Init+0x40>)
 8001946:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800194a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800194c:	4b08      	ldr	r3, [pc, #32]	@ (8001970 <HAL_Init+0x40>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a07      	ldr	r2, [pc, #28]	@ (8001970 <HAL_Init+0x40>)
 8001952:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001956:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001958:	2003      	movs	r0, #3
 800195a:	f000 f90d 	bl	8001b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800195e:	2000      	movs	r0, #0
 8001960:	f000 f808 	bl	8001974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001964:	f7ff fee6 	bl	8001734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40023c00 	.word	0x40023c00

08001974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800197c:	4b12      	ldr	r3, [pc, #72]	@ (80019c8 <HAL_InitTick+0x54>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b12      	ldr	r3, [pc, #72]	@ (80019cc <HAL_InitTick+0x58>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	4619      	mov	r1, r3
 8001986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800198a:	fbb3 f3f1 	udiv	r3, r3, r1
 800198e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001992:	4618      	mov	r0, r3
 8001994:	f000 f917 	bl	8001bc6 <HAL_SYSTICK_Config>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e00e      	b.n	80019c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b0f      	cmp	r3, #15
 80019a6:	d80a      	bhi.n	80019be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a8:	2200      	movs	r2, #0
 80019aa:	6879      	ldr	r1, [r7, #4]
 80019ac:	f04f 30ff 	mov.w	r0, #4294967295
 80019b0:	f000 f8ed 	bl	8001b8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019b4:	4a06      	ldr	r2, [pc, #24]	@ (80019d0 <HAL_InitTick+0x5c>)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
 80019bc:	e000      	b.n	80019c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20000004 	.word	0x20000004
 80019cc:	2000000c 	.word	0x2000000c
 80019d0:	20000008 	.word	0x20000008

080019d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019d8:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <HAL_IncTick+0x20>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	461a      	mov	r2, r3
 80019de:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <HAL_IncTick+0x24>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4413      	add	r3, r2
 80019e4:	4a04      	ldr	r2, [pc, #16]	@ (80019f8 <HAL_IncTick+0x24>)
 80019e6:	6013      	str	r3, [r2, #0]
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	2000000c 	.word	0x2000000c
 80019f8:	20008bdc 	.word	0x20008bdc

080019fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001a00:	4b03      	ldr	r3, [pc, #12]	@ (8001a10 <HAL_GetTick+0x14>)
 8001a02:	681b      	ldr	r3, [r3, #0]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	20008bdc 	.word	0x20008bdc

08001a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a24:	4b0c      	ldr	r3, [pc, #48]	@ (8001a58 <__NVIC_SetPriorityGrouping+0x44>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a30:	4013      	ands	r3, r2
 8001a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a46:	4a04      	ldr	r2, [pc, #16]	@ (8001a58 <__NVIC_SetPriorityGrouping+0x44>)
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	60d3      	str	r3, [r2, #12]
}
 8001a4c:	bf00      	nop
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a60:	4b04      	ldr	r3, [pc, #16]	@ (8001a74 <__NVIC_GetPriorityGrouping+0x18>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	f003 0307 	and.w	r3, r3, #7
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	6039      	str	r1, [r7, #0]
 8001a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	db0a      	blt.n	8001aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	b2da      	uxtb	r2, r3
 8001a90:	490c      	ldr	r1, [pc, #48]	@ (8001ac4 <__NVIC_SetPriority+0x4c>)
 8001a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a96:	0112      	lsls	r2, r2, #4
 8001a98:	b2d2      	uxtb	r2, r2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aa0:	e00a      	b.n	8001ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	b2da      	uxtb	r2, r3
 8001aa6:	4908      	ldr	r1, [pc, #32]	@ (8001ac8 <__NVIC_SetPriority+0x50>)
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	f003 030f 	and.w	r3, r3, #15
 8001aae:	3b04      	subs	r3, #4
 8001ab0:	0112      	lsls	r2, r2, #4
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	761a      	strb	r2, [r3, #24]
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	e000e100 	.word	0xe000e100
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b089      	sub	sp, #36	@ 0x24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	f1c3 0307 	rsb	r3, r3, #7
 8001ae6:	2b04      	cmp	r3, #4
 8001ae8:	bf28      	it	cs
 8001aea:	2304      	movcs	r3, #4
 8001aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	3304      	adds	r3, #4
 8001af2:	2b06      	cmp	r3, #6
 8001af4:	d902      	bls.n	8001afc <NVIC_EncodePriority+0x30>
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	3b03      	subs	r3, #3
 8001afa:	e000      	b.n	8001afe <NVIC_EncodePriority+0x32>
 8001afc:	2300      	movs	r3, #0
 8001afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b00:	f04f 32ff 	mov.w	r2, #4294967295
 8001b04:	69bb      	ldr	r3, [r7, #24]
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43da      	mvns	r2, r3
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	401a      	ands	r2, r3
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b14:	f04f 31ff 	mov.w	r1, #4294967295
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b1e:	43d9      	mvns	r1, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b24:	4313      	orrs	r3, r2
         );
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3724      	adds	r7, #36	@ 0x24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
	...

08001b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b44:	d301      	bcc.n	8001b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b46:	2301      	movs	r3, #1
 8001b48:	e00f      	b.n	8001b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b74 <SysTick_Config+0x40>)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b52:	210f      	movs	r1, #15
 8001b54:	f04f 30ff 	mov.w	r0, #4294967295
 8001b58:	f7ff ff8e 	bl	8001a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b5c:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <SysTick_Config+0x40>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b62:	4b04      	ldr	r3, [pc, #16]	@ (8001b74 <SysTick_Config+0x40>)
 8001b64:	2207      	movs	r2, #7
 8001b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	e000e010 	.word	0xe000e010

08001b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f7ff ff47 	bl	8001a14 <__NVIC_SetPriorityGrouping>
}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	4603      	mov	r3, r0
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
 8001b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ba0:	f7ff ff5c 	bl	8001a5c <__NVIC_GetPriorityGrouping>
 8001ba4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	68b9      	ldr	r1, [r7, #8]
 8001baa:	6978      	ldr	r0, [r7, #20]
 8001bac:	f7ff ff8e 	bl	8001acc <NVIC_EncodePriority>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff ff5d 	bl	8001a78 <__NVIC_SetPriority>
}
 8001bbe:	bf00      	nop
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b082      	sub	sp, #8
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7ff ffb0 	bl	8001b34 <SysTick_Config>
 8001bd4:	4603      	mov	r3, r0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d101      	bne.n	8001bf0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e00e      	b.n	8001c0e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	795b      	ldrb	r3, [r3, #5]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d105      	bne.n	8001c06 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff fdbf 	bl	8001784 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
	...

08001c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b089      	sub	sp, #36	@ 0x24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61fb      	str	r3, [r7, #28]
 8001c32:	e165      	b.n	8001f00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c34:	2201      	movs	r2, #1
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	697a      	ldr	r2, [r7, #20]
 8001c44:	4013      	ands	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	f040 8154 	bne.w	8001efa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 0303 	and.w	r3, r3, #3
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d005      	beq.n	8001c6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d130      	bne.n	8001ccc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	2203      	movs	r2, #3
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	68da      	ldr	r2, [r3, #12]
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	091b      	lsrs	r3, r3, #4
 8001cb6:	f003 0201 	and.w	r2, r3, #1
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	d017      	beq.n	8001d08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	2203      	movs	r2, #3
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	689a      	ldr	r2, [r3, #8]
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f003 0303 	and.w	r3, r3, #3
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d123      	bne.n	8001d5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	08da      	lsrs	r2, r3, #3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	3208      	adds	r2, #8
 8001d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	f003 0307 	and.w	r3, r3, #7
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	220f      	movs	r2, #15
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4013      	ands	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	691a      	ldr	r2, [r3, #16]
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	08da      	lsrs	r2, r3, #3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	3208      	adds	r2, #8
 8001d56:	69b9      	ldr	r1, [r7, #24]
 8001d58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	2203      	movs	r2, #3
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 0203 	and.w	r2, r3, #3
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 80ae 	beq.w	8001efa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	4b5d      	ldr	r3, [pc, #372]	@ (8001f18 <HAL_GPIO_Init+0x300>)
 8001da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da6:	4a5c      	ldr	r2, [pc, #368]	@ (8001f18 <HAL_GPIO_Init+0x300>)
 8001da8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dae:	4b5a      	ldr	r3, [pc, #360]	@ (8001f18 <HAL_GPIO_Init+0x300>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dba:	4a58      	ldr	r2, [pc, #352]	@ (8001f1c <HAL_GPIO_Init+0x304>)
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	089b      	lsrs	r3, r3, #2
 8001dc0:	3302      	adds	r3, #2
 8001dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	220f      	movs	r2, #15
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a4f      	ldr	r2, [pc, #316]	@ (8001f20 <HAL_GPIO_Init+0x308>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d025      	beq.n	8001e32 <HAL_GPIO_Init+0x21a>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a4e      	ldr	r2, [pc, #312]	@ (8001f24 <HAL_GPIO_Init+0x30c>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d01f      	beq.n	8001e2e <HAL_GPIO_Init+0x216>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a4d      	ldr	r2, [pc, #308]	@ (8001f28 <HAL_GPIO_Init+0x310>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d019      	beq.n	8001e2a <HAL_GPIO_Init+0x212>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a4c      	ldr	r2, [pc, #304]	@ (8001f2c <HAL_GPIO_Init+0x314>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d013      	beq.n	8001e26 <HAL_GPIO_Init+0x20e>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a4b      	ldr	r2, [pc, #300]	@ (8001f30 <HAL_GPIO_Init+0x318>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d00d      	beq.n	8001e22 <HAL_GPIO_Init+0x20a>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a4a      	ldr	r2, [pc, #296]	@ (8001f34 <HAL_GPIO_Init+0x31c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d007      	beq.n	8001e1e <HAL_GPIO_Init+0x206>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a49      	ldr	r2, [pc, #292]	@ (8001f38 <HAL_GPIO_Init+0x320>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d101      	bne.n	8001e1a <HAL_GPIO_Init+0x202>
 8001e16:	2306      	movs	r3, #6
 8001e18:	e00c      	b.n	8001e34 <HAL_GPIO_Init+0x21c>
 8001e1a:	2307      	movs	r3, #7
 8001e1c:	e00a      	b.n	8001e34 <HAL_GPIO_Init+0x21c>
 8001e1e:	2305      	movs	r3, #5
 8001e20:	e008      	b.n	8001e34 <HAL_GPIO_Init+0x21c>
 8001e22:	2304      	movs	r3, #4
 8001e24:	e006      	b.n	8001e34 <HAL_GPIO_Init+0x21c>
 8001e26:	2303      	movs	r3, #3
 8001e28:	e004      	b.n	8001e34 <HAL_GPIO_Init+0x21c>
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	e002      	b.n	8001e34 <HAL_GPIO_Init+0x21c>
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e000      	b.n	8001e34 <HAL_GPIO_Init+0x21c>
 8001e32:	2300      	movs	r3, #0
 8001e34:	69fa      	ldr	r2, [r7, #28]
 8001e36:	f002 0203 	and.w	r2, r2, #3
 8001e3a:	0092      	lsls	r2, r2, #2
 8001e3c:	4093      	lsls	r3, r2
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e44:	4935      	ldr	r1, [pc, #212]	@ (8001f1c <HAL_GPIO_Init+0x304>)
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	089b      	lsrs	r3, r3, #2
 8001e4a:	3302      	adds	r3, #2
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e52:	4b3a      	ldr	r3, [pc, #232]	@ (8001f3c <HAL_GPIO_Init+0x324>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d003      	beq.n	8001e76 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e76:	4a31      	ldr	r2, [pc, #196]	@ (8001f3c <HAL_GPIO_Init+0x324>)
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e7c:	4b2f      	ldr	r3, [pc, #188]	@ (8001f3c <HAL_GPIO_Init+0x324>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ea0:	4a26      	ldr	r2, [pc, #152]	@ (8001f3c <HAL_GPIO_Init+0x324>)
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ea6:	4b25      	ldr	r3, [pc, #148]	@ (8001f3c <HAL_GPIO_Init+0x324>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001eca:	4a1c      	ldr	r2, [pc, #112]	@ (8001f3c <HAL_GPIO_Init+0x324>)
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ed0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f3c <HAL_GPIO_Init+0x324>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ef4:	4a11      	ldr	r2, [pc, #68]	@ (8001f3c <HAL_GPIO_Init+0x324>)
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	3301      	adds	r3, #1
 8001efe:	61fb      	str	r3, [r7, #28]
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	2b0f      	cmp	r3, #15
 8001f04:	f67f ae96 	bls.w	8001c34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	3724      	adds	r7, #36	@ 0x24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40013800 	.word	0x40013800
 8001f20:	40020000 	.word	0x40020000
 8001f24:	40020400 	.word	0x40020400
 8001f28:	40020800 	.word	0x40020800
 8001f2c:	40020c00 	.word	0x40020c00
 8001f30:	40021000 	.word	0x40021000
 8001f34:	40021400 	.word	0x40021400
 8001f38:	40021800 	.word	0x40021800
 8001f3c:	40013c00 	.word	0x40013c00

08001f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	460b      	mov	r3, r1
 8001f4a:	807b      	strh	r3, [r7, #2]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f50:	787b      	ldrb	r3, [r7, #1]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f56:	887a      	ldrh	r2, [r7, #2]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f5c:	e003      	b.n	8001f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f5e:	887b      	ldrh	r3, [r7, #2]
 8001f60:	041a      	lsls	r2, r3, #16
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	619a      	str	r2, [r3, #24]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
	...

08001f74 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	603b      	str	r3, [r7, #0]
 8001f82:	4b20      	ldr	r3, [pc, #128]	@ (8002004 <HAL_PWREx_EnableOverDrive+0x90>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	4a1f      	ldr	r2, [pc, #124]	@ (8002004 <HAL_PWREx_EnableOverDrive+0x90>)
 8001f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8002004 <HAL_PWREx_EnableOverDrive+0x90>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8002008 <HAL_PWREx_EnableOverDrive+0x94>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fa0:	f7ff fd2c 	bl	80019fc <HAL_GetTick>
 8001fa4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001fa6:	e009      	b.n	8001fbc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001fa8:	f7ff fd28 	bl	80019fc <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fb6:	d901      	bls.n	8001fbc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e01f      	b.n	8001ffc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001fbc:	4b13      	ldr	r3, [pc, #76]	@ (800200c <HAL_PWREx_EnableOverDrive+0x98>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fc8:	d1ee      	bne.n	8001fa8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001fca:	4b11      	ldr	r3, [pc, #68]	@ (8002010 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fd0:	f7ff fd14 	bl	80019fc <HAL_GetTick>
 8001fd4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001fd6:	e009      	b.n	8001fec <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001fd8:	f7ff fd10 	bl	80019fc <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fe6:	d901      	bls.n	8001fec <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e007      	b.n	8001ffc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001fec:	4b07      	ldr	r3, [pc, #28]	@ (800200c <HAL_PWREx_EnableOverDrive+0x98>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001ff8:	d1ee      	bne.n	8001fd8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40023800 	.word	0x40023800
 8002008:	420e0040 	.word	0x420e0040
 800200c:	40007000 	.word	0x40007000
 8002010:	420e0044 	.word	0x420e0044

08002014 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0cc      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002028:	4b68      	ldr	r3, [pc, #416]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 030f 	and.w	r3, r3, #15
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d90c      	bls.n	8002050 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002036:	4b65      	ldr	r3, [pc, #404]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	b2d2      	uxtb	r2, r2
 800203c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800203e:	4b63      	ldr	r3, [pc, #396]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 030f 	and.w	r3, r3, #15
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d001      	beq.n	8002050 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0b8      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d020      	beq.n	800209e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d005      	beq.n	8002074 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002068:	4b59      	ldr	r3, [pc, #356]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	4a58      	ldr	r2, [pc, #352]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800206e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002072:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b00      	cmp	r3, #0
 800207e:	d005      	beq.n	800208c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002080:	4b53      	ldr	r3, [pc, #332]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	4a52      	ldr	r2, [pc, #328]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002086:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800208a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800208c:	4b50      	ldr	r3, [pc, #320]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	494d      	ldr	r1, [pc, #308]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800209a:	4313      	orrs	r3, r2
 800209c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d044      	beq.n	8002134 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b2:	4b47      	ldr	r3, [pc, #284]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d119      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e07f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d003      	beq.n	80020d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d107      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d2:	4b3f      	ldr	r3, [pc, #252]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d109      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e06f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e2:	4b3b      	ldr	r3, [pc, #236]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e067      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f2:	4b37      	ldr	r3, [pc, #220]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f023 0203 	bic.w	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4934      	ldr	r1, [pc, #208]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002100:	4313      	orrs	r3, r2
 8002102:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002104:	f7ff fc7a 	bl	80019fc <HAL_GetTick>
 8002108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	e00a      	b.n	8002122 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800210c:	f7ff fc76 	bl	80019fc <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211a:	4293      	cmp	r3, r2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e04f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002122:	4b2b      	ldr	r3, [pc, #172]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 020c 	and.w	r2, r3, #12
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	429a      	cmp	r2, r3
 8002132:	d1eb      	bne.n	800210c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002134:	4b25      	ldr	r3, [pc, #148]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 030f 	and.w	r3, r3, #15
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d20c      	bcs.n	800215c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002142:	4b22      	ldr	r3, [pc, #136]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800214a:	4b20      	ldr	r3, [pc, #128]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d001      	beq.n	800215c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e032      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	d008      	beq.n	800217a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002168:	4b19      	ldr	r3, [pc, #100]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	4916      	ldr	r1, [pc, #88]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002176:	4313      	orrs	r3, r2
 8002178:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0308 	and.w	r3, r3, #8
 8002182:	2b00      	cmp	r3, #0
 8002184:	d009      	beq.n	800219a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002186:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	490e      	ldr	r1, [pc, #56]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002196:	4313      	orrs	r3, r2
 8002198:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800219a:	f000 f855 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 800219e:	4602      	mov	r2, r0
 80021a0:	4b0b      	ldr	r3, [pc, #44]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	091b      	lsrs	r3, r3, #4
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	490a      	ldr	r1, [pc, #40]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 80021ac:	5ccb      	ldrb	r3, [r1, r3]
 80021ae:	fa22 f303 	lsr.w	r3, r2, r3
 80021b2:	4a09      	ldr	r2, [pc, #36]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021b6:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <HAL_RCC_ClockConfig+0x1c8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff fbda 	bl	8001974 <HAL_InitTick>

  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40023c00 	.word	0x40023c00
 80021d0:	40023800 	.word	0x40023800
 80021d4:	08011830 	.word	0x08011830
 80021d8:	20000004 	.word	0x20000004
 80021dc:	20000008 	.word	0x20000008

080021e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021e4:	4b03      	ldr	r3, [pc, #12]	@ (80021f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80021e6:	681b      	ldr	r3, [r3, #0]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	20000004 	.word	0x20000004

080021f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021fc:	f7ff fff0 	bl	80021e0 <HAL_RCC_GetHCLKFreq>
 8002200:	4602      	mov	r2, r0
 8002202:	4b05      	ldr	r3, [pc, #20]	@ (8002218 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	0a9b      	lsrs	r3, r3, #10
 8002208:	f003 0307 	and.w	r3, r3, #7
 800220c:	4903      	ldr	r1, [pc, #12]	@ (800221c <HAL_RCC_GetPCLK1Freq+0x24>)
 800220e:	5ccb      	ldrb	r3, [r1, r3]
 8002210:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002214:	4618      	mov	r0, r3
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40023800 	.word	0x40023800
 800221c:	08011840 	.word	0x08011840

08002220 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002224:	f7ff ffdc 	bl	80021e0 <HAL_RCC_GetHCLKFreq>
 8002228:	4602      	mov	r2, r0
 800222a:	4b05      	ldr	r3, [pc, #20]	@ (8002240 <HAL_RCC_GetPCLK2Freq+0x20>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	0b5b      	lsrs	r3, r3, #13
 8002230:	f003 0307 	and.w	r3, r3, #7
 8002234:	4903      	ldr	r1, [pc, #12]	@ (8002244 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002236:	5ccb      	ldrb	r3, [r1, r3]
 8002238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800223c:	4618      	mov	r0, r3
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40023800 	.word	0x40023800
 8002244:	08011840 	.word	0x08011840

08002248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800224c:	b0ae      	sub	sp, #184	@ 0xb8
 800224e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002256:	2300      	movs	r3, #0
 8002258:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800225c:	2300      	movs	r3, #0
 800225e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002262:	2300      	movs	r3, #0
 8002264:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002268:	2300      	movs	r3, #0
 800226a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800226e:	4bcb      	ldr	r3, [pc, #812]	@ (800259c <HAL_RCC_GetSysClockFreq+0x354>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 030c 	and.w	r3, r3, #12
 8002276:	2b0c      	cmp	r3, #12
 8002278:	f200 8206 	bhi.w	8002688 <HAL_RCC_GetSysClockFreq+0x440>
 800227c:	a201      	add	r2, pc, #4	@ (adr r2, 8002284 <HAL_RCC_GetSysClockFreq+0x3c>)
 800227e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002282:	bf00      	nop
 8002284:	080022b9 	.word	0x080022b9
 8002288:	08002689 	.word	0x08002689
 800228c:	08002689 	.word	0x08002689
 8002290:	08002689 	.word	0x08002689
 8002294:	080022c1 	.word	0x080022c1
 8002298:	08002689 	.word	0x08002689
 800229c:	08002689 	.word	0x08002689
 80022a0:	08002689 	.word	0x08002689
 80022a4:	080022c9 	.word	0x080022c9
 80022a8:	08002689 	.word	0x08002689
 80022ac:	08002689 	.word	0x08002689
 80022b0:	08002689 	.word	0x08002689
 80022b4:	080024b9 	.word	0x080024b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022b8:	4bb9      	ldr	r3, [pc, #740]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x358>)
 80022ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80022be:	e1e7      	b.n	8002690 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022c0:	4bb8      	ldr	r3, [pc, #736]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80022c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80022c6:	e1e3      	b.n	8002690 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022c8:	4bb4      	ldr	r3, [pc, #720]	@ (800259c <HAL_RCC_GetSysClockFreq+0x354>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022d4:	4bb1      	ldr	r3, [pc, #708]	@ (800259c <HAL_RCC_GetSysClockFreq+0x354>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d071      	beq.n	80023c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022e0:	4bae      	ldr	r3, [pc, #696]	@ (800259c <HAL_RCC_GetSysClockFreq+0x354>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	099b      	lsrs	r3, r3, #6
 80022e6:	2200      	movs	r2, #0
 80022e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80022ec:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80022f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80022f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80022fc:	2300      	movs	r3, #0
 80022fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002302:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002306:	4622      	mov	r2, r4
 8002308:	462b      	mov	r3, r5
 800230a:	f04f 0000 	mov.w	r0, #0
 800230e:	f04f 0100 	mov.w	r1, #0
 8002312:	0159      	lsls	r1, r3, #5
 8002314:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002318:	0150      	lsls	r0, r2, #5
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	4621      	mov	r1, r4
 8002320:	1a51      	subs	r1, r2, r1
 8002322:	6439      	str	r1, [r7, #64]	@ 0x40
 8002324:	4629      	mov	r1, r5
 8002326:	eb63 0301 	sbc.w	r3, r3, r1
 800232a:	647b      	str	r3, [r7, #68]	@ 0x44
 800232c:	f04f 0200 	mov.w	r2, #0
 8002330:	f04f 0300 	mov.w	r3, #0
 8002334:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002338:	4649      	mov	r1, r9
 800233a:	018b      	lsls	r3, r1, #6
 800233c:	4641      	mov	r1, r8
 800233e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002342:	4641      	mov	r1, r8
 8002344:	018a      	lsls	r2, r1, #6
 8002346:	4641      	mov	r1, r8
 8002348:	1a51      	subs	r1, r2, r1
 800234a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800234c:	4649      	mov	r1, r9
 800234e:	eb63 0301 	sbc.w	r3, r3, r1
 8002352:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002360:	4649      	mov	r1, r9
 8002362:	00cb      	lsls	r3, r1, #3
 8002364:	4641      	mov	r1, r8
 8002366:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800236a:	4641      	mov	r1, r8
 800236c:	00ca      	lsls	r2, r1, #3
 800236e:	4610      	mov	r0, r2
 8002370:	4619      	mov	r1, r3
 8002372:	4603      	mov	r3, r0
 8002374:	4622      	mov	r2, r4
 8002376:	189b      	adds	r3, r3, r2
 8002378:	633b      	str	r3, [r7, #48]	@ 0x30
 800237a:	462b      	mov	r3, r5
 800237c:	460a      	mov	r2, r1
 800237e:	eb42 0303 	adc.w	r3, r2, r3
 8002382:	637b      	str	r3, [r7, #52]	@ 0x34
 8002384:	f04f 0200 	mov.w	r2, #0
 8002388:	f04f 0300 	mov.w	r3, #0
 800238c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002390:	4629      	mov	r1, r5
 8002392:	024b      	lsls	r3, r1, #9
 8002394:	4621      	mov	r1, r4
 8002396:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800239a:	4621      	mov	r1, r4
 800239c:	024a      	lsls	r2, r1, #9
 800239e:	4610      	mov	r0, r2
 80023a0:	4619      	mov	r1, r3
 80023a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80023a6:	2200      	movs	r2, #0
 80023a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80023ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80023b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80023b4:	f7fe fb46 	bl	8000a44 <__aeabi_uldivmod>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4613      	mov	r3, r2
 80023be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80023c2:	e067      	b.n	8002494 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023c4:	4b75      	ldr	r3, [pc, #468]	@ (800259c <HAL_RCC_GetSysClockFreq+0x354>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	099b      	lsrs	r3, r3, #6
 80023ca:	2200      	movs	r2, #0
 80023cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80023d0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80023d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80023d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80023de:	2300      	movs	r3, #0
 80023e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80023e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80023e6:	4622      	mov	r2, r4
 80023e8:	462b      	mov	r3, r5
 80023ea:	f04f 0000 	mov.w	r0, #0
 80023ee:	f04f 0100 	mov.w	r1, #0
 80023f2:	0159      	lsls	r1, r3, #5
 80023f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023f8:	0150      	lsls	r0, r2, #5
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	4621      	mov	r1, r4
 8002400:	1a51      	subs	r1, r2, r1
 8002402:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002404:	4629      	mov	r1, r5
 8002406:	eb63 0301 	sbc.w	r3, r3, r1
 800240a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	f04f 0300 	mov.w	r3, #0
 8002414:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002418:	4649      	mov	r1, r9
 800241a:	018b      	lsls	r3, r1, #6
 800241c:	4641      	mov	r1, r8
 800241e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002422:	4641      	mov	r1, r8
 8002424:	018a      	lsls	r2, r1, #6
 8002426:	4641      	mov	r1, r8
 8002428:	ebb2 0a01 	subs.w	sl, r2, r1
 800242c:	4649      	mov	r1, r9
 800242e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	f04f 0300 	mov.w	r3, #0
 800243a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800243e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002442:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002446:	4692      	mov	sl, r2
 8002448:	469b      	mov	fp, r3
 800244a:	4623      	mov	r3, r4
 800244c:	eb1a 0303 	adds.w	r3, sl, r3
 8002450:	623b      	str	r3, [r7, #32]
 8002452:	462b      	mov	r3, r5
 8002454:	eb4b 0303 	adc.w	r3, fp, r3
 8002458:	627b      	str	r3, [r7, #36]	@ 0x24
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002466:	4629      	mov	r1, r5
 8002468:	028b      	lsls	r3, r1, #10
 800246a:	4621      	mov	r1, r4
 800246c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002470:	4621      	mov	r1, r4
 8002472:	028a      	lsls	r2, r1, #10
 8002474:	4610      	mov	r0, r2
 8002476:	4619      	mov	r1, r3
 8002478:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800247c:	2200      	movs	r2, #0
 800247e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002480:	677a      	str	r2, [r7, #116]	@ 0x74
 8002482:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002486:	f7fe fadd 	bl	8000a44 <__aeabi_uldivmod>
 800248a:	4602      	mov	r2, r0
 800248c:	460b      	mov	r3, r1
 800248e:	4613      	mov	r3, r2
 8002490:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002494:	4b41      	ldr	r3, [pc, #260]	@ (800259c <HAL_RCC_GetSysClockFreq+0x354>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	0c1b      	lsrs	r3, r3, #16
 800249a:	f003 0303 	and.w	r3, r3, #3
 800249e:	3301      	adds	r3, #1
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80024a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80024aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80024b6:	e0eb      	b.n	8002690 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024b8:	4b38      	ldr	r3, [pc, #224]	@ (800259c <HAL_RCC_GetSysClockFreq+0x354>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024c4:	4b35      	ldr	r3, [pc, #212]	@ (800259c <HAL_RCC_GetSysClockFreq+0x354>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d06b      	beq.n	80025a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024d0:	4b32      	ldr	r3, [pc, #200]	@ (800259c <HAL_RCC_GetSysClockFreq+0x354>)
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	099b      	lsrs	r3, r3, #6
 80024d6:	2200      	movs	r2, #0
 80024d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80024da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80024dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80024e4:	2300      	movs	r3, #0
 80024e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80024e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80024ec:	4622      	mov	r2, r4
 80024ee:	462b      	mov	r3, r5
 80024f0:	f04f 0000 	mov.w	r0, #0
 80024f4:	f04f 0100 	mov.w	r1, #0
 80024f8:	0159      	lsls	r1, r3, #5
 80024fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024fe:	0150      	lsls	r0, r2, #5
 8002500:	4602      	mov	r2, r0
 8002502:	460b      	mov	r3, r1
 8002504:	4621      	mov	r1, r4
 8002506:	1a51      	subs	r1, r2, r1
 8002508:	61b9      	str	r1, [r7, #24]
 800250a:	4629      	mov	r1, r5
 800250c:	eb63 0301 	sbc.w	r3, r3, r1
 8002510:	61fb      	str	r3, [r7, #28]
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	f04f 0300 	mov.w	r3, #0
 800251a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800251e:	4659      	mov	r1, fp
 8002520:	018b      	lsls	r3, r1, #6
 8002522:	4651      	mov	r1, sl
 8002524:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002528:	4651      	mov	r1, sl
 800252a:	018a      	lsls	r2, r1, #6
 800252c:	4651      	mov	r1, sl
 800252e:	ebb2 0801 	subs.w	r8, r2, r1
 8002532:	4659      	mov	r1, fp
 8002534:	eb63 0901 	sbc.w	r9, r3, r1
 8002538:	f04f 0200 	mov.w	r2, #0
 800253c:	f04f 0300 	mov.w	r3, #0
 8002540:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002544:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002548:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800254c:	4690      	mov	r8, r2
 800254e:	4699      	mov	r9, r3
 8002550:	4623      	mov	r3, r4
 8002552:	eb18 0303 	adds.w	r3, r8, r3
 8002556:	613b      	str	r3, [r7, #16]
 8002558:	462b      	mov	r3, r5
 800255a:	eb49 0303 	adc.w	r3, r9, r3
 800255e:	617b      	str	r3, [r7, #20]
 8002560:	f04f 0200 	mov.w	r2, #0
 8002564:	f04f 0300 	mov.w	r3, #0
 8002568:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800256c:	4629      	mov	r1, r5
 800256e:	024b      	lsls	r3, r1, #9
 8002570:	4621      	mov	r1, r4
 8002572:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002576:	4621      	mov	r1, r4
 8002578:	024a      	lsls	r2, r1, #9
 800257a:	4610      	mov	r0, r2
 800257c:	4619      	mov	r1, r3
 800257e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002582:	2200      	movs	r2, #0
 8002584:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002586:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002588:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800258c:	f7fe fa5a 	bl	8000a44 <__aeabi_uldivmod>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	4613      	mov	r3, r2
 8002596:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800259a:	e065      	b.n	8002668 <HAL_RCC_GetSysClockFreq+0x420>
 800259c:	40023800 	.word	0x40023800
 80025a0:	00f42400 	.word	0x00f42400
 80025a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025a8:	4b3d      	ldr	r3, [pc, #244]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	099b      	lsrs	r3, r3, #6
 80025ae:	2200      	movs	r2, #0
 80025b0:	4618      	mov	r0, r3
 80025b2:	4611      	mov	r1, r2
 80025b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80025b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80025ba:	2300      	movs	r3, #0
 80025bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80025be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80025c2:	4642      	mov	r2, r8
 80025c4:	464b      	mov	r3, r9
 80025c6:	f04f 0000 	mov.w	r0, #0
 80025ca:	f04f 0100 	mov.w	r1, #0
 80025ce:	0159      	lsls	r1, r3, #5
 80025d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025d4:	0150      	lsls	r0, r2, #5
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	4641      	mov	r1, r8
 80025dc:	1a51      	subs	r1, r2, r1
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	4649      	mov	r1, r9
 80025e2:	eb63 0301 	sbc.w	r3, r3, r1
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	f04f 0200 	mov.w	r2, #0
 80025ec:	f04f 0300 	mov.w	r3, #0
 80025f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80025f4:	4659      	mov	r1, fp
 80025f6:	018b      	lsls	r3, r1, #6
 80025f8:	4651      	mov	r1, sl
 80025fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025fe:	4651      	mov	r1, sl
 8002600:	018a      	lsls	r2, r1, #6
 8002602:	4651      	mov	r1, sl
 8002604:	1a54      	subs	r4, r2, r1
 8002606:	4659      	mov	r1, fp
 8002608:	eb63 0501 	sbc.w	r5, r3, r1
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	f04f 0300 	mov.w	r3, #0
 8002614:	00eb      	lsls	r3, r5, #3
 8002616:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800261a:	00e2      	lsls	r2, r4, #3
 800261c:	4614      	mov	r4, r2
 800261e:	461d      	mov	r5, r3
 8002620:	4643      	mov	r3, r8
 8002622:	18e3      	adds	r3, r4, r3
 8002624:	603b      	str	r3, [r7, #0]
 8002626:	464b      	mov	r3, r9
 8002628:	eb45 0303 	adc.w	r3, r5, r3
 800262c:	607b      	str	r3, [r7, #4]
 800262e:	f04f 0200 	mov.w	r2, #0
 8002632:	f04f 0300 	mov.w	r3, #0
 8002636:	e9d7 4500 	ldrd	r4, r5, [r7]
 800263a:	4629      	mov	r1, r5
 800263c:	028b      	lsls	r3, r1, #10
 800263e:	4621      	mov	r1, r4
 8002640:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002644:	4621      	mov	r1, r4
 8002646:	028a      	lsls	r2, r1, #10
 8002648:	4610      	mov	r0, r2
 800264a:	4619      	mov	r1, r3
 800264c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002650:	2200      	movs	r2, #0
 8002652:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002654:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002656:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800265a:	f7fe f9f3 	bl	8000a44 <__aeabi_uldivmod>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	4613      	mov	r3, r2
 8002664:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002668:	4b0d      	ldr	r3, [pc, #52]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	0f1b      	lsrs	r3, r3, #28
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002676:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800267a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800267e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002682:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002686:	e003      	b.n	8002690 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002688:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800268a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800268e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002690:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002694:	4618      	mov	r0, r3
 8002696:	37b8      	adds	r7, #184	@ 0xb8
 8002698:	46bd      	mov	sp, r7
 800269a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800269e:	bf00      	nop
 80026a0:	40023800 	.word	0x40023800
 80026a4:	00f42400 	.word	0x00f42400

080026a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e28d      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f000 8083 	beq.w	80027ce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80026c8:	4b94      	ldr	r3, [pc, #592]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f003 030c 	and.w	r3, r3, #12
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d019      	beq.n	8002708 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80026d4:	4b91      	ldr	r3, [pc, #580]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f003 030c 	and.w	r3, r3, #12
        || \
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d106      	bne.n	80026ee <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80026e0:	4b8e      	ldr	r3, [pc, #568]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026ec:	d00c      	beq.n	8002708 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026ee:	4b8b      	ldr	r3, [pc, #556]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80026f6:	2b0c      	cmp	r3, #12
 80026f8:	d112      	bne.n	8002720 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026fa:	4b88      	ldr	r3, [pc, #544]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002702:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002706:	d10b      	bne.n	8002720 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002708:	4b84      	ldr	r3, [pc, #528]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d05b      	beq.n	80027cc <HAL_RCC_OscConfig+0x124>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d157      	bne.n	80027cc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e25a      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002728:	d106      	bne.n	8002738 <HAL_RCC_OscConfig+0x90>
 800272a:	4b7c      	ldr	r3, [pc, #496]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a7b      	ldr	r2, [pc, #492]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002734:	6013      	str	r3, [r2, #0]
 8002736:	e01d      	b.n	8002774 <HAL_RCC_OscConfig+0xcc>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002740:	d10c      	bne.n	800275c <HAL_RCC_OscConfig+0xb4>
 8002742:	4b76      	ldr	r3, [pc, #472]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a75      	ldr	r2, [pc, #468]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002748:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	4b73      	ldr	r3, [pc, #460]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a72      	ldr	r2, [pc, #456]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	e00b      	b.n	8002774 <HAL_RCC_OscConfig+0xcc>
 800275c:	4b6f      	ldr	r3, [pc, #444]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a6e      	ldr	r2, [pc, #440]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002762:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002766:	6013      	str	r3, [r2, #0]
 8002768:	4b6c      	ldr	r3, [pc, #432]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a6b      	ldr	r2, [pc, #428]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 800276e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002772:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d013      	beq.n	80027a4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277c:	f7ff f93e 	bl	80019fc <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002784:	f7ff f93a 	bl	80019fc <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b64      	cmp	r3, #100	@ 0x64
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e21f      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002796:	4b61      	ldr	r3, [pc, #388]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d0f0      	beq.n	8002784 <HAL_RCC_OscConfig+0xdc>
 80027a2:	e014      	b.n	80027ce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a4:	f7ff f92a 	bl	80019fc <HAL_GetTick>
 80027a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027ac:	f7ff f926 	bl	80019fc <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b64      	cmp	r3, #100	@ 0x64
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e20b      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027be:	4b57      	ldr	r3, [pc, #348]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1f0      	bne.n	80027ac <HAL_RCC_OscConfig+0x104>
 80027ca:	e000      	b.n	80027ce <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d06f      	beq.n	80028ba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80027da:	4b50      	ldr	r3, [pc, #320]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f003 030c 	and.w	r3, r3, #12
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d017      	beq.n	8002816 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80027e6:	4b4d      	ldr	r3, [pc, #308]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f003 030c 	and.w	r3, r3, #12
        || \
 80027ee:	2b08      	cmp	r3, #8
 80027f0:	d105      	bne.n	80027fe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80027f2:	4b4a      	ldr	r3, [pc, #296]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00b      	beq.n	8002816 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027fe:	4b47      	ldr	r3, [pc, #284]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002806:	2b0c      	cmp	r3, #12
 8002808:	d11c      	bne.n	8002844 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800280a:	4b44      	ldr	r3, [pc, #272]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d116      	bne.n	8002844 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002816:	4b41      	ldr	r3, [pc, #260]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d005      	beq.n	800282e <HAL_RCC_OscConfig+0x186>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d001      	beq.n	800282e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e1d3      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282e:	4b3b      	ldr	r3, [pc, #236]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	4937      	ldr	r1, [pc, #220]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 800283e:	4313      	orrs	r3, r2
 8002840:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002842:	e03a      	b.n	80028ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d020      	beq.n	800288e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800284c:	4b34      	ldr	r3, [pc, #208]	@ (8002920 <HAL_RCC_OscConfig+0x278>)
 800284e:	2201      	movs	r2, #1
 8002850:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002852:	f7ff f8d3 	bl	80019fc <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800285a:	f7ff f8cf 	bl	80019fc <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e1b4      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800286c:	4b2b      	ldr	r3, [pc, #172]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d0f0      	beq.n	800285a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002878:	4b28      	ldr	r3, [pc, #160]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	691b      	ldr	r3, [r3, #16]
 8002884:	00db      	lsls	r3, r3, #3
 8002886:	4925      	ldr	r1, [pc, #148]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 8002888:	4313      	orrs	r3, r2
 800288a:	600b      	str	r3, [r1, #0]
 800288c:	e015      	b.n	80028ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800288e:	4b24      	ldr	r3, [pc, #144]	@ (8002920 <HAL_RCC_OscConfig+0x278>)
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002894:	f7ff f8b2 	bl	80019fc <HAL_GetTick>
 8002898:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800289a:	e008      	b.n	80028ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800289c:	f7ff f8ae 	bl	80019fc <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e193      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ae:	4b1b      	ldr	r3, [pc, #108]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1f0      	bne.n	800289c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0308 	and.w	r3, r3, #8
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d036      	beq.n	8002934 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d016      	beq.n	80028fc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028ce:	4b15      	ldr	r3, [pc, #84]	@ (8002924 <HAL_RCC_OscConfig+0x27c>)
 80028d0:	2201      	movs	r2, #1
 80028d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d4:	f7ff f892 	bl	80019fc <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028dc:	f7ff f88e 	bl	80019fc <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e173      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ee:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <HAL_RCC_OscConfig+0x274>)
 80028f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d0f0      	beq.n	80028dc <HAL_RCC_OscConfig+0x234>
 80028fa:	e01b      	b.n	8002934 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028fc:	4b09      	ldr	r3, [pc, #36]	@ (8002924 <HAL_RCC_OscConfig+0x27c>)
 80028fe:	2200      	movs	r2, #0
 8002900:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002902:	f7ff f87b 	bl	80019fc <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002908:	e00e      	b.n	8002928 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800290a:	f7ff f877 	bl	80019fc <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d907      	bls.n	8002928 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e15c      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
 800291c:	40023800 	.word	0x40023800
 8002920:	42470000 	.word	0x42470000
 8002924:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002928:	4b8a      	ldr	r3, [pc, #552]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 800292a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1ea      	bne.n	800290a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	f000 8097 	beq.w	8002a70 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002942:	2300      	movs	r3, #0
 8002944:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002946:	4b83      	ldr	r3, [pc, #524]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10f      	bne.n	8002972 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	4b7f      	ldr	r3, [pc, #508]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	4a7e      	ldr	r2, [pc, #504]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 800295c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002960:	6413      	str	r3, [r2, #64]	@ 0x40
 8002962:	4b7c      	ldr	r3, [pc, #496]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800296e:	2301      	movs	r3, #1
 8002970:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002972:	4b79      	ldr	r3, [pc, #484]	@ (8002b58 <HAL_RCC_OscConfig+0x4b0>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800297a:	2b00      	cmp	r3, #0
 800297c:	d118      	bne.n	80029b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800297e:	4b76      	ldr	r3, [pc, #472]	@ (8002b58 <HAL_RCC_OscConfig+0x4b0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a75      	ldr	r2, [pc, #468]	@ (8002b58 <HAL_RCC_OscConfig+0x4b0>)
 8002984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002988:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800298a:	f7ff f837 	bl	80019fc <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002990:	e008      	b.n	80029a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002992:	f7ff f833 	bl	80019fc <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e118      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a4:	4b6c      	ldr	r3, [pc, #432]	@ (8002b58 <HAL_RCC_OscConfig+0x4b0>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0f0      	beq.n	8002992 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d106      	bne.n	80029c6 <HAL_RCC_OscConfig+0x31e>
 80029b8:	4b66      	ldr	r3, [pc, #408]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029bc:	4a65      	ldr	r2, [pc, #404]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029be:	f043 0301 	orr.w	r3, r3, #1
 80029c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80029c4:	e01c      	b.n	8002a00 <HAL_RCC_OscConfig+0x358>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b05      	cmp	r3, #5
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCC_OscConfig+0x340>
 80029ce:	4b61      	ldr	r3, [pc, #388]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d2:	4a60      	ldr	r2, [pc, #384]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029d4:	f043 0304 	orr.w	r3, r3, #4
 80029d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80029da:	4b5e      	ldr	r3, [pc, #376]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029de:	4a5d      	ldr	r2, [pc, #372]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029e0:	f043 0301 	orr.w	r3, r3, #1
 80029e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80029e6:	e00b      	b.n	8002a00 <HAL_RCC_OscConfig+0x358>
 80029e8:	4b5a      	ldr	r3, [pc, #360]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ec:	4a59      	ldr	r2, [pc, #356]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029ee:	f023 0301 	bic.w	r3, r3, #1
 80029f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80029f4:	4b57      	ldr	r3, [pc, #348]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029f8:	4a56      	ldr	r2, [pc, #344]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 80029fa:	f023 0304 	bic.w	r3, r3, #4
 80029fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d015      	beq.n	8002a34 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a08:	f7fe fff8 	bl	80019fc <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a0e:	e00a      	b.n	8002a26 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a10:	f7fe fff4 	bl	80019fc <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e0d7      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a26:	4b4b      	ldr	r3, [pc, #300]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0ee      	beq.n	8002a10 <HAL_RCC_OscConfig+0x368>
 8002a32:	e014      	b.n	8002a5e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a34:	f7fe ffe2 	bl	80019fc <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a3a:	e00a      	b.n	8002a52 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a3c:	f7fe ffde 	bl	80019fc <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e0c1      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a52:	4b40      	ldr	r3, [pc, #256]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1ee      	bne.n	8002a3c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a5e:	7dfb      	ldrb	r3, [r7, #23]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d105      	bne.n	8002a70 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a64:	4b3b      	ldr	r3, [pc, #236]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a68:	4a3a      	ldr	r2, [pc, #232]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002a6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a6e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f000 80ad 	beq.w	8002bd4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a7a:	4b36      	ldr	r3, [pc, #216]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	2b08      	cmp	r3, #8
 8002a84:	d060      	beq.n	8002b48 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d145      	bne.n	8002b1a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a8e:	4b33      	ldr	r3, [pc, #204]	@ (8002b5c <HAL_RCC_OscConfig+0x4b4>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a94:	f7fe ffb2 	bl	80019fc <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a9c:	f7fe ffae 	bl	80019fc <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e093      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aae:	4b29      	ldr	r3, [pc, #164]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f0      	bne.n	8002a9c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	69da      	ldr	r2, [r3, #28]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac8:	019b      	lsls	r3, r3, #6
 8002aca:	431a      	orrs	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad0:	085b      	lsrs	r3, r3, #1
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	041b      	lsls	r3, r3, #16
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002adc:	061b      	lsls	r3, r3, #24
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae4:	071b      	lsls	r3, r3, #28
 8002ae6:	491b      	ldr	r1, [pc, #108]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aec:	4b1b      	ldr	r3, [pc, #108]	@ (8002b5c <HAL_RCC_OscConfig+0x4b4>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af2:	f7fe ff83 	bl	80019fc <HAL_GetTick>
 8002af6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af8:	e008      	b.n	8002b0c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002afa:	f7fe ff7f 	bl	80019fc <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e064      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b0c:	4b11      	ldr	r3, [pc, #68]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0f0      	beq.n	8002afa <HAL_RCC_OscConfig+0x452>
 8002b18:	e05c      	b.n	8002bd4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b1a:	4b10      	ldr	r3, [pc, #64]	@ (8002b5c <HAL_RCC_OscConfig+0x4b4>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b20:	f7fe ff6c 	bl	80019fc <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b28:	f7fe ff68 	bl	80019fc <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e04d      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b3a:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <HAL_RCC_OscConfig+0x4ac>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f0      	bne.n	8002b28 <HAL_RCC_OscConfig+0x480>
 8002b46:	e045      	b.n	8002bd4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d107      	bne.n	8002b60 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e040      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
 8002b54:	40023800 	.word	0x40023800
 8002b58:	40007000 	.word	0x40007000
 8002b5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b60:	4b1f      	ldr	r3, [pc, #124]	@ (8002be0 <HAL_RCC_OscConfig+0x538>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d030      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d129      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d122      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b90:	4013      	ands	r3, r2
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d119      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba6:	085b      	lsrs	r3, r3, #1
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d10f      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d107      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d001      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40023800 	.word	0x40023800

08002be4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e042      	b.n	8002c7c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d106      	bne.n	8002c10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f7fe fddc 	bl	80017c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2224      	movs	r2, #36	@ 0x24
 8002c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68da      	ldr	r2, [r3, #12]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 f97f 	bl	8002f2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	691a      	ldr	r2, [r3, #16]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	695a      	ldr	r2, [r3, #20]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68da      	ldr	r2, [r3, #12]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2220      	movs	r2, #32
 8002c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2220      	movs	r2, #32
 8002c70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08a      	sub	sp, #40	@ 0x28
 8002c88:	af02      	add	r7, sp, #8
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	603b      	str	r3, [r7, #0]
 8002c90:	4613      	mov	r3, r2
 8002c92:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c94:	2300      	movs	r3, #0
 8002c96:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b20      	cmp	r3, #32
 8002ca2:	f040 8081 	bne.w	8002da8 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d002      	beq.n	8002cb2 <HAL_UART_Receive+0x2e>
 8002cac:	88fb      	ldrh	r3, [r7, #6]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e079      	b.n	8002daa <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2222      	movs	r2, #34	@ 0x22
 8002cc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cca:	f7fe fe97 	bl	80019fc <HAL_GetTick>
 8002cce:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	88fa      	ldrh	r2, [r7, #6]
 8002cd4:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	88fa      	ldrh	r2, [r7, #6]
 8002cda:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ce4:	d108      	bne.n	8002cf8 <HAL_UART_Receive+0x74>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d104      	bne.n	8002cf8 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	61bb      	str	r3, [r7, #24]
 8002cf6:	e003      	b.n	8002d00 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002d00:	e047      	b.n	8002d92 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2120      	movs	r1, #32
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f000 f850 	bl	8002db2 <UART_WaitOnFlagUntilTimeout>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2220      	movs	r2, #32
 8002d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e042      	b.n	8002daa <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10c      	bne.n	8002d44 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	3302      	adds	r3, #2
 8002d40:	61bb      	str	r3, [r7, #24]
 8002d42:	e01f      	b.n	8002d84 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d4c:	d007      	beq.n	8002d5e <HAL_UART_Receive+0xda>
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10a      	bne.n	8002d6c <HAL_UART_Receive+0xe8>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d106      	bne.n	8002d6c <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	701a      	strb	r2, [r3, #0]
 8002d6a:	e008      	b.n	8002d7e <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d78:	b2da      	uxtb	r2, r3
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	3301      	adds	r3, #1
 8002d82:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1b2      	bne.n	8002d02 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002da4:	2300      	movs	r3, #0
 8002da6:	e000      	b.n	8002daa <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002da8:	2302      	movs	r3, #2
  }
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3720      	adds	r7, #32
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b086      	sub	sp, #24
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	60f8      	str	r0, [r7, #12]
 8002dba:	60b9      	str	r1, [r7, #8]
 8002dbc:	603b      	str	r3, [r7, #0]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dc2:	e03b      	b.n	8002e3c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dc4:	6a3b      	ldr	r3, [r7, #32]
 8002dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dca:	d037      	beq.n	8002e3c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dcc:	f7fe fe16 	bl	80019fc <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	6a3a      	ldr	r2, [r7, #32]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d302      	bcc.n	8002de2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e03a      	b.n	8002e5c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	f003 0304 	and.w	r3, r3, #4
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d023      	beq.n	8002e3c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	2b80      	cmp	r3, #128	@ 0x80
 8002df8:	d020      	beq.n	8002e3c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	2b40      	cmp	r3, #64	@ 0x40
 8002dfe:	d01d      	beq.n	8002e3c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0308 	and.w	r3, r3, #8
 8002e0a:	2b08      	cmp	r3, #8
 8002e0c:	d116      	bne.n	8002e3c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e0e:	2300      	movs	r3, #0
 8002e10:	617b      	str	r3, [r7, #20]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	617b      	str	r3, [r7, #20]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	617b      	str	r3, [r7, #20]
 8002e22:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f000 f81d 	bl	8002e64 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2208      	movs	r2, #8
 8002e2e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e00f      	b.n	8002e5c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	4013      	ands	r3, r2
 8002e46:	68ba      	ldr	r2, [r7, #8]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	bf0c      	ite	eq
 8002e4c:	2301      	moveq	r3, #1
 8002e4e:	2300      	movne	r3, #0
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	461a      	mov	r2, r3
 8002e54:	79fb      	ldrb	r3, [r7, #7]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d0b4      	beq.n	8002dc4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3718      	adds	r7, #24
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b095      	sub	sp, #84	@ 0x54
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	330c      	adds	r3, #12
 8002e72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e76:	e853 3f00 	ldrex	r3, [r3]
 8002e7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	330c      	adds	r3, #12
 8002e8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e8c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e94:	e841 2300 	strex	r3, r2, [r1]
 8002e98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1e5      	bne.n	8002e6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3314      	adds	r3, #20
 8002ea6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	e853 3f00 	ldrex	r3, [r3]
 8002eae:	61fb      	str	r3, [r7, #28]
   return(result);
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f023 0301 	bic.w	r3, r3, #1
 8002eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	3314      	adds	r3, #20
 8002ebe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ec0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ec8:	e841 2300 	strex	r3, r2, [r1]
 8002ecc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1e5      	bne.n	8002ea0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d119      	bne.n	8002f10 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	e853 3f00 	ldrex	r3, [r3]
 8002eea:	60bb      	str	r3, [r7, #8]
   return(result);
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	f023 0310 	bic.w	r3, r3, #16
 8002ef2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	330c      	adds	r3, #12
 8002efa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002efc:	61ba      	str	r2, [r7, #24]
 8002efe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f00:	6979      	ldr	r1, [r7, #20]
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	e841 2300 	strex	r3, r2, [r1]
 8002f08:	613b      	str	r3, [r7, #16]
   return(result);
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d1e5      	bne.n	8002edc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2220      	movs	r2, #32
 8002f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f1e:	bf00      	nop
 8002f20:	3754      	adds	r7, #84	@ 0x54
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
	...

08002f2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f30:	b0c0      	sub	sp, #256	@ 0x100
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f48:	68d9      	ldr	r1, [r3, #12]
 8002f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	ea40 0301 	orr.w	r3, r0, r1
 8002f54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	431a      	orrs	r2, r3
 8002f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f84:	f021 010c 	bic.w	r1, r1, #12
 8002f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f92:	430b      	orrs	r3, r1
 8002f94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fa6:	6999      	ldr	r1, [r3, #24]
 8002fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	ea40 0301 	orr.w	r3, r0, r1
 8002fb2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	4b8f      	ldr	r3, [pc, #572]	@ (80031f8 <UART_SetConfig+0x2cc>)
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d005      	beq.n	8002fcc <UART_SetConfig+0xa0>
 8002fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	4b8d      	ldr	r3, [pc, #564]	@ (80031fc <UART_SetConfig+0x2d0>)
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d104      	bne.n	8002fd6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fcc:	f7ff f928 	bl	8002220 <HAL_RCC_GetPCLK2Freq>
 8002fd0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002fd4:	e003      	b.n	8002fde <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fd6:	f7ff f90f 	bl	80021f8 <HAL_RCC_GetPCLK1Freq>
 8002fda:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fe2:	69db      	ldr	r3, [r3, #28]
 8002fe4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fe8:	f040 810c 	bne.w	8003204 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002fec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ff6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002ffa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002ffe:	4622      	mov	r2, r4
 8003000:	462b      	mov	r3, r5
 8003002:	1891      	adds	r1, r2, r2
 8003004:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003006:	415b      	adcs	r3, r3
 8003008:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800300a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800300e:	4621      	mov	r1, r4
 8003010:	eb12 0801 	adds.w	r8, r2, r1
 8003014:	4629      	mov	r1, r5
 8003016:	eb43 0901 	adc.w	r9, r3, r1
 800301a:	f04f 0200 	mov.w	r2, #0
 800301e:	f04f 0300 	mov.w	r3, #0
 8003022:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003026:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800302a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800302e:	4690      	mov	r8, r2
 8003030:	4699      	mov	r9, r3
 8003032:	4623      	mov	r3, r4
 8003034:	eb18 0303 	adds.w	r3, r8, r3
 8003038:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800303c:	462b      	mov	r3, r5
 800303e:	eb49 0303 	adc.w	r3, r9, r3
 8003042:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003052:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003056:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800305a:	460b      	mov	r3, r1
 800305c:	18db      	adds	r3, r3, r3
 800305e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003060:	4613      	mov	r3, r2
 8003062:	eb42 0303 	adc.w	r3, r2, r3
 8003066:	657b      	str	r3, [r7, #84]	@ 0x54
 8003068:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800306c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003070:	f7fd fce8 	bl	8000a44 <__aeabi_uldivmod>
 8003074:	4602      	mov	r2, r0
 8003076:	460b      	mov	r3, r1
 8003078:	4b61      	ldr	r3, [pc, #388]	@ (8003200 <UART_SetConfig+0x2d4>)
 800307a:	fba3 2302 	umull	r2, r3, r3, r2
 800307e:	095b      	lsrs	r3, r3, #5
 8003080:	011c      	lsls	r4, r3, #4
 8003082:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003086:	2200      	movs	r2, #0
 8003088:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800308c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003090:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003094:	4642      	mov	r2, r8
 8003096:	464b      	mov	r3, r9
 8003098:	1891      	adds	r1, r2, r2
 800309a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800309c:	415b      	adcs	r3, r3
 800309e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80030a4:	4641      	mov	r1, r8
 80030a6:	eb12 0a01 	adds.w	sl, r2, r1
 80030aa:	4649      	mov	r1, r9
 80030ac:	eb43 0b01 	adc.w	fp, r3, r1
 80030b0:	f04f 0200 	mov.w	r2, #0
 80030b4:	f04f 0300 	mov.w	r3, #0
 80030b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030c4:	4692      	mov	sl, r2
 80030c6:	469b      	mov	fp, r3
 80030c8:	4643      	mov	r3, r8
 80030ca:	eb1a 0303 	adds.w	r3, sl, r3
 80030ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030d2:	464b      	mov	r3, r9
 80030d4:	eb4b 0303 	adc.w	r3, fp, r3
 80030d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80030ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80030f0:	460b      	mov	r3, r1
 80030f2:	18db      	adds	r3, r3, r3
 80030f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80030f6:	4613      	mov	r3, r2
 80030f8:	eb42 0303 	adc.w	r3, r2, r3
 80030fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80030fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003102:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003106:	f7fd fc9d 	bl	8000a44 <__aeabi_uldivmod>
 800310a:	4602      	mov	r2, r0
 800310c:	460b      	mov	r3, r1
 800310e:	4611      	mov	r1, r2
 8003110:	4b3b      	ldr	r3, [pc, #236]	@ (8003200 <UART_SetConfig+0x2d4>)
 8003112:	fba3 2301 	umull	r2, r3, r3, r1
 8003116:	095b      	lsrs	r3, r3, #5
 8003118:	2264      	movs	r2, #100	@ 0x64
 800311a:	fb02 f303 	mul.w	r3, r2, r3
 800311e:	1acb      	subs	r3, r1, r3
 8003120:	00db      	lsls	r3, r3, #3
 8003122:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003126:	4b36      	ldr	r3, [pc, #216]	@ (8003200 <UART_SetConfig+0x2d4>)
 8003128:	fba3 2302 	umull	r2, r3, r3, r2
 800312c:	095b      	lsrs	r3, r3, #5
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003134:	441c      	add	r4, r3
 8003136:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800313a:	2200      	movs	r2, #0
 800313c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003140:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003144:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003148:	4642      	mov	r2, r8
 800314a:	464b      	mov	r3, r9
 800314c:	1891      	adds	r1, r2, r2
 800314e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003150:	415b      	adcs	r3, r3
 8003152:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003154:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003158:	4641      	mov	r1, r8
 800315a:	1851      	adds	r1, r2, r1
 800315c:	6339      	str	r1, [r7, #48]	@ 0x30
 800315e:	4649      	mov	r1, r9
 8003160:	414b      	adcs	r3, r1
 8003162:	637b      	str	r3, [r7, #52]	@ 0x34
 8003164:	f04f 0200 	mov.w	r2, #0
 8003168:	f04f 0300 	mov.w	r3, #0
 800316c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003170:	4659      	mov	r1, fp
 8003172:	00cb      	lsls	r3, r1, #3
 8003174:	4651      	mov	r1, sl
 8003176:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800317a:	4651      	mov	r1, sl
 800317c:	00ca      	lsls	r2, r1, #3
 800317e:	4610      	mov	r0, r2
 8003180:	4619      	mov	r1, r3
 8003182:	4603      	mov	r3, r0
 8003184:	4642      	mov	r2, r8
 8003186:	189b      	adds	r3, r3, r2
 8003188:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800318c:	464b      	mov	r3, r9
 800318e:	460a      	mov	r2, r1
 8003190:	eb42 0303 	adc.w	r3, r2, r3
 8003194:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80031a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80031a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80031ac:	460b      	mov	r3, r1
 80031ae:	18db      	adds	r3, r3, r3
 80031b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031b2:	4613      	mov	r3, r2
 80031b4:	eb42 0303 	adc.w	r3, r2, r3
 80031b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80031c2:	f7fd fc3f 	bl	8000a44 <__aeabi_uldivmod>
 80031c6:	4602      	mov	r2, r0
 80031c8:	460b      	mov	r3, r1
 80031ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003200 <UART_SetConfig+0x2d4>)
 80031cc:	fba3 1302 	umull	r1, r3, r3, r2
 80031d0:	095b      	lsrs	r3, r3, #5
 80031d2:	2164      	movs	r1, #100	@ 0x64
 80031d4:	fb01 f303 	mul.w	r3, r1, r3
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	00db      	lsls	r3, r3, #3
 80031dc:	3332      	adds	r3, #50	@ 0x32
 80031de:	4a08      	ldr	r2, [pc, #32]	@ (8003200 <UART_SetConfig+0x2d4>)
 80031e0:	fba2 2303 	umull	r2, r3, r2, r3
 80031e4:	095b      	lsrs	r3, r3, #5
 80031e6:	f003 0207 	and.w	r2, r3, #7
 80031ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4422      	add	r2, r4
 80031f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80031f4:	e106      	b.n	8003404 <UART_SetConfig+0x4d8>
 80031f6:	bf00      	nop
 80031f8:	40011000 	.word	0x40011000
 80031fc:	40011400 	.word	0x40011400
 8003200:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003204:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003208:	2200      	movs	r2, #0
 800320a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800320e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003212:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003216:	4642      	mov	r2, r8
 8003218:	464b      	mov	r3, r9
 800321a:	1891      	adds	r1, r2, r2
 800321c:	6239      	str	r1, [r7, #32]
 800321e:	415b      	adcs	r3, r3
 8003220:	627b      	str	r3, [r7, #36]	@ 0x24
 8003222:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003226:	4641      	mov	r1, r8
 8003228:	1854      	adds	r4, r2, r1
 800322a:	4649      	mov	r1, r9
 800322c:	eb43 0501 	adc.w	r5, r3, r1
 8003230:	f04f 0200 	mov.w	r2, #0
 8003234:	f04f 0300 	mov.w	r3, #0
 8003238:	00eb      	lsls	r3, r5, #3
 800323a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800323e:	00e2      	lsls	r2, r4, #3
 8003240:	4614      	mov	r4, r2
 8003242:	461d      	mov	r5, r3
 8003244:	4643      	mov	r3, r8
 8003246:	18e3      	adds	r3, r4, r3
 8003248:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800324c:	464b      	mov	r3, r9
 800324e:	eb45 0303 	adc.w	r3, r5, r3
 8003252:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003262:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003266:	f04f 0200 	mov.w	r2, #0
 800326a:	f04f 0300 	mov.w	r3, #0
 800326e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003272:	4629      	mov	r1, r5
 8003274:	008b      	lsls	r3, r1, #2
 8003276:	4621      	mov	r1, r4
 8003278:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800327c:	4621      	mov	r1, r4
 800327e:	008a      	lsls	r2, r1, #2
 8003280:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003284:	f7fd fbde 	bl	8000a44 <__aeabi_uldivmod>
 8003288:	4602      	mov	r2, r0
 800328a:	460b      	mov	r3, r1
 800328c:	4b60      	ldr	r3, [pc, #384]	@ (8003410 <UART_SetConfig+0x4e4>)
 800328e:	fba3 2302 	umull	r2, r3, r3, r2
 8003292:	095b      	lsrs	r3, r3, #5
 8003294:	011c      	lsls	r4, r3, #4
 8003296:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800329a:	2200      	movs	r2, #0
 800329c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80032a8:	4642      	mov	r2, r8
 80032aa:	464b      	mov	r3, r9
 80032ac:	1891      	adds	r1, r2, r2
 80032ae:	61b9      	str	r1, [r7, #24]
 80032b0:	415b      	adcs	r3, r3
 80032b2:	61fb      	str	r3, [r7, #28]
 80032b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032b8:	4641      	mov	r1, r8
 80032ba:	1851      	adds	r1, r2, r1
 80032bc:	6139      	str	r1, [r7, #16]
 80032be:	4649      	mov	r1, r9
 80032c0:	414b      	adcs	r3, r1
 80032c2:	617b      	str	r3, [r7, #20]
 80032c4:	f04f 0200 	mov.w	r2, #0
 80032c8:	f04f 0300 	mov.w	r3, #0
 80032cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032d0:	4659      	mov	r1, fp
 80032d2:	00cb      	lsls	r3, r1, #3
 80032d4:	4651      	mov	r1, sl
 80032d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032da:	4651      	mov	r1, sl
 80032dc:	00ca      	lsls	r2, r1, #3
 80032de:	4610      	mov	r0, r2
 80032e0:	4619      	mov	r1, r3
 80032e2:	4603      	mov	r3, r0
 80032e4:	4642      	mov	r2, r8
 80032e6:	189b      	adds	r3, r3, r2
 80032e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032ec:	464b      	mov	r3, r9
 80032ee:	460a      	mov	r2, r1
 80032f0:	eb42 0303 	adc.w	r3, r2, r3
 80032f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003302:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	f04f 0300 	mov.w	r3, #0
 800330c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003310:	4649      	mov	r1, r9
 8003312:	008b      	lsls	r3, r1, #2
 8003314:	4641      	mov	r1, r8
 8003316:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800331a:	4641      	mov	r1, r8
 800331c:	008a      	lsls	r2, r1, #2
 800331e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003322:	f7fd fb8f 	bl	8000a44 <__aeabi_uldivmod>
 8003326:	4602      	mov	r2, r0
 8003328:	460b      	mov	r3, r1
 800332a:	4611      	mov	r1, r2
 800332c:	4b38      	ldr	r3, [pc, #224]	@ (8003410 <UART_SetConfig+0x4e4>)
 800332e:	fba3 2301 	umull	r2, r3, r3, r1
 8003332:	095b      	lsrs	r3, r3, #5
 8003334:	2264      	movs	r2, #100	@ 0x64
 8003336:	fb02 f303 	mul.w	r3, r2, r3
 800333a:	1acb      	subs	r3, r1, r3
 800333c:	011b      	lsls	r3, r3, #4
 800333e:	3332      	adds	r3, #50	@ 0x32
 8003340:	4a33      	ldr	r2, [pc, #204]	@ (8003410 <UART_SetConfig+0x4e4>)
 8003342:	fba2 2303 	umull	r2, r3, r2, r3
 8003346:	095b      	lsrs	r3, r3, #5
 8003348:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800334c:	441c      	add	r4, r3
 800334e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003352:	2200      	movs	r2, #0
 8003354:	673b      	str	r3, [r7, #112]	@ 0x70
 8003356:	677a      	str	r2, [r7, #116]	@ 0x74
 8003358:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800335c:	4642      	mov	r2, r8
 800335e:	464b      	mov	r3, r9
 8003360:	1891      	adds	r1, r2, r2
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	415b      	adcs	r3, r3
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800336c:	4641      	mov	r1, r8
 800336e:	1851      	adds	r1, r2, r1
 8003370:	6039      	str	r1, [r7, #0]
 8003372:	4649      	mov	r1, r9
 8003374:	414b      	adcs	r3, r1
 8003376:	607b      	str	r3, [r7, #4]
 8003378:	f04f 0200 	mov.w	r2, #0
 800337c:	f04f 0300 	mov.w	r3, #0
 8003380:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003384:	4659      	mov	r1, fp
 8003386:	00cb      	lsls	r3, r1, #3
 8003388:	4651      	mov	r1, sl
 800338a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800338e:	4651      	mov	r1, sl
 8003390:	00ca      	lsls	r2, r1, #3
 8003392:	4610      	mov	r0, r2
 8003394:	4619      	mov	r1, r3
 8003396:	4603      	mov	r3, r0
 8003398:	4642      	mov	r2, r8
 800339a:	189b      	adds	r3, r3, r2
 800339c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800339e:	464b      	mov	r3, r9
 80033a0:	460a      	mov	r2, r1
 80033a2:	eb42 0303 	adc.w	r3, r2, r3
 80033a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80033a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80033b2:	667a      	str	r2, [r7, #100]	@ 0x64
 80033b4:	f04f 0200 	mov.w	r2, #0
 80033b8:	f04f 0300 	mov.w	r3, #0
 80033bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80033c0:	4649      	mov	r1, r9
 80033c2:	008b      	lsls	r3, r1, #2
 80033c4:	4641      	mov	r1, r8
 80033c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033ca:	4641      	mov	r1, r8
 80033cc:	008a      	lsls	r2, r1, #2
 80033ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80033d2:	f7fd fb37 	bl	8000a44 <__aeabi_uldivmod>
 80033d6:	4602      	mov	r2, r0
 80033d8:	460b      	mov	r3, r1
 80033da:	4b0d      	ldr	r3, [pc, #52]	@ (8003410 <UART_SetConfig+0x4e4>)
 80033dc:	fba3 1302 	umull	r1, r3, r3, r2
 80033e0:	095b      	lsrs	r3, r3, #5
 80033e2:	2164      	movs	r1, #100	@ 0x64
 80033e4:	fb01 f303 	mul.w	r3, r1, r3
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	011b      	lsls	r3, r3, #4
 80033ec:	3332      	adds	r3, #50	@ 0x32
 80033ee:	4a08      	ldr	r2, [pc, #32]	@ (8003410 <UART_SetConfig+0x4e4>)
 80033f0:	fba2 2303 	umull	r2, r3, r2, r3
 80033f4:	095b      	lsrs	r3, r3, #5
 80033f6:	f003 020f 	and.w	r2, r3, #15
 80033fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4422      	add	r2, r4
 8003402:	609a      	str	r2, [r3, #8]
}
 8003404:	bf00      	nop
 8003406:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800340a:	46bd      	mov	sp, r7
 800340c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003410:	51eb851f 	.word	0x51eb851f

08003414 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	2101      	movs	r1, #1
 8003422:	482e      	ldr	r0, [pc, #184]	@ (80034dc <network_configure_activations+0xc8>)
 8003424:	f000 fa98 	bl	8003958 <ai_platform_get_activations_map>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d04b      	beq.n	80034c6 <network_configure_activations+0xb2>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor0_output_array.data = AI_PTR(g_network_activations_map[0] + 348);
 800342e:	4b2b      	ldr	r3, [pc, #172]	@ (80034dc <network_configure_activations+0xc8>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8003436:	4a2a      	ldr	r2, [pc, #168]	@ (80034e0 <network_configure_activations+0xcc>)
 8003438:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 348);
 800343a:	4b28      	ldr	r3, [pc, #160]	@ (80034dc <network_configure_activations+0xc8>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8003442:	4a27      	ldr	r2, [pc, #156]	@ (80034e0 <network_configure_activations+0xcc>)
 8003444:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_network_activations_map[0] + 400);
 8003446:	4b25      	ldr	r3, [pc, #148]	@ (80034dc <network_configure_activations+0xc8>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800344e:	4a25      	ldr	r2, [pc, #148]	@ (80034e4 <network_configure_activations+0xd0>)
 8003450:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 400);
 8003452:	4b22      	ldr	r3, [pc, #136]	@ (80034dc <network_configure_activations+0xc8>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800345a:	4a22      	ldr	r2, [pc, #136]	@ (80034e4 <network_configure_activations+0xd0>)
 800345c:	60d3      	str	r3, [r2, #12]
    nl_0_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 400);
 800345e:	4b1f      	ldr	r3, [pc, #124]	@ (80034dc <network_configure_activations+0xc8>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003466:	4a20      	ldr	r2, [pc, #128]	@ (80034e8 <network_configure_activations+0xd4>)
 8003468:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 400);
 800346a:	4b1c      	ldr	r3, [pc, #112]	@ (80034dc <network_configure_activations+0xc8>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003472:	4a1d      	ldr	r2, [pc, #116]	@ (80034e8 <network_configure_activations+0xd4>)
 8003474:	60d3      	str	r3, [r2, #12]
    gemm_1_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003476:	4b19      	ldr	r3, [pc, #100]	@ (80034dc <network_configure_activations+0xc8>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a1c      	ldr	r2, [pc, #112]	@ (80034ec <network_configure_activations+0xd8>)
 800347c:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800347e:	4b17      	ldr	r3, [pc, #92]	@ (80034dc <network_configure_activations+0xc8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a1a      	ldr	r2, [pc, #104]	@ (80034ec <network_configure_activations+0xd8>)
 8003484:	60d3      	str	r3, [r2, #12]
    nl_1_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 400);
 8003486:	4b15      	ldr	r3, [pc, #84]	@ (80034dc <network_configure_activations+0xc8>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800348e:	4a18      	ldr	r2, [pc, #96]	@ (80034f0 <network_configure_activations+0xdc>)
 8003490:	6093      	str	r3, [r2, #8]
    nl_1_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 400);
 8003492:	4b12      	ldr	r3, [pc, #72]	@ (80034dc <network_configure_activations+0xc8>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800349a:	4a15      	ldr	r2, [pc, #84]	@ (80034f0 <network_configure_activations+0xdc>)
 800349c:	60d3      	str	r3, [r2, #12]
    gemm_2_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800349e:	4b0f      	ldr	r3, [pc, #60]	@ (80034dc <network_configure_activations+0xc8>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a14      	ldr	r2, [pc, #80]	@ (80034f4 <network_configure_activations+0xe0>)
 80034a4:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80034a6:	4b0d      	ldr	r3, [pc, #52]	@ (80034dc <network_configure_activations+0xc8>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a12      	ldr	r2, [pc, #72]	@ (80034f4 <network_configure_activations+0xe0>)
 80034ac:	60d3      	str	r3, [r2, #12]
    nl_3_output_array.data = AI_PTR(g_network_activations_map[0] + 40);
 80034ae:	4b0b      	ldr	r3, [pc, #44]	@ (80034dc <network_configure_activations+0xc8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	3328      	adds	r3, #40	@ 0x28
 80034b4:	4a10      	ldr	r2, [pc, #64]	@ (80034f8 <network_configure_activations+0xe4>)
 80034b6:	6093      	str	r3, [r2, #8]
    nl_3_output_array.data_start = AI_PTR(g_network_activations_map[0] + 40);
 80034b8:	4b08      	ldr	r3, [pc, #32]	@ (80034dc <network_configure_activations+0xc8>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	3328      	adds	r3, #40	@ 0x28
 80034be:	4a0e      	ldr	r2, [pc, #56]	@ (80034f8 <network_configure_activations+0xe4>)
 80034c0:	60d3      	str	r3, [r2, #12]
    return true;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e005      	b.n	80034d2 <network_configure_activations+0xbe>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 80034c6:	2213      	movs	r2, #19
 80034c8:	2130      	movs	r1, #48	@ 0x30
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 fa98 	bl	8003a00 <ai_platform_network_set_error>
  return false;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	20008be0 	.word	0x20008be0
 80034e0:	20000010 	.word	0x20000010
 80034e4:	20000020 	.word	0x20000020
 80034e8:	20000030 	.word	0x20000030
 80034ec:	20000040 	.word	0x20000040
 80034f0:	20000050 	.word	0x20000050
 80034f4:	20000060 	.word	0x20000060
 80034f8:	20000070 	.word	0x20000070

080034fc <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	2101      	movs	r1, #1
 800350a:	4841      	ldr	r0, [pc, #260]	@ (8003610 <network_configure_weights+0x114>)
 800350c:	f000 f9d2 	bl	80038b4 <ai_platform_get_weights_map>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d071      	beq.n	80035fa <network_configure_weights+0xfe>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8003516:	4b3f      	ldr	r3, [pc, #252]	@ (8003614 <network_configure_weights+0x118>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800351e:	4a3d      	ldr	r2, [pc, #244]	@ (8003614 <network_configure_weights+0x118>)
 8003520:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8003522:	4b3b      	ldr	r3, [pc, #236]	@ (8003610 <network_configure_weights+0x114>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a3b      	ldr	r2, [pc, #236]	@ (8003614 <network_configure_weights+0x118>)
 8003528:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 800352a:	4b39      	ldr	r3, [pc, #228]	@ (8003610 <network_configure_weights+0x114>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a39      	ldr	r2, [pc, #228]	@ (8003614 <network_configure_weights+0x118>)
 8003530:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8003532:	4b39      	ldr	r3, [pc, #228]	@ (8003618 <network_configure_weights+0x11c>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800353a:	4a37      	ldr	r2, [pc, #220]	@ (8003618 <network_configure_weights+0x11c>)
 800353c:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 5200);
 800353e:	4b34      	ldr	r3, [pc, #208]	@ (8003610 <network_configure_weights+0x114>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f503 53a2 	add.w	r3, r3, #5184	@ 0x1440
 8003546:	3310      	adds	r3, #16
 8003548:	4a33      	ldr	r2, [pc, #204]	@ (8003618 <network_configure_weights+0x11c>)
 800354a:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 5200);
 800354c:	4b30      	ldr	r3, [pc, #192]	@ (8003610 <network_configure_weights+0x114>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f503 53a2 	add.w	r3, r3, #5184	@ 0x1440
 8003554:	3310      	adds	r3, #16
 8003556:	4a30      	ldr	r2, [pc, #192]	@ (8003618 <network_configure_weights+0x11c>)
 8003558:	60d3      	str	r3, [r2, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800355a:	4b30      	ldr	r3, [pc, #192]	@ (800361c <network_configure_weights+0x120>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003562:	4a2e      	ldr	r2, [pc, #184]	@ (800361c <network_configure_weights+0x120>)
 8003564:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 5600);
 8003566:	4b2a      	ldr	r3, [pc, #168]	@ (8003610 <network_configure_weights+0x114>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 800356e:	4a2b      	ldr	r2, [pc, #172]	@ (800361c <network_configure_weights+0x120>)
 8003570:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 5600);
 8003572:	4b27      	ldr	r3, [pc, #156]	@ (8003610 <network_configure_weights+0x114>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 800357a:	4a28      	ldr	r2, [pc, #160]	@ (800361c <network_configure_weights+0x120>)
 800357c:	60d3      	str	r3, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800357e:	4b28      	ldr	r3, [pc, #160]	@ (8003620 <network_configure_weights+0x124>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003586:	4a26      	ldr	r2, [pc, #152]	@ (8003620 <network_configure_weights+0x124>)
 8003588:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 45600);
 800358a:	4b21      	ldr	r3, [pc, #132]	@ (8003610 <network_configure_weights+0x114>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f503 4332 	add.w	r3, r3, #45568	@ 0xb200
 8003592:	3320      	adds	r3, #32
 8003594:	4a22      	ldr	r2, [pc, #136]	@ (8003620 <network_configure_weights+0x124>)
 8003596:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 45600);
 8003598:	4b1d      	ldr	r3, [pc, #116]	@ (8003610 <network_configure_weights+0x114>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f503 4332 	add.w	r3, r3, #45568	@ 0xb200
 80035a0:	3320      	adds	r3, #32
 80035a2:	4a1f      	ldr	r2, [pc, #124]	@ (8003620 <network_configure_weights+0x124>)
 80035a4:	60d3      	str	r3, [r2, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 80035a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003624 <network_configure_weights+0x128>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80035ae:	4a1d      	ldr	r2, [pc, #116]	@ (8003624 <network_configure_weights+0x128>)
 80035b0:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 46000);
 80035b2:	4b17      	ldr	r3, [pc, #92]	@ (8003610 <network_configure_weights+0x114>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f503 4333 	add.w	r3, r3, #45824	@ 0xb300
 80035ba:	33b0      	adds	r3, #176	@ 0xb0
 80035bc:	4a19      	ldr	r2, [pc, #100]	@ (8003624 <network_configure_weights+0x128>)
 80035be:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 46000);
 80035c0:	4b13      	ldr	r3, [pc, #76]	@ (8003610 <network_configure_weights+0x114>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f503 4333 	add.w	r3, r3, #45824	@ 0xb300
 80035c8:	33b0      	adds	r3, #176	@ 0xb0
 80035ca:	4a16      	ldr	r2, [pc, #88]	@ (8003624 <network_configure_weights+0x128>)
 80035cc:	60d3      	str	r3, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 80035ce:	4b16      	ldr	r3, [pc, #88]	@ (8003628 <network_configure_weights+0x12c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80035d6:	4a14      	ldr	r2, [pc, #80]	@ (8003628 <network_configure_weights+0x12c>)
 80035d8:	6013      	str	r3, [r2, #0]
    gemm_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 50000);
 80035da:	4b0d      	ldr	r3, [pc, #52]	@ (8003610 <network_configure_weights+0x114>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f503 4343 	add.w	r3, r3, #49920	@ 0xc300
 80035e2:	3350      	adds	r3, #80	@ 0x50
 80035e4:	4a10      	ldr	r2, [pc, #64]	@ (8003628 <network_configure_weights+0x12c>)
 80035e6:	6093      	str	r3, [r2, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 50000);
 80035e8:	4b09      	ldr	r3, [pc, #36]	@ (8003610 <network_configure_weights+0x114>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f503 4343 	add.w	r3, r3, #49920	@ 0xc300
 80035f0:	3350      	adds	r3, #80	@ 0x50
 80035f2:	4a0d      	ldr	r2, [pc, #52]	@ (8003628 <network_configure_weights+0x12c>)
 80035f4:	60d3      	str	r3, [r2, #12]
    return true;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e005      	b.n	8003606 <network_configure_weights+0x10a>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80035fa:	2212      	movs	r2, #18
 80035fc:	2130      	movs	r1, #48	@ 0x30
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f000 f9fe 	bl	8003a00 <ai_platform_network_set_error>
  return false;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	20008be4 	.word	0x20008be4
 8003614:	20000080 	.word	0x20000080
 8003618:	20000090 	.word	0x20000090
 800361c:	200000a0 	.word	0x200000a0
 8003620:	200000b0 	.word	0x200000b0
 8003624:	200000c0 	.word	0x200000c0
 8003628:	200000d0 	.word	0x200000d0

0800362c <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af02      	add	r7, sp, #8
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8003636:	2300      	movs	r3, #0
 8003638:	9301      	str	r3, [sp, #4]
 800363a:	2305      	movs	r3, #5
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	2301      	movs	r3, #1
 8003640:	4a04      	ldr	r2, [pc, #16]	@ (8003654 <ai_network_create+0x28>)
 8003642:	6839      	ldr	r1, [r7, #0]
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 fac9 	bl	8003bdc <ai_platform_network_create>
 800364a:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800364c:	4618      	mov	r0, r3
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	2000069c 	.word	0x2000069c

08003658 <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d104      	bne.n	8003672 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8003668:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <ai_network_inputs_get+0x2c>)
 800366a:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4a06      	ldr	r2, [pc, #24]	@ (8003688 <ai_network_inputs_get+0x30>)
 8003670:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8003672:	6839      	ldr	r1, [r7, #0]
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f000 f9c9 	bl	8003a0c <ai_platform_inputs_get>
 800367a:	4603      	mov	r3, r0
}
 800367c:	4618      	mov	r0, r3
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	2000069c 	.word	0x2000069c
 8003688:	a1c00100 	.word	0xa1c00100

0800368c <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d104      	bne.n	80036a6 <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800369c:	4b06      	ldr	r3, [pc, #24]	@ (80036b8 <ai_network_outputs_get+0x2c>)
 800369e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a06      	ldr	r2, [pc, #24]	@ (80036bc <ai_network_outputs_get+0x30>)
 80036a4:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 80036a6:	6839      	ldr	r1, [r7, #0]
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 fa25 	bl	8003af8 <ai_platform_outputs_get>
 80036ae:	4603      	mov	r3, r0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3708      	adds	r7, #8
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	2000069c 	.word	0x2000069c
 80036bc:	a1c00100 	.word	0xa1c00100

080036c0 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 80036ca:	6839      	ldr	r1, [r7, #0]
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 fac7 	bl	8003c60 <ai_platform_network_init>
 80036d2:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 80036d4:	2301      	movs	r3, #1
 80036d6:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <ai_network_init+0x22>
 80036de:	2300      	movs	r3, #0
 80036e0:	e026      	b.n	8003730 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 80036e2:	6839      	ldr	r1, [r7, #0]
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f7ff ff09 	bl	80034fc <network_configure_weights>
 80036ea:	4603      	mov	r3, r0
 80036ec:	461a      	mov	r2, r3
 80036ee:	7afb      	ldrb	r3, [r7, #11]
 80036f0:	4013      	ands	r3, r2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	bf14      	ite	ne
 80036f6:	2301      	movne	r3, #1
 80036f8:	2300      	moveq	r3, #0
 80036fa:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 80036fc:	6839      	ldr	r1, [r7, #0]
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f7ff fe88 	bl	8003414 <network_configure_activations>
 8003704:	4603      	mov	r3, r0
 8003706:	461a      	mov	r2, r3
 8003708:	7afb      	ldrb	r3, [r7, #11]
 800370a:	4013      	ands	r3, r2
 800370c:	2b00      	cmp	r3, #0
 800370e:	bf14      	ite	ne
 8003710:	2301      	movne	r3, #1
 8003712:	2300      	moveq	r3, #0
 8003714:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 fb3a 	bl	8003d90 <ai_platform_network_post_init>
 800371c:	4603      	mov	r3, r0
 800371e:	461a      	mov	r2, r3
 8003720:	7afb      	ldrb	r3, [r7, #11]
 8003722:	4013      	ands	r3, r2
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf14      	ite	ne
 8003728:	2301      	movne	r3, #1
 800372a:	2300      	moveq	r3, #0
 800372c:	72fb      	strb	r3, [r7, #11]

  return ok;
 800372e:	7afb      	ldrb	r3, [r7, #11]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	68b9      	ldr	r1, [r7, #8]
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f000 fb4f 	bl	8003dec <ai_platform_network_process>
 800374e:	4603      	mov	r3, r0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3710      	adds	r7, #16
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 8003758:	b4b0      	push	{r4, r5, r7}
 800375a:	b08f      	sub	sp, #60	@ 0x3c
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8003762:	4b15      	ldr	r3, [pc, #84]	@ (80037b8 <ai_network_data_activations_buffer_get+0x60>)
 8003764:	61fb      	str	r3, [r7, #28]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	623b      	str	r3, [r7, #32]
 800376a:	2300      	movs	r3, #0
 800376c:	627b      	str	r3, [r7, #36]	@ 0x24
 800376e:	2300      	movs	r3, #0
 8003770:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003772:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8003776:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003778:	2301      	movs	r3, #1
 800377a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800377e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003780:	2204      	movs	r2, #4
 8003782:	f362 231f 	bfi	r3, r2, #8, #24
 8003786:	633b      	str	r3, [r7, #48]	@ 0x30
 8003788:	4b0c      	ldr	r3, [pc, #48]	@ (80037bc <ai_network_data_activations_buffer_get+0x64>)
 800378a:	f107 040c 	add.w	r4, r7, #12
 800378e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003790:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003794:	f107 030c 	add.w	r3, r7, #12
 8003798:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	461d      	mov	r5, r3
 800379e:	f107 041c 	add.w	r4, r7, #28
 80037a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037a6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80037aa:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	373c      	adds	r7, #60	@ 0x3c
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bcb0      	pop	{r4, r5, r7}
 80037b6:	4770      	bx	lr
 80037b8:	00040440 	.word	0x00040440
 80037bc:	080063a0 	.word	0x080063a0

080037c0 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 80037c0:	b4b0      	push	{r4, r5, r7}
 80037c2:	b08f      	sub	sp, #60	@ 0x3c
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 80037ca:	4b15      	ldr	r3, [pc, #84]	@ (8003820 <ai_network_data_weights_buffer_get+0x60>)
 80037cc:	61fb      	str	r3, [r7, #28]
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	623b      	str	r3, [r7, #32]
 80037d2:	2300      	movs	r3, #0
 80037d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80037d6:	2300      	movs	r3, #0
 80037d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037da:	f24c 3378 	movw	r3, #50040	@ 0xc378
 80037de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037e0:	2301      	movs	r3, #1
 80037e2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80037e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e8:	2204      	movs	r2, #4
 80037ea:	f362 231f 	bfi	r3, r2, #8, #24
 80037ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80037f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003824 <ai_network_data_weights_buffer_get+0x64>)
 80037f2:	f107 040c 	add.w	r4, r7, #12
 80037f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80037fc:	f107 030c 	add.w	r3, r7, #12
 8003800:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	461d      	mov	r5, r3
 8003806:	f107 041c 	add.w	r4, r7, #28
 800380a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800380c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800380e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003812:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	373c      	adds	r7, #60	@ 0x3c
 800381a:	46bd      	mov	sp, r7
 800381c:	bcb0      	pop	{r4, r5, r7}
 800381e:	4770      	bx	lr
 8003820:	40040440 	.word	0x40040440
 8003824:	080063b0 	.word	0x080063b0

08003828 <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 800382c:	4b02      	ldr	r3, [pc, #8]	@ (8003838 <ai_network_data_weights_get+0x10>)

}
 800382e:	4618      	mov	r0, r3
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	20000740 	.word	0x20000740

0800383c <ai_buffer_get_size>:
 800383c:	b360      	cbz	r0, 8003898 <ai_buffer_get_size+0x5c>
 800383e:	b430      	push	{r4, r5}
 8003840:	6803      	ldr	r3, [r0, #0]
 8003842:	4d16      	ldr	r5, [pc, #88]	@ (800389c <ai_buffer_get_size+0x60>)
 8003844:	6984      	ldr	r4, [r0, #24]
 8003846:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800384a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800384e:	42ab      	cmp	r3, r5
 8003850:	6862      	ldr	r2, [r4, #4]
 8003852:	d01b      	beq.n	800388c <ai_buffer_get_size+0x50>
 8003854:	7d03      	ldrb	r3, [r0, #20]
 8003856:	6941      	ldr	r1, [r0, #20]
 8003858:	f1a3 0301 	sub.w	r3, r3, #1
 800385c:	fab3 f383 	clz	r3, r3
 8003860:	095b      	lsrs	r3, r3, #5
 8003862:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8003866:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800386a:	da0b      	bge.n	8003884 <ai_buffer_get_size+0x48>
 800386c:	2b01      	cmp	r3, #1
 800386e:	d102      	bne.n	8003876 <ai_buffer_get_size+0x3a>
 8003870:	2802      	cmp	r0, #2
 8003872:	d007      	beq.n	8003884 <ai_buffer_get_size+0x48>
 8003874:	2302      	movs	r3, #2
 8003876:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800387a:	3301      	adds	r3, #1
 800387c:	4298      	cmp	r0, r3
 800387e:	fb01 f202 	mul.w	r2, r1, r2
 8003882:	d1f3      	bne.n	800386c <ai_buffer_get_size+0x30>
 8003884:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8003888:	bc30      	pop	{r4, r5}
 800388a:	4770      	bx	lr
 800388c:	2900      	cmp	r1, #0
 800388e:	d0e1      	beq.n	8003854 <ai_buffer_get_size+0x18>
 8003890:	321f      	adds	r2, #31
 8003892:	f022 021f 	bic.w	r2, r2, #31
 8003896:	e7dd      	b.n	8003854 <ai_buffer_get_size+0x18>
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	000400c0 	.word	0x000400c0

080038a0 <ai_buffer_array_sane>:
 80038a0:	b138      	cbz	r0, 80038b2 <ai_buffer_array_sane+0x12>
 80038a2:	6843      	ldr	r3, [r0, #4]
 80038a4:	b123      	cbz	r3, 80038b0 <ai_buffer_array_sane+0x10>
 80038a6:	8840      	ldrh	r0, [r0, #2]
 80038a8:	3800      	subs	r0, #0
 80038aa:	bf18      	it	ne
 80038ac:	2001      	movne	r0, #1
 80038ae:	4770      	bx	lr
 80038b0:	4618      	mov	r0, r3
 80038b2:	4770      	bx	lr

080038b4 <ai_platform_get_weights_map>:
 80038b4:	b1f2      	cbz	r2, 80038f4 <ai_platform_get_weights_map+0x40>
 80038b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b8:	4605      	mov	r5, r0
 80038ba:	b1c8      	cbz	r0, 80038f0 <ai_platform_get_weights_map+0x3c>
 80038bc:	460c      	mov	r4, r1
 80038be:	b1b9      	cbz	r1, 80038f0 <ai_platform_get_weights_map+0x3c>
 80038c0:	4b24      	ldr	r3, [pc, #144]	@ (8003954 <ai_platform_get_weights_map+0xa0>)
 80038c2:	6811      	ldr	r1, [r2, #0]
 80038c4:	4299      	cmp	r1, r3
 80038c6:	4616      	mov	r6, r2
 80038c8:	d00b      	beq.n	80038e2 <ai_platform_get_weights_map+0x2e>
 80038ca:	6856      	ldr	r6, [r2, #4]
 80038cc:	b186      	cbz	r6, 80038f0 <ai_platform_get_weights_map+0x3c>
 80038ce:	6837      	ldr	r7, [r6, #0]
 80038d0:	429f      	cmp	r7, r3
 80038d2:	d011      	beq.n	80038f8 <ai_platform_get_weights_map+0x44>
 80038d4:	6006      	str	r6, [r0, #0]
 80038d6:	f1a4 0001 	sub.w	r0, r4, #1
 80038da:	fab0 f080 	clz	r0, r0
 80038de:	0940      	lsrs	r0, r0, #5
 80038e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038e2:	1d10      	adds	r0, r2, #4
 80038e4:	f7ff ffdc 	bl	80038a0 <ai_buffer_array_sane>
 80038e8:	b110      	cbz	r0, 80038f0 <ai_platform_get_weights_map+0x3c>
 80038ea:	88f3      	ldrh	r3, [r6, #6]
 80038ec:	429c      	cmp	r4, r3
 80038ee:	d01b      	beq.n	8003928 <ai_platform_get_weights_map+0x74>
 80038f0:	2000      	movs	r0, #0
 80038f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038f4:	2000      	movs	r0, #0
 80038f6:	4770      	bx	lr
 80038f8:	4631      	mov	r1, r6
 80038fa:	3804      	subs	r0, #4
 80038fc:	2300      	movs	r3, #0
 80038fe:	e004      	b.n	800390a <ai_platform_get_weights_map+0x56>
 8003900:	3301      	adds	r3, #1
 8003902:	429c      	cmp	r4, r3
 8003904:	f840 2f04 	str.w	r2, [r0, #4]!
 8003908:	d005      	beq.n	8003916 <ai_platform_get_weights_map+0x62>
 800390a:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800390e:	42ba      	cmp	r2, r7
 8003910:	d1f6      	bne.n	8003900 <ai_platform_get_weights_map+0x4c>
 8003912:	429c      	cmp	r4, r3
 8003914:	d1ec      	bne.n	80038f0 <ai_platform_get_weights_map+0x3c>
 8003916:	3401      	adds	r4, #1
 8003918:	4b0e      	ldr	r3, [pc, #56]	@ (8003954 <ai_platform_get_weights_map+0xa0>)
 800391a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800391e:	1ac0      	subs	r0, r0, r3
 8003920:	fab0 f080 	clz	r0, r0
 8003924:	0940      	lsrs	r0, r0, #5
 8003926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003928:	2100      	movs	r1, #0
 800392a:	1f28      	subs	r0, r5, #4
 800392c:	468c      	mov	ip, r1
 800392e:	e005      	b.n	800393c <ai_platform_get_weights_map+0x88>
 8003930:	f10c 0c01 	add.w	ip, ip, #1
 8003934:	4564      	cmp	r4, ip
 8003936:	f840 3f04 	str.w	r3, [r0, #4]!
 800393a:	d005      	beq.n	8003948 <ai_platform_get_weights_map+0x94>
 800393c:	68b3      	ldr	r3, [r6, #8]
 800393e:	440b      	add	r3, r1
 8003940:	311c      	adds	r1, #28
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1f3      	bne.n	8003930 <ai_platform_get_weights_map+0x7c>
 8003948:	eba4 000c 	sub.w	r0, r4, ip
 800394c:	fab0 f080 	clz	r0, r0
 8003950:	0940      	lsrs	r0, r0, #5
 8003952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003954:	a1facade 	.word	0xa1facade

08003958 <ai_platform_get_activations_map>:
 8003958:	b1fa      	cbz	r2, 800399a <ai_platform_get_activations_map+0x42>
 800395a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800395c:	4605      	mov	r5, r0
 800395e:	b1d0      	cbz	r0, 8003996 <ai_platform_get_activations_map+0x3e>
 8003960:	460c      	mov	r4, r1
 8003962:	b1c1      	cbz	r1, 8003996 <ai_platform_get_activations_map+0x3e>
 8003964:	4b25      	ldr	r3, [pc, #148]	@ (80039fc <ai_platform_get_activations_map+0xa4>)
 8003966:	6811      	ldr	r1, [r2, #0]
 8003968:	4299      	cmp	r1, r3
 800396a:	4616      	mov	r6, r2
 800396c:	d00b      	beq.n	8003986 <ai_platform_get_activations_map+0x2e>
 800396e:	6a16      	ldr	r6, [r2, #32]
 8003970:	b18e      	cbz	r6, 8003996 <ai_platform_get_activations_map+0x3e>
 8003972:	6837      	ldr	r7, [r6, #0]
 8003974:	429f      	cmp	r7, r3
 8003976:	d012      	beq.n	800399e <ai_platform_get_activations_map+0x46>
 8003978:	6006      	str	r6, [r0, #0]
 800397a:	f1a4 0001 	sub.w	r0, r4, #1
 800397e:	fab0 f080 	clz	r0, r0
 8003982:	0940      	lsrs	r0, r0, #5
 8003984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003986:	f102 000c 	add.w	r0, r2, #12
 800398a:	f7ff ff89 	bl	80038a0 <ai_buffer_array_sane>
 800398e:	b110      	cbz	r0, 8003996 <ai_platform_get_activations_map+0x3e>
 8003990:	89f3      	ldrh	r3, [r6, #14]
 8003992:	429c      	cmp	r4, r3
 8003994:	d01b      	beq.n	80039ce <ai_platform_get_activations_map+0x76>
 8003996:	2000      	movs	r0, #0
 8003998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800399a:	2000      	movs	r0, #0
 800399c:	4770      	bx	lr
 800399e:	4631      	mov	r1, r6
 80039a0:	3804      	subs	r0, #4
 80039a2:	2300      	movs	r3, #0
 80039a4:	e004      	b.n	80039b0 <ai_platform_get_activations_map+0x58>
 80039a6:	3301      	adds	r3, #1
 80039a8:	429c      	cmp	r4, r3
 80039aa:	f840 2f04 	str.w	r2, [r0, #4]!
 80039ae:	d005      	beq.n	80039bc <ai_platform_get_activations_map+0x64>
 80039b0:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80039b4:	42ba      	cmp	r2, r7
 80039b6:	d1f6      	bne.n	80039a6 <ai_platform_get_activations_map+0x4e>
 80039b8:	429c      	cmp	r4, r3
 80039ba:	d1ec      	bne.n	8003996 <ai_platform_get_activations_map+0x3e>
 80039bc:	3401      	adds	r4, #1
 80039be:	4b0f      	ldr	r3, [pc, #60]	@ (80039fc <ai_platform_get_activations_map+0xa4>)
 80039c0:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80039c4:	1ac0      	subs	r0, r0, r3
 80039c6:	fab0 f080 	clz	r0, r0
 80039ca:	0940      	lsrs	r0, r0, #5
 80039cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039ce:	2100      	movs	r1, #0
 80039d0:	1f28      	subs	r0, r5, #4
 80039d2:	468c      	mov	ip, r1
 80039d4:	e005      	b.n	80039e2 <ai_platform_get_activations_map+0x8a>
 80039d6:	f10c 0c01 	add.w	ip, ip, #1
 80039da:	4564      	cmp	r4, ip
 80039dc:	f840 3f04 	str.w	r3, [r0, #4]!
 80039e0:	d005      	beq.n	80039ee <ai_platform_get_activations_map+0x96>
 80039e2:	6933      	ldr	r3, [r6, #16]
 80039e4:	440b      	add	r3, r1
 80039e6:	311c      	adds	r1, #28
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1f3      	bne.n	80039d6 <ai_platform_get_activations_map+0x7e>
 80039ee:	eba4 000c 	sub.w	r0, r4, ip
 80039f2:	fab0 f080 	clz	r0, r0
 80039f6:	0940      	lsrs	r0, r0, #5
 80039f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039fa:	bf00      	nop
 80039fc:	a1facade 	.word	0xa1facade

08003a00 <ai_platform_network_set_error>:
 8003a00:	b110      	cbz	r0, 8003a08 <ai_platform_network_set_error+0x8>
 8003a02:	300c      	adds	r0, #12
 8003a04:	f000 bc10 	b.w	8004228 <core_set_error>
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop

08003a0c <ai_platform_inputs_get>:
 8003a0c:	4b39      	ldr	r3, [pc, #228]	@ (8003af4 <ai_platform_inputs_get+0xe8>)
 8003a0e:	6802      	ldr	r2, [r0, #0]
 8003a10:	4393      	bics	r3, r2
 8003a12:	d163      	bne.n	8003adc <ai_platform_inputs_get+0xd0>
 8003a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a18:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8003a1a:	b085      	sub	sp, #20
 8003a1c:	4605      	mov	r5, r0
 8003a1e:	460c      	mov	r4, r1
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d04e      	beq.n	8003ac2 <ai_platform_inputs_get+0xb6>
 8003a24:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8003a26:	2f00      	cmp	r7, #0
 8003a28:	d04b      	beq.n	8003ac2 <ai_platform_inputs_get+0xb6>
 8003a2a:	f04f 0b00 	mov.w	fp, #0
 8003a2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a32:	465e      	mov	r6, fp
 8003a34:	46ba      	mov	sl, r7
 8003a36:	e016      	b.n	8003a66 <ai_platform_inputs_get+0x5a>
 8003a38:	9901      	ldr	r1, [sp, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	507a      	str	r2, [r7, r1]
 8003a3e:	69a1      	ldr	r1, [r4, #24]
 8003a40:	684c      	ldr	r4, [r1, #4]
 8003a42:	6028      	str	r0, [r5, #0]
 8003a44:	f04f 0201 	mov.w	r2, #1
 8003a48:	752a      	strb	r2, [r5, #20]
 8003a4a:	6968      	ldr	r0, [r5, #20]
 8003a4c:	60ab      	str	r3, [r5, #8]
 8003a4e:	f368 201f 	bfi	r0, r8, #8, #24
 8003a52:	2300      	movs	r3, #0
 8003a54:	e9c5 3403 	strd	r3, r4, [r5, #12]
 8003a58:	e9c5 0905 	strd	r0, r9, [r5, #20]
 8003a5c:	f8c5 c004 	str.w	ip, [r5, #4]
 8003a60:	3601      	adds	r6, #1
 8003a62:	f10b 0b1c 	add.w	fp, fp, #28
 8003a66:	f8ba 3000 	ldrh.w	r3, [sl]
 8003a6a:	00f2      	lsls	r2, r6, #3
 8003a6c:	42b3      	cmp	r3, r6
 8003a6e:	9201      	str	r2, [sp, #4]
 8003a70:	d936      	bls.n	8003ae0 <ai_platform_inputs_get+0xd4>
 8003a72:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d032      	beq.n	8003ae0 <ai_platform_inputs_get+0xd4>
 8003a7a:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003a7e:	b37c      	cbz	r4, 8003ae0 <ai_platform_inputs_get+0xd4>
 8003a80:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003a84:	69a2      	ldr	r2, [r4, #24]
 8003a86:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8003a8a:	6810      	ldr	r0, [r2, #0]
 8003a8c:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 8003a90:	68a3      	ldr	r3, [r4, #8]
 8003a92:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8003a96:	f001 fb75 	bl	8005184 <ai_array_to_buffer_fmt>
 8003a9a:	69a1      	ldr	r1, [r4, #24]
 8003a9c:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003aa0:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8003aa4:	445d      	add	r5, fp
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0ca      	beq.n	8003a40 <ai_platform_inputs_get+0x34>
 8003aaa:	2100      	movs	r1, #0
 8003aac:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8003ab0:	6821      	ldr	r1, [r4, #0]
 8003ab2:	6059      	str	r1, [r3, #4]
 8003ab4:	b111      	cbz	r1, 8003abc <ai_platform_inputs_get+0xb0>
 8003ab6:	8849      	ldrh	r1, [r1, #2]
 8003ab8:	2900      	cmp	r1, #0
 8003aba:	d1bd      	bne.n	8003a38 <ai_platform_inputs_get+0x2c>
 8003abc:	69a1      	ldr	r1, [r4, #24]
 8003abe:	2300      	movs	r3, #0
 8003ac0:	e7be      	b.n	8003a40 <ai_platform_inputs_get+0x34>
 8003ac2:	2218      	movs	r2, #24
 8003ac4:	2111      	movs	r1, #17
 8003ac6:	f105 000c 	add.w	r0, r5, #12
 8003aca:	2600      	movs	r6, #0
 8003acc:	f000 fbac 	bl	8004228 <core_set_error>
 8003ad0:	4630      	mov	r0, r6
 8003ad2:	b104      	cbz	r4, 8003ad6 <ai_platform_inputs_get+0xca>
 8003ad4:	8026      	strh	r6, [r4, #0]
 8003ad6:	b005      	add	sp, #20
 8003ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003adc:	2000      	movs	r0, #0
 8003ade:	4770      	bx	lr
 8003ae0:	b2b6      	uxth	r6, r6
 8003ae2:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8003ae6:	2e00      	cmp	r6, #0
 8003ae8:	d0eb      	beq.n	8003ac2 <ai_platform_inputs_get+0xb6>
 8003aea:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003aee:	6858      	ldr	r0, [r3, #4]
 8003af0:	e7ef      	b.n	8003ad2 <ai_platform_inputs_get+0xc6>
 8003af2:	bf00      	nop
 8003af4:	a1c00100 	.word	0xa1c00100

08003af8 <ai_platform_outputs_get>:
 8003af8:	4b37      	ldr	r3, [pc, #220]	@ (8003bd8 <ai_platform_outputs_get+0xe0>)
 8003afa:	6802      	ldr	r2, [r0, #0]
 8003afc:	4393      	bics	r3, r2
 8003afe:	d169      	bne.n	8003bd4 <ai_platform_outputs_get+0xdc>
 8003b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b04:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	b085      	sub	sp, #20
 8003b0a:	4605      	mov	r5, r0
 8003b0c:	460c      	mov	r4, r1
 8003b0e:	d94b      	bls.n	8003ba8 <ai_platform_outputs_get+0xb0>
 8003b10:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8003b12:	f04f 0b00 	mov.w	fp, #0
 8003b16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003b1a:	465e      	mov	r6, fp
 8003b1c:	46d8      	mov	r8, fp
 8003b1e:	46ba      	mov	sl, r7
 8003b20:	e016      	b.n	8003b50 <ai_platform_outputs_get+0x58>
 8003b22:	9901      	ldr	r1, [sp, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	507a      	str	r2, [r7, r1]
 8003b28:	69a9      	ldr	r1, [r5, #24]
 8003b2a:	684d      	ldr	r5, [r1, #4]
 8003b2c:	6020      	str	r0, [r4, #0]
 8003b2e:	f04f 0201 	mov.w	r2, #1
 8003b32:	7522      	strb	r2, [r4, #20]
 8003b34:	6960      	ldr	r0, [r4, #20]
 8003b36:	f8c4 c004 	str.w	ip, [r4, #4]
 8003b3a:	f369 201f 	bfi	r0, r9, #8, #24
 8003b3e:	e9c4 5004 	strd	r5, r0, [r4, #16]
 8003b42:	e9c4 3802 	strd	r3, r8, [r4, #8]
 8003b46:	9b00      	ldr	r3, [sp, #0]
 8003b48:	61a3      	str	r3, [r4, #24]
 8003b4a:	3601      	adds	r6, #1
 8003b4c:	f10b 0b1c 	add.w	fp, fp, #28
 8003b50:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8003b54:	00f2      	lsls	r2, r6, #3
 8003b56:	42b3      	cmp	r3, r6
 8003b58:	9201      	str	r2, [sp, #4]
 8003b5a:	d932      	bls.n	8003bc2 <ai_platform_outputs_get+0xca>
 8003b5c:	f8da 3010 	ldr.w	r3, [sl, #16]
 8003b60:	b37b      	cbz	r3, 8003bc2 <ai_platform_outputs_get+0xca>
 8003b62:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8003b66:	b365      	cbz	r5, 8003bc2 <ai_platform_outputs_get+0xca>
 8003b68:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003b6c:	69aa      	ldr	r2, [r5, #24]
 8003b6e:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8003b72:	68ab      	ldr	r3, [r5, #8]
 8003b74:	6810      	ldr	r0, [r2, #0]
 8003b76:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8003b7a:	68eb      	ldr	r3, [r5, #12]
 8003b7c:	9300      	str	r3, [sp, #0]
 8003b7e:	f001 fb01 	bl	8005184 <ai_array_to_buffer_fmt>
 8003b82:	69a9      	ldr	r1, [r5, #24]
 8003b84:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003b88:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8003b8c:	445c      	add	r4, fp
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0cb      	beq.n	8003b2a <ai_platform_outputs_get+0x32>
 8003b92:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 8003b96:	6829      	ldr	r1, [r5, #0]
 8003b98:	6059      	str	r1, [r3, #4]
 8003b9a:	b111      	cbz	r1, 8003ba2 <ai_platform_outputs_get+0xaa>
 8003b9c:	8849      	ldrh	r1, [r1, #2]
 8003b9e:	2900      	cmp	r1, #0
 8003ba0:	d1bf      	bne.n	8003b22 <ai_platform_outputs_get+0x2a>
 8003ba2:	69a9      	ldr	r1, [r5, #24]
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	e7c0      	b.n	8003b2a <ai_platform_outputs_get+0x32>
 8003ba8:	2218      	movs	r2, #24
 8003baa:	2111      	movs	r1, #17
 8003bac:	f105 000c 	add.w	r0, r5, #12
 8003bb0:	2600      	movs	r6, #0
 8003bb2:	f000 fb39 	bl	8004228 <core_set_error>
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	b104      	cbz	r4, 8003bbc <ai_platform_outputs_get+0xc4>
 8003bba:	8026      	strh	r6, [r4, #0]
 8003bbc:	b005      	add	sp, #20
 8003bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bc2:	b2b6      	uxth	r6, r6
 8003bc4:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8003bc8:	2e00      	cmp	r6, #0
 8003bca:	d0ed      	beq.n	8003ba8 <ai_platform_outputs_get+0xb0>
 8003bcc:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003bd0:	6858      	ldr	r0, [r3, #4]
 8003bd2:	e7f1      	b.n	8003bb8 <ai_platform_outputs_get+0xc0>
 8003bd4:	2000      	movs	r0, #0
 8003bd6:	4770      	bx	lr
 8003bd8:	a1c00100 	.word	0xa1c00100

08003bdc <ai_platform_network_create>:
 8003bdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003be0:	b083      	sub	sp, #12
 8003be2:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8003be6:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8003bea:	b320      	cbz	r0, 8003c36 <ai_platform_network_create+0x5a>
 8003bec:	6002      	str	r2, [r0, #0]
 8003bee:	4616      	mov	r6, r2
 8003bf0:	461f      	mov	r7, r3
 8003bf2:	4604      	mov	r4, r0
 8003bf4:	f000 fb16 	bl	8004224 <core_init>
 8003bf8:	b970      	cbnz	r0, 8003c18 <ai_platform_network_create+0x3c>
 8003bfa:	2530      	movs	r5, #48	@ 0x30
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	6023      	str	r3, [r4, #0]
 8003c00:	2410      	movs	r4, #16
 8003c02:	464a      	mov	r2, r9
 8003c04:	4641      	mov	r1, r8
 8003c06:	4638      	mov	r0, r7
 8003c08:	f001 fb3e 	bl	8005288 <ai_version_get>
 8003c0c:	60b0      	str	r0, [r6, #8]
 8003c0e:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8003c12:	b003      	add	sp, #12
 8003c14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c18:	2200      	movs	r2, #0
 8003c1a:	4641      	mov	r1, r8
 8003c1c:	4638      	mov	r0, r7
 8003c1e:	f001 fb33 	bl	8005288 <ai_version_get>
 8003c22:	2200      	movs	r2, #0
 8003c24:	4605      	mov	r5, r0
 8003c26:	2105      	movs	r1, #5
 8003c28:	2001      	movs	r0, #1
 8003c2a:	f001 fb2d 	bl	8005288 <ai_version_get>
 8003c2e:	4285      	cmp	r5, r0
 8003c30:	d008      	beq.n	8003c44 <ai_platform_network_create+0x68>
 8003c32:	2501      	movs	r5, #1
 8003c34:	e7e2      	b.n	8003bfc <ai_platform_network_create+0x20>
 8003c36:	2510      	movs	r5, #16
 8003c38:	462c      	mov	r4, r5
 8003c3a:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8003c3e:	b003      	add	sp, #12
 8003c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c44:	4b05      	ldr	r3, [pc, #20]	@ (8003c5c <ai_platform_network_create+0x80>)
 8003c46:	9301      	str	r3, [sp, #4]
 8003c48:	a801      	add	r0, sp, #4
 8003c4a:	f000 faf9 	bl	8004240 <ai_check_custom_types>
 8003c4e:	b110      	cbz	r0, 8003c56 <ai_platform_network_create+0x7a>
 8003c50:	2400      	movs	r4, #0
 8003c52:	4625      	mov	r5, r4
 8003c54:	e7d5      	b.n	8003c02 <ai_platform_network_create+0x26>
 8003c56:	2502      	movs	r5, #2
 8003c58:	e7d0      	b.n	8003bfc <ai_platform_network_create+0x20>
 8003c5a:	bf00      	nop
 8003c5c:	84048403 	.word	0x84048403

08003c60 <ai_platform_network_init>:
 8003c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c64:	4a48      	ldr	r2, [pc, #288]	@ (8003d88 <ai_platform_network_init+0x128>)
 8003c66:	4604      	mov	r4, r0
 8003c68:	6800      	ldr	r0, [r0, #0]
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	ea00 0102 	and.w	r1, r0, r2
 8003c70:	4382      	bics	r2, r0
 8003c72:	d13b      	bne.n	8003cec <ai_platform_network_init+0x8c>
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d078      	beq.n	8003d6a <ai_platform_network_init+0x10a>
 8003c78:	4a44      	ldr	r2, [pc, #272]	@ (8003d8c <ai_platform_network_init+0x12c>)
 8003c7a:	681d      	ldr	r5, [r3, #0]
 8003c7c:	4295      	cmp	r5, r2
 8003c7e:	d10a      	bne.n	8003c96 <ai_platform_network_init+0x36>
 8003c80:	4288      	cmp	r0, r1
 8003c82:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8003c86:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 8003c8a:	d03d      	beq.n	8003d08 <ai_platform_network_init+0xa8>
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	6123      	str	r3, [r4, #16]
 8003c90:	4620      	mov	r0, r4
 8003c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c96:	2101      	movs	r1, #1
 8003c98:	4618      	mov	r0, r3
 8003c9a:	461d      	mov	r5, r3
 8003c9c:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8003ca0:	f7ff fdcc 	bl	800383c <ai_buffer_get_size>
 8003ca4:	f105 071c 	add.w	r7, r5, #28
 8003ca8:	4606      	mov	r6, r0
 8003caa:	2101      	movs	r1, #1
 8003cac:	4638      	mov	r0, r7
 8003cae:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8003cb2:	f7ff fdc3 	bl	800383c <ai_buffer_get_size>
 8003cb6:	2e00      	cmp	r6, #0
 8003cb8:	bf0a      	itet	eq
 8003cba:	4631      	moveq	r1, r6
 8003cbc:	2101      	movne	r1, #1
 8003cbe:	4635      	moveq	r5, r6
 8003cc0:	b1b0      	cbz	r0, 8003cf0 <ai_platform_network_init+0x90>
 8003cc2:	f1b9 0f00 	cmp.w	r9, #0
 8003cc6:	d057      	beq.n	8003d78 <ai_platform_network_init+0x118>
 8003cc8:	f04f 0e01 	mov.w	lr, #1
 8003ccc:	f1b8 0f00 	cmp.w	r8, #0
 8003cd0:	d011      	beq.n	8003cf6 <ai_platform_network_init+0x96>
 8003cd2:	4b2d      	ldr	r3, [pc, #180]	@ (8003d88 <ai_platform_network_init+0x128>)
 8003cd4:	6822      	ldr	r2, [r4, #0]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d1d8      	bne.n	8003c8c <ai_platform_network_init+0x2c>
 8003cda:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8003cdc:	428b      	cmp	r3, r1
 8003cde:	d21b      	bcs.n	8003d18 <ai_platform_network_init+0xb8>
 8003ce0:	2212      	movs	r2, #18
 8003ce2:	2116      	movs	r1, #22
 8003ce4:	f104 000c 	add.w	r0, r4, #12
 8003ce8:	f000 fa9e 	bl	8004228 <core_set_error>
 8003cec:	2000      	movs	r0, #0
 8003cee:	e7d0      	b.n	8003c92 <ai_platform_network_init+0x32>
 8003cf0:	4607      	mov	r7, r0
 8003cf2:	4686      	mov	lr, r0
 8003cf4:	e7ea      	b.n	8003ccc <ai_platform_network_init+0x6c>
 8003cf6:	2e00      	cmp	r6, #0
 8003cf8:	d0eb      	beq.n	8003cd2 <ai_platform_network_init+0x72>
 8003cfa:	2212      	movs	r2, #18
 8003cfc:	2110      	movs	r1, #16
 8003cfe:	f104 000c 	add.w	r0, r4, #12
 8003d02:	f000 fa91 	bl	8004228 <core_set_error>
 8003d06:	e7f1      	b.n	8003cec <ai_platform_network_init+0x8c>
 8003d08:	e9c4 6308 	strd	r6, r3, [r4, #32]
 8003d0c:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8003d0e:	62a2      	str	r2, [r4, #40]	@ 0x28
 8003d10:	4620      	mov	r0, r4
 8003d12:	f000 fabf 	bl	8004294 <ai_layers_init_all>
 8003d16:	e7b9      	b.n	8003c8c <ai_platform_network_init+0x2c>
 8003d18:	b1e1      	cbz	r1, 8003d54 <ai_platform_network_init+0xf4>
 8003d1a:	46ac      	mov	ip, r5
 8003d1c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003d20:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8003d22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d24:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003d28:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003d2c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003d2e:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8003d32:	4573      	cmp	r3, lr
 8003d34:	6226      	str	r6, [r4, #32]
 8003d36:	d311      	bcc.n	8003d5c <ai_platform_network_init+0xfc>
 8003d38:	f1be 0f00 	cmp.w	lr, #0
 8003d3c:	d007      	beq.n	8003d4e <ai_platform_network_init+0xee>
 8003d3e:	463e      	mov	r6, r7
 8003d40:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003d42:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8003d44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d46:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003d4a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003d4e:	ea4f 420e 	mov.w	r2, lr, lsl #16
 8003d52:	e7dc      	b.n	8003d0e <ai_platform_network_init+0xae>
 8003d54:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003d56:	6221      	str	r1, [r4, #32]
 8003d58:	4573      	cmp	r3, lr
 8003d5a:	d2ed      	bcs.n	8003d38 <ai_platform_network_init+0xd8>
 8003d5c:	2213      	movs	r2, #19
 8003d5e:	2116      	movs	r1, #22
 8003d60:	f104 000c 	add.w	r0, r4, #12
 8003d64:	f000 fa60 	bl	8004228 <core_set_error>
 8003d68:	e7c0      	b.n	8003cec <ai_platform_network_init+0x8c>
 8003d6a:	2211      	movs	r2, #17
 8003d6c:	2110      	movs	r1, #16
 8003d6e:	f104 000c 	add.w	r0, r4, #12
 8003d72:	f000 fa59 	bl	8004228 <core_set_error>
 8003d76:	e7b9      	b.n	8003cec <ai_platform_network_init+0x8c>
 8003d78:	2213      	movs	r2, #19
 8003d7a:	2110      	movs	r1, #16
 8003d7c:	f104 000c 	add.w	r0, r4, #12
 8003d80:	f000 fa52 	bl	8004228 <core_set_error>
 8003d84:	e7b2      	b.n	8003cec <ai_platform_network_init+0x8c>
 8003d86:	bf00      	nop
 8003d88:	a1c00100 	.word	0xa1c00100
 8003d8c:	a1facade 	.word	0xa1facade

08003d90 <ai_platform_network_post_init>:
 8003d90:	4b15      	ldr	r3, [pc, #84]	@ (8003de8 <ai_platform_network_post_init+0x58>)
 8003d92:	6802      	ldr	r2, [r0, #0]
 8003d94:	ea02 0103 	and.w	r1, r2, r3
 8003d98:	4393      	bics	r3, r2
 8003d9a:	d123      	bne.n	8003de4 <ai_platform_network_post_init+0x54>
 8003d9c:	b570      	push	{r4, r5, r6, lr}
 8003d9e:	6903      	ldr	r3, [r0, #16]
 8003da0:	079b      	lsls	r3, r3, #30
 8003da2:	4604      	mov	r4, r0
 8003da4:	d503      	bpl.n	8003dae <ai_platform_network_post_init+0x1e>
 8003da6:	428a      	cmp	r2, r1
 8003da8:	d008      	beq.n	8003dbc <ai_platform_network_post_init+0x2c>
 8003daa:	2001      	movs	r0, #1
 8003dac:	bd70      	pop	{r4, r5, r6, pc}
 8003dae:	2210      	movs	r2, #16
 8003db0:	2111      	movs	r1, #17
 8003db2:	300c      	adds	r0, #12
 8003db4:	f000 fa38 	bl	8004228 <core_set_error>
 8003db8:	2000      	movs	r0, #0
 8003dba:	bd70      	pop	{r4, r5, r6, pc}
 8003dbc:	f000 fa7a 	bl	80042b4 <ai_layers_post_init_all>
 8003dc0:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8003dc2:	2e00      	cmp	r6, #0
 8003dc4:	d0f1      	beq.n	8003daa <ai_platform_network_post_init+0x1a>
 8003dc6:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003dc8:	2d00      	cmp	r5, #0
 8003dca:	d0ee      	beq.n	8003daa <ai_platform_network_post_init+0x1a>
 8003dcc:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003dce:	4629      	mov	r1, r5
 8003dd0:	2000      	movs	r0, #0
 8003dd2:	47b0      	blx	r6
 8003dd4:	692b      	ldr	r3, [r5, #16]
 8003dd6:	42ab      	cmp	r3, r5
 8003dd8:	d0e7      	beq.n	8003daa <ai_platform_network_post_init+0x1a>
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d0e5      	beq.n	8003daa <ai_platform_network_post_init+0x1a>
 8003dde:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8003de0:	461d      	mov	r5, r3
 8003de2:	e7f3      	b.n	8003dcc <ai_platform_network_post_init+0x3c>
 8003de4:	2000      	movs	r0, #0
 8003de6:	4770      	bx	lr
 8003de8:	a1c00100 	.word	0xa1c00100

08003dec <ai_platform_network_process>:
 8003dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003df0:	4bb7      	ldr	r3, [pc, #732]	@ (80040d0 <ai_platform_network_process+0x2e4>)
 8003df2:	4607      	mov	r7, r0
 8003df4:	6800      	ldr	r0, [r0, #0]
 8003df6:	4383      	bics	r3, r0
 8003df8:	b085      	sub	sp, #20
 8003dfa:	f040 812d 	bne.w	8004058 <ai_platform_network_process+0x26c>
 8003dfe:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 811d 	beq.w	8004040 <ai_platform_network_process+0x254>
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8003e0c:	f003 0303 	and.w	r3, r3, #3
 8003e10:	2600      	movs	r6, #0
 8003e12:	2b03      	cmp	r3, #3
 8003e14:	61be      	str	r6, [r7, #24]
 8003e16:	f040 8129 	bne.w	800406c <ai_platform_network_process+0x280>
 8003e1a:	2900      	cmp	r1, #0
 8003e1c:	f000 8116 	beq.w	800404c <ai_platform_network_process+0x260>
 8003e20:	f1b9 0f00 	cmp.w	r9, #0
 8003e24:	f000 8112 	beq.w	800404c <ai_platform_network_process+0x260>
 8003e28:	f8b9 3000 	ldrh.w	r3, [r9]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 810d 	beq.w	800404c <ai_platform_network_process+0x260>
 8003e32:	698b      	ldr	r3, [r1, #24]
 8003e34:	e9cd 7202 	strd	r7, r2, [sp, #8]
 8003e38:	f8d3 b000 	ldr.w	fp, [r3]
 8003e3c:	460c      	mov	r4, r1
 8003e3e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d072      	beq.n	8003f2c <ai_platform_network_process+0x140>
 8003e46:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8003e4a:	2d00      	cmp	r5, #0
 8003e4c:	d06e      	beq.n	8003f2c <ai_platform_network_process+0x140>
 8003e4e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003e52:	f8d3 a000 	ldr.w	sl, [r3]
 8003e56:	0133      	lsls	r3, r6, #4
 8003e58:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8003e5c:	9301      	str	r3, [sp, #4]
 8003e5e:	f000 81ba 	beq.w	80041d6 <ai_platform_network_process+0x3ea>
 8003e62:	69ab      	ldr	r3, [r5, #24]
 8003e64:	2101      	movs	r1, #1
 8003e66:	4620      	mov	r0, r4
 8003e68:	685f      	ldr	r7, [r3, #4]
 8003e6a:	f7ff fce7 	bl	800383c <ai_buffer_get_size>
 8003e6e:	4287      	cmp	r7, r0
 8003e70:	f0c0 8103 	bcc.w	800407a <ai_platform_network_process+0x28e>
 8003e74:	68e8      	ldr	r0, [r5, #12]
 8003e76:	69a1      	ldr	r1, [r4, #24]
 8003e78:	68c2      	ldr	r2, [r0, #12]
 8003e7a:	68cb      	ldr	r3, [r1, #12]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	f040 80fc 	bne.w	800407a <ai_platform_network_process+0x28e>
 8003e82:	6882      	ldr	r2, [r0, #8]
 8003e84:	688b      	ldr	r3, [r1, #8]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	f040 80f7 	bne.w	800407a <ai_platform_network_process+0x28e>
 8003e8c:	6842      	ldr	r2, [r0, #4]
 8003e8e:	684b      	ldr	r3, [r1, #4]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	f040 80f2 	bne.w	800407a <ai_platform_network_process+0x28e>
 8003e96:	69ab      	ldr	r3, [r5, #24]
 8003e98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e9c:	f001 f9e2 	bl	8005264 <ai_array_get_data_byte_size>
 8003ea0:	9001      	str	r0, [sp, #4]
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	f001 f9f6 	bl	8005294 <get_tensor_byte_size>
 8003ea8:	9b01      	ldr	r3, [sp, #4]
 8003eaa:	4283      	cmp	r3, r0
 8003eac:	f0c0 80e5 	bcc.w	800407a <ai_platform_network_process+0x28e>
 8003eb0:	69ab      	ldr	r3, [r5, #24]
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	f001 f966 	bl	8005184 <ai_array_to_buffer_fmt>
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	4058      	eors	r0, r3
 8003ebc:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8003ec0:	f040 8193 	bne.w	80041ea <ai_platform_network_process+0x3fe>
 8003ec4:	6863      	ldr	r3, [r4, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 8185 	beq.w	80041d6 <ai_platform_network_process+0x3ea>
 8003ecc:	69a3      	ldr	r3, [r4, #24]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	f000 8182 	beq.w	80041da <ai_platform_network_process+0x3ee>
 8003ed6:	459b      	cmp	fp, r3
 8003ed8:	4628      	mov	r0, r5
 8003eda:	bf38      	it	cc
 8003edc:	469b      	movcc	fp, r3
 8003ede:	f001 f9d9 	bl	8005294 <get_tensor_byte_size>
 8003ee2:	f8c8 0008 	str.w	r0, [r8, #8]
 8003ee6:	69a3      	ldr	r3, [r4, #24]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	fb00 f303 	mul.w	r3, r0, r3
 8003eee:	f8c8 300c 	str.w	r3, [r8, #12]
 8003ef2:	6861      	ldr	r1, [r4, #4]
 8003ef4:	f8c8 1004 	str.w	r1, [r8, #4]
 8003ef8:	0132      	lsls	r2, r6, #4
 8003efa:	440b      	add	r3, r1
 8003efc:	f84a 3002 	str.w	r3, [sl, r2]
 8003f00:	69a8      	ldr	r0, [r5, #24]
 8003f02:	6803      	ldr	r3, [r0, #0]
 8003f04:	009a      	lsls	r2, r3, #2
 8003f06:	f106 0601 	add.w	r6, r6, #1
 8003f0a:	f104 041c 	add.w	r4, r4, #28
 8003f0e:	f100 80a7 	bmi.w	8004060 <ai_platform_network_process+0x274>
 8003f12:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8003f16:	1a9b      	subs	r3, r3, r2
 8003f18:	4419      	add	r1, r3
 8003f1a:	6081      	str	r1, [r0, #8]
 8003f1c:	69ab      	ldr	r3, [r5, #24]
 8003f1e:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003f22:	60da      	str	r2, [r3, #12]
 8003f24:	f8b9 3000 	ldrh.w	r3, [r9]
 8003f28:	42b3      	cmp	r3, r6
 8003f2a:	d888      	bhi.n	8003e3e <ai_platform_network_process+0x52>
 8003f2c:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 8003f30:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003f32:	f1b8 0f00 	cmp.w	r8, #0
 8003f36:	f000 80b5 	beq.w	80040a4 <ai_platform_network_process+0x2b8>
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	f240 80a5 	bls.w	800408a <ai_platform_network_process+0x29e>
 8003f40:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8003f44:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	f000 809e 	beq.w	800408a <ai_platform_network_process+0x29e>
 8003f4e:	4645      	mov	r5, r8
 8003f50:	2600      	movs	r6, #0
 8003f52:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f000 80a3 	beq.w	80040a2 <ai_platform_network_process+0x2b6>
 8003f5c:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003f60:	2c00      	cmp	r4, #0
 8003f62:	f000 809e 	beq.w	80040a2 <ai_platform_network_process+0x2b6>
 8003f66:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8003f6a:	f8d3 a000 	ldr.w	sl, [r3]
 8003f6e:	0133      	lsls	r3, r6, #4
 8003f70:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8003f74:	9301      	str	r3, [sp, #4]
 8003f76:	f000 8140 	beq.w	80041fa <ai_platform_network_process+0x40e>
 8003f7a:	69a3      	ldr	r3, [r4, #24]
 8003f7c:	2101      	movs	r1, #1
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	9301      	str	r3, [sp, #4]
 8003f82:	4628      	mov	r0, r5
 8003f84:	f7ff fc5a 	bl	800383c <ai_buffer_get_size>
 8003f88:	9b01      	ldr	r3, [sp, #4]
 8003f8a:	4283      	cmp	r3, r0
 8003f8c:	d37d      	bcc.n	800408a <ai_platform_network_process+0x29e>
 8003f8e:	68e0      	ldr	r0, [r4, #12]
 8003f90:	69a9      	ldr	r1, [r5, #24]
 8003f92:	68c2      	ldr	r2, [r0, #12]
 8003f94:	68cb      	ldr	r3, [r1, #12]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d177      	bne.n	800408a <ai_platform_network_process+0x29e>
 8003f9a:	6882      	ldr	r2, [r0, #8]
 8003f9c:	688b      	ldr	r3, [r1, #8]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d173      	bne.n	800408a <ai_platform_network_process+0x29e>
 8003fa2:	6842      	ldr	r2, [r0, #4]
 8003fa4:	684b      	ldr	r3, [r1, #4]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d16f      	bne.n	800408a <ai_platform_network_process+0x29e>
 8003faa:	69a3      	ldr	r3, [r4, #24]
 8003fac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003fb0:	f001 f958 	bl	8005264 <ai_array_get_data_byte_size>
 8003fb4:	9001      	str	r0, [sp, #4]
 8003fb6:	4620      	mov	r0, r4
 8003fb8:	f001 f96c 	bl	8005294 <get_tensor_byte_size>
 8003fbc:	9b01      	ldr	r3, [sp, #4]
 8003fbe:	4283      	cmp	r3, r0
 8003fc0:	d363      	bcc.n	800408a <ai_platform_network_process+0x29e>
 8003fc2:	69a3      	ldr	r3, [r4, #24]
 8003fc4:	6818      	ldr	r0, [r3, #0]
 8003fc6:	f001 f8dd 	bl	8005184 <ai_array_to_buffer_fmt>
 8003fca:	682b      	ldr	r3, [r5, #0]
 8003fcc:	4043      	eors	r3, r0
 8003fce:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8003fd2:	f040 8119 	bne.w	8004208 <ai_platform_network_process+0x41c>
 8003fd6:	686b      	ldr	r3, [r5, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 810e 	beq.w	80041fa <ai_platform_network_process+0x40e>
 8003fde:	69ab      	ldr	r3, [r5, #24]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 8117 	beq.w	8004216 <ai_platform_network_process+0x42a>
 8003fe8:	459b      	cmp	fp, r3
 8003fea:	4620      	mov	r0, r4
 8003fec:	bf38      	it	cc
 8003fee:	469b      	movcc	fp, r3
 8003ff0:	f001 f950 	bl	8005294 <get_tensor_byte_size>
 8003ff4:	f8c8 0008 	str.w	r0, [r8, #8]
 8003ff8:	69aa      	ldr	r2, [r5, #24]
 8003ffa:	6812      	ldr	r2, [r2, #0]
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	fb02 f303 	mul.w	r3, r2, r3
 8004002:	f8c8 300c 	str.w	r3, [r8, #12]
 8004006:	6869      	ldr	r1, [r5, #4]
 8004008:	f8c8 1004 	str.w	r1, [r8, #4]
 800400c:	0132      	lsls	r2, r6, #4
 800400e:	440b      	add	r3, r1
 8004010:	f84a 3002 	str.w	r3, [sl, r2]
 8004014:	69a0      	ldr	r0, [r4, #24]
 8004016:	6803      	ldr	r3, [r0, #0]
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	f106 0601 	add.w	r6, r6, #1
 800401e:	f105 051c 	add.w	r5, r5, #28
 8004022:	d439      	bmi.n	8004098 <ai_platform_network_process+0x2ac>
 8004024:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8004028:	1a9b      	subs	r3, r3, r2
 800402a:	4419      	add	r1, r3
 800402c:	6081      	str	r1, [r0, #8]
 800402e:	69a3      	ldr	r3, [r4, #24]
 8004030:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004034:	60da      	str	r2, [r3, #12]
 8004036:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800403a:	429e      	cmp	r6, r3
 800403c:	d389      	bcc.n	8003f52 <ai_platform_network_process+0x166>
 800403e:	e030      	b.n	80040a2 <ai_platform_network_process+0x2b6>
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	61bb      	str	r3, [r7, #24]
 8004044:	f002 0203 	and.w	r2, r2, #3
 8004048:	2a03      	cmp	r2, #3
 800404a:	d10f      	bne.n	800406c <ai_platform_network_process+0x280>
 800404c:	2217      	movs	r2, #23
 800404e:	2112      	movs	r1, #18
 8004050:	f107 000c 	add.w	r0, r7, #12
 8004054:	f000 f8e8 	bl	8004228 <core_set_error>
 8004058:	2000      	movs	r0, #0
 800405a:	b005      	add	sp, #20
 800405c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004060:	f8b9 3000 	ldrh.w	r3, [r9]
 8004064:	429e      	cmp	r6, r3
 8004066:	f4ff aeea 	bcc.w	8003e3e <ai_platform_network_process+0x52>
 800406a:	e75f      	b.n	8003f2c <ai_platform_network_process+0x140>
 800406c:	2230      	movs	r2, #48	@ 0x30
 800406e:	2111      	movs	r1, #17
 8004070:	f107 000c 	add.w	r0, r7, #12
 8004074:	f000 f8d8 	bl	8004228 <core_set_error>
 8004078:	e7ee      	b.n	8004058 <ai_platform_network_process+0x26c>
 800407a:	9f02      	ldr	r7, [sp, #8]
 800407c:	2218      	movs	r2, #24
 800407e:	2112      	movs	r1, #18
 8004080:	f107 000c 	add.w	r0, r7, #12
 8004084:	f000 f8d0 	bl	8004228 <core_set_error>
 8004088:	e7e6      	b.n	8004058 <ai_platform_network_process+0x26c>
 800408a:	2218      	movs	r2, #24
 800408c:	2113      	movs	r1, #19
 800408e:	f107 000c 	add.w	r0, r7, #12
 8004092:	f000 f8c9 	bl	8004228 <core_set_error>
 8004096:	e7df      	b.n	8004058 <ai_platform_network_process+0x26c>
 8004098:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800409c:	429e      	cmp	r6, r3
 800409e:	f4ff af58 	bcc.w	8003f52 <ai_platform_network_process+0x166>
 80040a2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80040a4:	fa1f fb8b 	uxth.w	fp, fp
 80040a8:	f8a7 b018 	strh.w	fp, [r7, #24]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 808c 	beq.w	80041ca <ai_platform_network_process+0x3de>
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 80040b6:	f000 808b 	beq.w	80041d0 <ai_platform_network_process+0x3e4>
 80040ba:	f106 080c 	add.w	r8, r6, #12
 80040be:	8b78      	ldrh	r0, [r7, #26]
 80040c0:	4583      	cmp	fp, r0
 80040c2:	d9ca      	bls.n	800405a <ai_platform_network_process+0x26e>
 80040c4:	4645      	mov	r5, r8
 80040c6:	46bb      	mov	fp, r7
 80040c8:	f04f 0800 	mov.w	r8, #0
 80040cc:	b9ae      	cbnz	r6, 80040fa <ai_platform_network_process+0x30e>
 80040ce:	e02d      	b.n	800412c <ai_platform_network_process+0x340>
 80040d0:	a1c00100 	.word	0xa1c00100
 80040d4:	68df      	ldr	r7, [r3, #12]
 80040d6:	1bc9      	subs	r1, r1, r7
 80040d8:	4408      	add	r0, r1
 80040da:	6098      	str	r0, [r3, #8]
 80040dc:	6993      	ldr	r3, [r2, #24]
 80040de:	6862      	ldr	r2, [r4, #4]
 80040e0:	60da      	str	r2, [r3, #12]
 80040e2:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 80040e6:	f859 200a 	ldr.w	r2, [r9, sl]
 80040ea:	440b      	add	r3, r1
 80040ec:	4293      	cmp	r3, r2
 80040ee:	bf24      	itt	cs
 80040f0:	68e3      	ldrcs	r3, [r4, #12]
 80040f2:	1ad3      	subcs	r3, r2, r3
 80040f4:	6063      	str	r3, [r4, #4]
 80040f6:	f108 0801 	add.w	r8, r8, #1
 80040fa:	8833      	ldrh	r3, [r6, #0]
 80040fc:	4543      	cmp	r3, r8
 80040fe:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8004102:	d913      	bls.n	800412c <ai_platform_network_process+0x340>
 8004104:	6873      	ldr	r3, [r6, #4]
 8004106:	b18b      	cbz	r3, 800412c <ai_platform_network_process+0x340>
 8004108:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800410c:	b172      	cbz	r2, 800412c <ai_platform_network_process+0x340>
 800410e:	68b1      	ldr	r1, [r6, #8]
 8004110:	6993      	ldr	r3, [r2, #24]
 8004112:	f8d1 9000 	ldr.w	r9, [r1]
 8004116:	681f      	ldr	r7, [r3, #0]
 8004118:	6899      	ldr	r1, [r3, #8]
 800411a:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800411e:	00bf      	lsls	r7, r7, #2
 8004120:	6860      	ldr	r0, [r4, #4]
 8004122:	d5d7      	bpl.n	80040d4 <ai_platform_network_process+0x2e8>
 8004124:	68a2      	ldr	r2, [r4, #8]
 8004126:	f000 ff8f 	bl	8005048 <st_int8_copy>
 800412a:	e7da      	b.n	80040e2 <ai_platform_network_process+0x2f6>
 800412c:	4658      	mov	r0, fp
 800412e:	f000 f8df 	bl	80042f0 <ai_layers_forward_all>
 8004132:	2400      	movs	r4, #0
 8004134:	b9b5      	cbnz	r5, 8004164 <ai_platform_network_process+0x378>
 8004136:	e03b      	b.n	80041b0 <ai_platform_network_process+0x3c4>
 8004138:	f859 300a 	ldr.w	r3, [r9, sl]
 800413c:	eb01 020c 	add.w	r2, r1, ip
 8004140:	429a      	cmp	r2, r3
 8004142:	bf24      	itt	cs
 8004144:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8004148:	1a9a      	subcs	r2, r3, r2
 800414a:	f8c8 2004 	str.w	r2, [r8, #4]
 800414e:	6981      	ldr	r1, [r0, #24]
 8004150:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8004154:	1bdb      	subs	r3, r3, r7
 8004156:	441a      	add	r2, r3
 8004158:	608a      	str	r2, [r1, #8]
 800415a:	6983      	ldr	r3, [r0, #24]
 800415c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004160:	60da      	str	r2, [r3, #12]
 8004162:	3401      	adds	r4, #1
 8004164:	882b      	ldrh	r3, [r5, #0]
 8004166:	42a3      	cmp	r3, r4
 8004168:	d922      	bls.n	80041b0 <ai_platform_network_process+0x3c4>
 800416a:	686b      	ldr	r3, [r5, #4]
 800416c:	b303      	cbz	r3, 80041b0 <ai_platform_network_process+0x3c4>
 800416e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8004172:	b1e8      	cbz	r0, 80041b0 <ai_platform_network_process+0x3c4>
 8004174:	68ab      	ldr	r3, [r5, #8]
 8004176:	6982      	ldr	r2, [r0, #24]
 8004178:	f8d3 9000 	ldr.w	r9, [r3]
 800417c:	6813      	ldr	r3, [r2, #0]
 800417e:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8004188:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800418c:	d5d4      	bpl.n	8004138 <ai_platform_network_process+0x34c>
 800418e:	6890      	ldr	r0, [r2, #8]
 8004190:	4662      	mov	r2, ip
 8004192:	f000 ff59 	bl	8005048 <st_int8_copy>
 8004196:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800419a:	f859 200a 	ldr.w	r2, [r9, sl]
 800419e:	440b      	add	r3, r1
 80041a0:	4293      	cmp	r3, r2
 80041a2:	bf24      	itt	cs
 80041a4:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80041a8:	1ad3      	subcs	r3, r2, r3
 80041aa:	f8c8 3004 	str.w	r3, [r8, #4]
 80041ae:	e7d8      	b.n	8004162 <ai_platform_network_process+0x376>
 80041b0:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 80041b4:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 80041b8:	3001      	adds	r0, #1
 80041ba:	b280      	uxth	r0, r0
 80041bc:	4283      	cmp	r3, r0
 80041be:	f8ab 001a 	strh.w	r0, [fp, #26]
 80041c2:	d881      	bhi.n	80040c8 <ai_platform_network_process+0x2dc>
 80041c4:	b005      	add	sp, #20
 80041c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041ca:	461e      	mov	r6, r3
 80041cc:	4698      	mov	r8, r3
 80041ce:	e776      	b.n	80040be <ai_platform_network_process+0x2d2>
 80041d0:	f04f 0800 	mov.w	r8, #0
 80041d4:	e773      	b.n	80040be <ai_platform_network_process+0x2d2>
 80041d6:	9f02      	ldr	r7, [sp, #8]
 80041d8:	e738      	b.n	800404c <ai_platform_network_process+0x260>
 80041da:	9f02      	ldr	r7, [sp, #8]
 80041dc:	2221      	movs	r2, #33	@ 0x21
 80041de:	2112      	movs	r1, #18
 80041e0:	f107 000c 	add.w	r0, r7, #12
 80041e4:	f000 f820 	bl	8004228 <core_set_error>
 80041e8:	e736      	b.n	8004058 <ai_platform_network_process+0x26c>
 80041ea:	9f02      	ldr	r7, [sp, #8]
 80041ec:	2219      	movs	r2, #25
 80041ee:	2112      	movs	r1, #18
 80041f0:	f107 000c 	add.w	r0, r7, #12
 80041f4:	f000 f818 	bl	8004228 <core_set_error>
 80041f8:	e72e      	b.n	8004058 <ai_platform_network_process+0x26c>
 80041fa:	2217      	movs	r2, #23
 80041fc:	2113      	movs	r1, #19
 80041fe:	f107 000c 	add.w	r0, r7, #12
 8004202:	f000 f811 	bl	8004228 <core_set_error>
 8004206:	e727      	b.n	8004058 <ai_platform_network_process+0x26c>
 8004208:	2219      	movs	r2, #25
 800420a:	2113      	movs	r1, #19
 800420c:	f107 000c 	add.w	r0, r7, #12
 8004210:	f000 f80a 	bl	8004228 <core_set_error>
 8004214:	e720      	b.n	8004058 <ai_platform_network_process+0x26c>
 8004216:	2221      	movs	r2, #33	@ 0x21
 8004218:	2113      	movs	r1, #19
 800421a:	f107 000c 	add.w	r0, r7, #12
 800421e:	f000 f803 	bl	8004228 <core_set_error>
 8004222:	e719      	b.n	8004058 <ai_platform_network_process+0x26c>

08004224 <core_init>:
 8004224:	2001      	movs	r0, #1
 8004226:	4770      	bx	lr

08004228 <core_set_error>:
 8004228:	4603      	mov	r3, r0
 800422a:	7800      	ldrb	r0, [r0, #0]
 800422c:	b108      	cbz	r0, 8004232 <core_set_error+0xa>
 800422e:	2000      	movs	r0, #0
 8004230:	4770      	bx	lr
 8004232:	7019      	strb	r1, [r3, #0]
 8004234:	6819      	ldr	r1, [r3, #0]
 8004236:	f362 211f 	bfi	r1, r2, #8, #24
 800423a:	2001      	movs	r0, #1
 800423c:	6019      	str	r1, [r3, #0]
 800423e:	4770      	bx	lr

08004240 <ai_check_custom_types>:
 8004240:	b082      	sub	sp, #8
 8004242:	4b13      	ldr	r3, [pc, #76]	@ (8004290 <ai_check_custom_types+0x50>)
 8004244:	9301      	str	r3, [sp, #4]
 8004246:	b118      	cbz	r0, 8004250 <ai_check_custom_types+0x10>
 8004248:	7803      	ldrb	r3, [r0, #0]
 800424a:	2b03      	cmp	r3, #3
 800424c:	d002      	beq.n	8004254 <ai_check_custom_types+0x14>
 800424e:	2000      	movs	r0, #0
 8004250:	b002      	add	sp, #8
 8004252:	4770      	bx	lr
 8004254:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004258:	4293      	cmp	r3, r2
 800425a:	d004      	beq.n	8004266 <ai_check_custom_types+0x26>
 800425c:	2001      	movs	r0, #1
 800425e:	f080 0001 	eor.w	r0, r0, #1
 8004262:	b002      	add	sp, #8
 8004264:	4770      	bx	lr
 8004266:	7842      	ldrb	r2, [r0, #1]
 8004268:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800426c:	429a      	cmp	r2, r3
 800426e:	f100 0001 	add.w	r0, r0, #1
 8004272:	d1f3      	bne.n	800425c <ai_check_custom_types+0x1c>
 8004274:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8004278:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800427c:	429a      	cmp	r2, r3
 800427e:	d1ed      	bne.n	800425c <ai_check_custom_types+0x1c>
 8004280:	7842      	ldrb	r2, [r0, #1]
 8004282:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004286:	429a      	cmp	r2, r3
 8004288:	d1e8      	bne.n	800425c <ai_check_custom_types+0x1c>
 800428a:	2000      	movs	r0, #0
 800428c:	e7e7      	b.n	800425e <ai_check_custom_types+0x1e>
 800428e:	bf00      	nop
 8004290:	84048403 	.word	0x84048403

08004294 <ai_layers_init_all>:
 8004294:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8004296:	4601      	mov	r1, r0
 8004298:	b153      	cbz	r3, 80042b0 <ai_layers_init_all+0x1c>
 800429a:	2000      	movs	r0, #0
 800429c:	461a      	mov	r2, r3
 800429e:	60d9      	str	r1, [r3, #12]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	4293      	cmp	r3, r2
 80042a4:	f100 0001 	add.w	r0, r0, #1
 80042a8:	d003      	beq.n	80042b2 <ai_layers_init_all+0x1e>
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1f6      	bne.n	800429c <ai_layers_init_all+0x8>
 80042ae:	4770      	bx	lr
 80042b0:	4618      	mov	r0, r3
 80042b2:	4770      	bx	lr

080042b4 <ai_layers_post_init_all>:
 80042b4:	b538      	push	{r3, r4, r5, lr}
 80042b6:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80042b8:	b1b4      	cbz	r4, 80042e8 <ai_layers_post_init_all+0x34>
 80042ba:	6863      	ldr	r3, [r4, #4]
 80042bc:	07db      	lsls	r3, r3, #31
 80042be:	f04f 0500 	mov.w	r5, #0
 80042c2:	d504      	bpl.n	80042ce <ai_layers_post_init_all+0x1a>
 80042c4:	6a23      	ldr	r3, [r4, #32]
 80042c6:	4620      	mov	r0, r4
 80042c8:	b10b      	cbz	r3, 80042ce <ai_layers_post_init_all+0x1a>
 80042ca:	4798      	blx	r3
 80042cc:	3501      	adds	r5, #1
 80042ce:	6923      	ldr	r3, [r4, #16]
 80042d0:	42a3      	cmp	r3, r4
 80042d2:	d007      	beq.n	80042e4 <ai_layers_post_init_all+0x30>
 80042d4:	b133      	cbz	r3, 80042e4 <ai_layers_post_init_all+0x30>
 80042d6:	461c      	mov	r4, r3
 80042d8:	6863      	ldr	r3, [r4, #4]
 80042da:	07db      	lsls	r3, r3, #31
 80042dc:	d4f2      	bmi.n	80042c4 <ai_layers_post_init_all+0x10>
 80042de:	6923      	ldr	r3, [r4, #16]
 80042e0:	42a3      	cmp	r3, r4
 80042e2:	d1f7      	bne.n	80042d4 <ai_layers_post_init_all+0x20>
 80042e4:	4628      	mov	r0, r5
 80042e6:	bd38      	pop	{r3, r4, r5, pc}
 80042e8:	4625      	mov	r5, r4
 80042ea:	4628      	mov	r0, r5
 80042ec:	bd38      	pop	{r3, r4, r5, pc}
 80042ee:	bf00      	nop

080042f0 <ai_layers_forward_all>:
 80042f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042f4:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 80042f8:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 80042fa:	63c5      	str	r5, [r0, #60]	@ 0x3c
 80042fc:	4604      	mov	r4, r0
 80042fe:	f1b8 0f00 	cmp.w	r8, #0
 8004302:	d02a      	beq.n	800435a <ai_layers_forward_all+0x6a>
 8004304:	b32d      	cbz	r5, 8004352 <ai_layers_forward_all+0x62>
 8004306:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8004308:	4629      	mov	r1, r5
 800430a:	2001      	movs	r0, #1
 800430c:	47c0      	blx	r8
 800430e:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8004310:	b1fe      	cbz	r6, 8004352 <ai_layers_forward_all+0x62>
 8004312:	2700      	movs	r7, #0
 8004314:	4631      	mov	r1, r6
 8004316:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004318:	2002      	movs	r0, #2
 800431a:	47c0      	blx	r8
 800431c:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800431e:	4628      	mov	r0, r5
 8004320:	696b      	ldr	r3, [r5, #20]
 8004322:	4798      	blx	r3
 8004324:	692e      	ldr	r6, [r5, #16]
 8004326:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004328:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800432a:	42b5      	cmp	r5, r6
 800432c:	f04f 0003 	mov.w	r0, #3
 8004330:	d007      	beq.n	8004342 <ai_layers_forward_all+0x52>
 8004332:	47c0      	blx	r8
 8004334:	3701      	adds	r7, #1
 8004336:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8004338:	2e00      	cmp	r6, #0
 800433a:	d1eb      	bne.n	8004314 <ai_layers_forward_all+0x24>
 800433c:	4638      	mov	r0, r7
 800433e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004342:	2003      	movs	r0, #3
 8004344:	47c0      	blx	r8
 8004346:	2300      	movs	r3, #0
 8004348:	3701      	adds	r7, #1
 800434a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800434c:	4638      	mov	r0, r7
 800434e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004352:	2700      	movs	r7, #0
 8004354:	4638      	mov	r0, r7
 8004356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800435a:	2d00      	cmp	r5, #0
 800435c:	d0f9      	beq.n	8004352 <ai_layers_forward_all+0x62>
 800435e:	4647      	mov	r7, r8
 8004360:	696b      	ldr	r3, [r5, #20]
 8004362:	4628      	mov	r0, r5
 8004364:	4798      	blx	r3
 8004366:	462b      	mov	r3, r5
 8004368:	692d      	ldr	r5, [r5, #16]
 800436a:	429d      	cmp	r5, r3
 800436c:	d004      	beq.n	8004378 <ai_layers_forward_all+0x88>
 800436e:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8004370:	3701      	adds	r7, #1
 8004372:	2d00      	cmp	r5, #0
 8004374:	d1f4      	bne.n	8004360 <ai_layers_forward_all+0x70>
 8004376:	e7e1      	b.n	800433c <ai_layers_forward_all+0x4c>
 8004378:	2300      	movs	r3, #0
 800437a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800437c:	3701      	adds	r7, #1
 800437e:	e7dd      	b.n	800433c <ai_layers_forward_all+0x4c>

08004380 <forward_dense>:
 8004380:	6982      	ldr	r2, [r0, #24]
 8004382:	8813      	ldrh	r3, [r2, #0]
 8004384:	b90b      	cbnz	r3, 800438a <forward_dense+0xa>
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	deff      	udf	#255	@ 0xff
 800438a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800438e:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8004392:	f8da 0004 	ldr.w	r0, [sl, #4]
 8004396:	b08e      	sub	sp, #56	@ 0x38
 8004398:	b100      	cbz	r0, 800439c <forward_dense+0x1c>
 800439a:	6800      	ldr	r0, [r0, #0]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d061      	beq.n	8004464 <forward_dense+0xe4>
 80043a0:	f8da 2010 	ldr.w	r2, [sl, #16]
 80043a4:	b102      	cbz	r2, 80043a8 <forward_dense+0x28>
 80043a6:	6812      	ldr	r2, [r2, #0]
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d035      	beq.n	8004418 <forward_dense+0x98>
 80043ac:	f8da 501c 	ldr.w	r5, [sl, #28]
 80043b0:	2d00      	cmp	r5, #0
 80043b2:	d055      	beq.n	8004460 <forward_dense+0xe0>
 80043b4:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 80043b8:	6829      	ldr	r1, [r5, #0]
 80043ba:	2c01      	cmp	r4, #1
 80043bc:	d955      	bls.n	800446a <forward_dense+0xea>
 80043be:	686d      	ldr	r5, [r5, #4]
 80043c0:	698e      	ldr	r6, [r1, #24]
 80043c2:	68c4      	ldr	r4, [r0, #12]
 80043c4:	68d1      	ldr	r1, [r2, #12]
 80043c6:	f8d4 e004 	ldr.w	lr, [r4, #4]
 80043ca:	f8d1 9004 	ldr.w	r9, [r1, #4]
 80043ce:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 80043d2:	6831      	ldr	r1, [r6, #0]
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	fb07 f804 	mul.w	r8, r7, r4
 80043da:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 80043de:	d046      	beq.n	800446e <forward_dense+0xee>
 80043e0:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 80043e4:	b11c      	cbz	r4, 80043ee <forward_dense+0x6e>
 80043e6:	6824      	ldr	r4, [r4, #0]
 80043e8:	b10c      	cbz	r4, 80043ee <forward_dense+0x6e>
 80043ea:	69a3      	ldr	r3, [r4, #24]
 80043ec:	689c      	ldr	r4, [r3, #8]
 80043ee:	6983      	ldr	r3, [r0, #24]
 80043f0:	6992      	ldr	r2, [r2, #24]
 80043f2:	6899      	ldr	r1, [r3, #8]
 80043f4:	6890      	ldr	r0, [r2, #8]
 80043f6:	b10d      	cbz	r5, 80043fc <forward_dense+0x7c>
 80043f8:	69ab      	ldr	r3, [r5, #24]
 80043fa:	689d      	ldr	r5, [r3, #8]
 80043fc:	4f1d      	ldr	r7, [pc, #116]	@ (8004474 <forward_dense+0xf4>)
 80043fe:	45bc      	cmp	ip, r7
 8004400:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8004404:	d022      	beq.n	800444c <forward_dense+0xcc>
 8004406:	4e1c      	ldr	r6, [pc, #112]	@ (8004478 <forward_dense+0xf8>)
 8004408:	45b4      	cmp	ip, r6
 800440a:	d015      	beq.n	8004438 <forward_dense+0xb8>
 800440c:	4b1b      	ldr	r3, [pc, #108]	@ (800447c <forward_dense+0xfc>)
 800440e:	459c      	cmp	ip, r3
 8004410:	d005      	beq.n	800441e <forward_dense+0x9e>
 8004412:	b00e      	add	sp, #56	@ 0x38
 8004414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004418:	2300      	movs	r3, #0
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	deff      	udf	#255	@ 0xff
 800441e:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8004422:	a807      	add	r0, sp, #28
 8004424:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 8004428:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 800442c:	9209      	str	r2, [sp, #36]	@ 0x24
 800442e:	f000 f9f3 	bl	8004818 <forward_lite_dense_if32of32wf32>
 8004432:	b00e      	add	sp, #56	@ 0x38
 8004434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004438:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800443c:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8004440:	9400      	str	r4, [sp, #0]
 8004442:	f000 fb3f 	bl	8004ac4 <forward_lite_dense_if32of32wf32_lut4>
 8004446:	b00e      	add	sp, #56	@ 0x38
 8004448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800444c:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8004450:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8004454:	9400      	str	r4, [sp, #0]
 8004456:	f000 fc79 	bl	8004d4c <forward_lite_dense_if32of32wf32_lut8>
 800445a:	b00e      	add	sp, #56	@ 0x38
 800445c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004460:	4629      	mov	r1, r5
 8004462:	e7ad      	b.n	80043c0 <forward_dense+0x40>
 8004464:	2300      	movs	r3, #0
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	deff      	udf	#255	@ 0xff
 800446a:	2500      	movs	r5, #0
 800446c:	e7a8      	b.n	80043c0 <forward_dense+0x40>
 800446e:	2300      	movs	r3, #0
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	deff      	udf	#255	@ 0xff
 8004474:	00d01040 	.word	0x00d01040
 8004478:	00f01040 	.word	0x00f01040
 800447c:	00821040 	.word	0x00821040

08004480 <forward_relu>:
 8004480:	6982      	ldr	r2, [r0, #24]
 8004482:	8813      	ldrh	r3, [r2, #0]
 8004484:	b90b      	cbnz	r3, 800448a <forward_relu+0xa>
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	deff      	udf	#255	@ 0xff
 800448a:	b470      	push	{r4, r5, r6}
 800448c:	6852      	ldr	r2, [r2, #4]
 800448e:	6854      	ldr	r4, [r2, #4]
 8004490:	b104      	cbz	r4, 8004494 <forward_relu+0x14>
 8004492:	6824      	ldr	r4, [r4, #0]
 8004494:	2b01      	cmp	r3, #1
 8004496:	f000 8088 	beq.w	80045aa <forward_relu+0x12a>
 800449a:	6913      	ldr	r3, [r2, #16]
 800449c:	b103      	cbz	r3, 80044a0 <forward_relu+0x20>
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6999      	ldr	r1, [r3, #24]
 80044a2:	69a2      	ldr	r2, [r4, #24]
 80044a4:	68a3      	ldr	r3, [r4, #8]
 80044a6:	69c6      	ldr	r6, [r0, #28]
 80044a8:	6888      	ldr	r0, [r1, #8]
 80044aa:	6891      	ldr	r1, [r2, #8]
 80044ac:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80044b0:	b196      	cbz	r6, 80044d8 <forward_relu+0x58>
 80044b2:	6872      	ldr	r2, [r6, #4]
 80044b4:	2a01      	cmp	r2, #1
 80044b6:	d03b      	beq.n	8004530 <forward_relu+0xb0>
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d06d      	beq.n	8004598 <forward_relu+0x118>
 80044bc:	68e5      	ldr	r5, [r4, #12]
 80044be:	2201      	movs	r2, #1
 80044c0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80044c4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80044c8:	429d      	cmp	r5, r3
 80044ca:	fb04 f202 	mul.w	r2, r4, r2
 80044ce:	d1f9      	bne.n	80044c4 <forward_relu+0x44>
 80044d0:	68b3      	ldr	r3, [r6, #8]
 80044d2:	bc70      	pop	{r4, r5, r6}
 80044d4:	f000 b928 	b.w	8004728 <forward_lite_nl_relu_generic_if32of32_kernel>
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d05f      	beq.n	800459c <forward_relu+0x11c>
 80044dc:	68e5      	ldr	r5, [r4, #12]
 80044de:	2201      	movs	r2, #1
 80044e0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80044e4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80044e8:	429d      	cmp	r5, r3
 80044ea:	fb04 f202 	mul.w	r2, r4, r2
 80044ee:	d1f9      	bne.n	80044e4 <forward_relu+0x64>
 80044f0:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80044f4:	3a01      	subs	r2, #1
 80044f6:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 80044fa:	428c      	cmp	r4, r1
 80044fc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8004500:	d314      	bcc.n	800452c <forward_relu+0xac>
 8004502:	1a61      	subs	r1, r4, r1
 8004504:	f021 0103 	bic.w	r1, r1, #3
 8004508:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80045b0 <forward_relu+0x130>
 800450c:	1d23      	adds	r3, r4, #4
 800450e:	3004      	adds	r0, #4
 8004510:	1a62      	subs	r2, r4, r1
 8004512:	ed73 7a01 	vldmdb	r3!, {s15}
 8004516:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800451a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800451e:	bfb8      	it	lt
 8004520:	eef0 7a47 	vmovlt.f32	s15, s14
 8004524:	429a      	cmp	r2, r3
 8004526:	ed60 7a01 	vstmdb	r0!, {s15}
 800452a:	d1f2      	bne.n	8004512 <forward_relu+0x92>
 800452c:	bc70      	pop	{r4, r5, r6}
 800452e:	4770      	bx	lr
 8004530:	b3b3      	cbz	r3, 80045a0 <forward_relu+0x120>
 8004532:	68e5      	ldr	r5, [r4, #12]
 8004534:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004538:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800453c:	429d      	cmp	r5, r3
 800453e:	fb04 f202 	mul.w	r2, r4, r2
 8004542:	d1f9      	bne.n	8004538 <forward_relu+0xb8>
 8004544:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004548:	3a01      	subs	r2, #1
 800454a:	68b3      	ldr	r3, [r6, #8]
 800454c:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8004550:	428c      	cmp	r4, r1
 8004552:	ed93 7a00 	vldr	s14, [r3]
 8004556:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800455a:	d3e7      	bcc.n	800452c <forward_relu+0xac>
 800455c:	1a61      	subs	r1, r4, r1
 800455e:	f021 0103 	bic.w	r1, r1, #3
 8004562:	2500      	movs	r5, #0
 8004564:	1d23      	adds	r3, r4, #4
 8004566:	1a62      	subs	r2, r4, r1
 8004568:	3004      	adds	r0, #4
 800456a:	ed73 7a01 	vldmdb	r3!, {s15}
 800456e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004576:	d50a      	bpl.n	800458e <forward_relu+0x10e>
 8004578:	429a      	cmp	r2, r3
 800457a:	ed60 7a01 	vstmdb	r0!, {s15}
 800457e:	d0d5      	beq.n	800452c <forward_relu+0xac>
 8004580:	ed73 7a01 	vldmdb	r3!, {s15}
 8004584:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800458c:	d4f4      	bmi.n	8004578 <forward_relu+0xf8>
 800458e:	429a      	cmp	r2, r3
 8004590:	f840 5d04 	str.w	r5, [r0, #-4]!
 8004594:	d1e9      	bne.n	800456a <forward_relu+0xea>
 8004596:	e7c9      	b.n	800452c <forward_relu+0xac>
 8004598:	2201      	movs	r2, #1
 800459a:	e799      	b.n	80044d0 <forward_relu+0x50>
 800459c:	460c      	mov	r4, r1
 800459e:	e7b0      	b.n	8004502 <forward_relu+0x82>
 80045a0:	68b3      	ldr	r3, [r6, #8]
 80045a2:	460c      	mov	r4, r1
 80045a4:	ed93 7a00 	vldr	s14, [r3]
 80045a8:	e7d8      	b.n	800455c <forward_relu+0xdc>
 80045aa:	2300      	movs	r3, #0
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	deff      	udf	#255	@ 0xff
 80045b0:	00000000 	.word	0x00000000

080045b4 <forward_sm>:
 80045b4:	6982      	ldr	r2, [r0, #24]
 80045b6:	8813      	ldrh	r3, [r2, #0]
 80045b8:	b90b      	cbnz	r3, 80045be <forward_sm+0xa>
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	deff      	udf	#255	@ 0xff
 80045be:	b570      	push	{r4, r5, r6, lr}
 80045c0:	6852      	ldr	r2, [r2, #4]
 80045c2:	6855      	ldr	r5, [r2, #4]
 80045c4:	b082      	sub	sp, #8
 80045c6:	b105      	cbz	r5, 80045ca <forward_sm+0x16>
 80045c8:	682d      	ldr	r5, [r5, #0]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d030      	beq.n	8004630 <forward_sm+0x7c>
 80045ce:	6916      	ldr	r6, [r2, #16]
 80045d0:	b106      	cbz	r6, 80045d4 <forward_sm+0x20>
 80045d2:	6836      	ldr	r6, [r6, #0]
 80045d4:	68ab      	ldr	r3, [r5, #8]
 80045d6:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 80045da:	d027      	beq.n	800462c <forward_sm+0x78>
 80045dc:	68ec      	ldr	r4, [r5, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 80045e4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80045e8:	429c      	cmp	r4, r3
 80045ea:	fb01 f202 	mul.w	r2, r1, r2
 80045ee:	d1f9      	bne.n	80045e4 <forward_sm+0x30>
 80045f0:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 80045f4:	69b0      	ldr	r0, [r6, #24]
 80045f6:	4563      	cmp	r3, ip
 80045f8:	bfb8      	it	lt
 80045fa:	68e9      	ldrlt	r1, [r5, #12]
 80045fc:	6880      	ldr	r0, [r0, #8]
 80045fe:	bfb8      	it	lt
 8004600:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 8004604:	6929      	ldr	r1, [r5, #16]
 8004606:	bfa8      	it	ge
 8004608:	2401      	movge	r4, #1
 800460a:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800460e:	bfbc      	itt	lt
 8004610:	6969      	ldrlt	r1, [r5, #20]
 8004612:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 8004616:	69a9      	ldr	r1, [r5, #24]
 8004618:	bfb8      	it	lt
 800461a:	089b      	lsrlt	r3, r3, #2
 800461c:	6889      	ldr	r1, [r1, #8]
 800461e:	9400      	str	r4, [sp, #0]
 8004620:	bfa8      	it	ge
 8004622:	2300      	movge	r3, #0
 8004624:	f000 fcde 	bl	8004fe4 <forward_lite_nl_softmax_if32of32>
 8004628:	b002      	add	sp, #8
 800462a:	bd70      	pop	{r4, r5, r6, pc}
 800462c:	2201      	movs	r2, #1
 800462e:	e7df      	b.n	80045f0 <forward_sm+0x3c>
 8004630:	2300      	movs	r3, #0
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	deff      	udf	#255	@ 0xff
 8004636:	bf00      	nop

08004638 <forward_lite_nl_softmax_if32of32_kernel>:
 8004638:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800463c:	ed2d 8b02 	vpush	{d8}
 8004640:	2a01      	cmp	r2, #1
 8004642:	ed91 8a00 	vldr	s16, [r1]
 8004646:	460c      	mov	r4, r1
 8004648:	4690      	mov	r8, r2
 800464a:	4681      	mov	r9, r0
 800464c:	469a      	mov	sl, r3
 800464e:	d964      	bls.n	800471a <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 8004650:	2b01      	cmp	r3, #1
 8004652:	d14e      	bne.n	80046f2 <forward_lite_nl_softmax_if32of32_kernel+0xba>
 8004654:	1d0b      	adds	r3, r1, #4
 8004656:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800465a:	ecf3 7a01 	vldmia	r3!, {s15}
 800465e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004666:	bfb8      	it	lt
 8004668:	eeb0 8a67 	vmovlt.f32	s16, s15
 800466c:	4293      	cmp	r3, r2
 800466e:	d1f4      	bne.n	800465a <forward_lite_nl_softmax_if32of32_kernel+0x22>
 8004670:	f04f 0b04 	mov.w	fp, #4
 8004674:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 8004724 <forward_lite_nl_softmax_if32of32_kernel+0xec>
 8004678:	464f      	mov	r7, r9
 800467a:	464e      	mov	r6, r9
 800467c:	2500      	movs	r5, #0
 800467e:	ed94 0a00 	vldr	s0, [r4]
 8004682:	ee30 0a48 	vsub.f32	s0, s0, s16
 8004686:	f000 fe4f 	bl	8005328 <expf>
 800468a:	462b      	mov	r3, r5
 800468c:	3501      	adds	r5, #1
 800468e:	45a8      	cmp	r8, r5
 8004690:	ed86 0a00 	vstr	s0, [r6]
 8004694:	ee78 8a80 	vadd.f32	s17, s17, s0
 8004698:	445c      	add	r4, fp
 800469a:	445e      	add	r6, fp
 800469c:	d1ef      	bne.n	800467e <forward_lite_nl_softmax_if32of32_kernel+0x46>
 800469e:	eef5 8a40 	vcmp.f32	s17, #0.0
 80046a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046a6:	d010      	beq.n	80046ca <forward_lite_nl_softmax_if32of32_kernel+0x92>
 80046a8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80046ac:	f1ba 0f01 	cmp.w	sl, #1
 80046b0:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 80046b4:	d10d      	bne.n	80046d2 <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 80046b6:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 80046ba:	edd7 7a00 	vldr	s15, [r7]
 80046be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c2:	ece7 7a01 	vstmia	r7!, {s15}
 80046c6:	45b9      	cmp	r9, r7
 80046c8:	d1f7      	bne.n	80046ba <forward_lite_nl_softmax_if32of32_kernel+0x82>
 80046ca:	ecbd 8b02 	vpop	{d8}
 80046ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046d2:	2100      	movs	r1, #0
 80046d4:	edd7 7a00 	vldr	s15, [r7]
 80046d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046dc:	428b      	cmp	r3, r1
 80046de:	edc7 7a00 	vstr	s15, [r7]
 80046e2:	f101 0101 	add.w	r1, r1, #1
 80046e6:	445f      	add	r7, fp
 80046e8:	d1f4      	bne.n	80046d4 <forward_lite_nl_softmax_if32of32_kernel+0x9c>
 80046ea:	ecbd 8b02 	vpop	{d8}
 80046ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046f2:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 80046f6:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 80046fa:	2301      	movs	r3, #1
 80046fc:	edd2 7a00 	vldr	s15, [r2]
 8004700:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004708:	f103 0301 	add.w	r3, r3, #1
 800470c:	bfb8      	it	lt
 800470e:	eeb0 8a67 	vmovlt.f32	s16, s15
 8004712:	4598      	cmp	r8, r3
 8004714:	445a      	add	r2, fp
 8004716:	d1f1      	bne.n	80046fc <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 8004718:	e7ac      	b.n	8004674 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 800471a:	2a00      	cmp	r2, #0
 800471c:	d0d5      	beq.n	80046ca <forward_lite_nl_softmax_if32of32_kernel+0x92>
 800471e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8004722:	e7a7      	b.n	8004674 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8004724:	00000000 	.word	0x00000000

08004728 <forward_lite_nl_relu_generic_if32of32_kernel>:
 8004728:	b500      	push	{lr}
 800472a:	edd3 6a02 	vldr	s13, [r3, #8]
 800472e:	ed93 7a00 	vldr	s14, [r3]
 8004732:	ed93 6a01 	vldr	s12, [r3, #4]
 8004736:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 800473a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800473e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004746:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 800474a:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 800474e:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8004752:	d422      	bmi.n	800479a <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 8004754:	428a      	cmp	r2, r1
 8004756:	d31e      	bcc.n	8004796 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004758:	1d13      	adds	r3, r2, #4
 800475a:	3004      	adds	r0, #4
 800475c:	eba2 020e 	sub.w	r2, r2, lr
 8004760:	e00c      	b.n	800477c <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 8004762:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800476a:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800476e:	db01      	blt.n	8004774 <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 8004770:	ee65 7a86 	vmul.f32	s15, s11, s12
 8004774:	4293      	cmp	r3, r2
 8004776:	ed60 7a01 	vstmdb	r0!, {s15}
 800477a:	d00c      	beq.n	8004796 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800477c:	ed73 7a01 	vldmdb	r3!, {s15}
 8004780:	eef4 6ae7 	vcmpe.f32	s13, s15
 8004784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004788:	daeb      	bge.n	8004762 <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 800478a:	eef0 7a66 	vmov.f32	s15, s13
 800478e:	4293      	cmp	r3, r2
 8004790:	ed60 7a01 	vstmdb	r0!, {s15}
 8004794:	d1f2      	bne.n	800477c <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 8004796:	f85d fb04 	ldr.w	pc, [sp], #4
 800479a:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800479e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047a2:	d015      	beq.n	80047d0 <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 80047a4:	428a      	cmp	r2, r1
 80047a6:	d3f6      	bcc.n	8004796 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80047a8:	1d13      	adds	r3, r2, #4
 80047aa:	3004      	adds	r0, #4
 80047ac:	eba2 020e 	sub.w	r2, r2, lr
 80047b0:	ed73 7a01 	vldmdb	r3!, {s15}
 80047b4:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80047b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c0:	ee66 6a86 	vmul.f32	s13, s13, s12
 80047c4:	d822      	bhi.n	800480c <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 80047c6:	4293      	cmp	r3, r2
 80047c8:	ed60 6a01 	vstmdb	r0!, {s13}
 80047cc:	d1f0      	bne.n	80047b0 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 80047ce:	e7e2      	b.n	8004796 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80047d0:	428a      	cmp	r2, r1
 80047d2:	d3e0      	bcc.n	8004796 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80047d4:	1d13      	adds	r3, r2, #4
 80047d6:	2100      	movs	r1, #0
 80047d8:	3004      	adds	r0, #4
 80047da:	eba2 020e 	sub.w	r2, r2, lr
 80047de:	ed73 7a01 	vldmdb	r3!, {s15}
 80047e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ea:	dd0a      	ble.n	8004802 <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 80047ec:	429a      	cmp	r2, r3
 80047ee:	ed60 7a01 	vstmdb	r0!, {s15}
 80047f2:	d0d0      	beq.n	8004796 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80047f4:	ed73 7a01 	vldmdb	r3!, {s15}
 80047f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004800:	dcf4      	bgt.n	80047ec <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 8004802:	429a      	cmp	r2, r3
 8004804:	f840 1d04 	str.w	r1, [r0, #-4]!
 8004808:	d1e9      	bne.n	80047de <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 800480a:	e7c4      	b.n	8004796 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800480c:	4293      	cmp	r3, r2
 800480e:	ed60 7a01 	vstmdb	r0!, {s15}
 8004812:	d1cd      	bne.n	80047b0 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8004814:	e7bf      	b.n	8004796 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004816:	bf00      	nop

08004818 <forward_lite_dense_if32of32wf32>:
 8004818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800481c:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 8004820:	6801      	ldr	r1, [r0, #0]
 8004822:	fb03 f30c 	mul.w	r3, r3, ip
 8004826:	4602      	mov	r2, r0
 8004828:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800482c:	4281      	cmp	r1, r0
 800482e:	6857      	ldr	r7, [r2, #4]
 8004830:	b083      	sub	sp, #12
 8004832:	f080 811f 	bcs.w	8004a74 <forward_lite_dense_if32of32wf32+0x25c>
 8004836:	6915      	ldr	r5, [r2, #16]
 8004838:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800483c:	4664      	mov	r4, ip
 800483e:	eb01 0806 	add.w	r8, r1, r6
 8004842:	4588      	cmp	r8, r1
 8004844:	6896      	ldr	r6, [r2, #8]
 8004846:	f240 8109 	bls.w	8004a5c <forward_lite_dense_if32of32wf32+0x244>
 800484a:	f1a5 0e10 	sub.w	lr, r5, #16
 800484e:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8004852:	e9cd 0100 	strd	r0, r1, [sp]
 8004856:	f10e 0e01 	add.w	lr, lr, #1
 800485a:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800485e:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8004862:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 8004866:	468c      	mov	ip, r1
 8004868:	2d0f      	cmp	r5, #15
 800486a:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8004ac0 <forward_lite_dense_if32of32wf32+0x2a8>
 800486e:	f240 8104 	bls.w	8004a7a <forward_lite_dense_if32of32wf32+0x262>
 8004872:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8004876:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800487a:	4628      	mov	r0, r5
 800487c:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 8004880:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 8004884:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 8004888:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 800488c:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 8004890:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 8004894:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 8004898:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800489c:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 80048a0:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 80048a4:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 80048a8:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 80048ac:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 80048b0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80048b4:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 80048b8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80048bc:	3810      	subs	r0, #16
 80048be:	280f      	cmp	r0, #15
 80048c0:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 80048c4:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 80048c8:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80048cc:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 80048d0:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 80048d4:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 80048d8:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 80048dc:	eee4 7a86 	vfma.f32	s15, s9, s12
 80048e0:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 80048e4:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 80048e8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80048ec:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 80048f0:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 80048f4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80048f8:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 80048fc:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 8004900:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004904:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8004908:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800490c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004910:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 8004914:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8004918:	eee5 7a25 	vfma.f32	s15, s10, s11
 800491c:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8004920:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 8004924:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004928:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800492c:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 8004930:	eee1 7a21 	vfma.f32	s15, s2, s3
 8004934:	eee2 7a22 	vfma.f32	s15, s4, s5
 8004938:	eee3 7a23 	vfma.f32	s15, s6, s7
 800493c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004940:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004944:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004948:	ee37 7a27 	vadd.f32	s14, s14, s15
 800494c:	d896      	bhi.n	800487c <forward_lite_dense_if32of32wf32+0x64>
 800494e:	eb06 010b 	add.w	r1, r6, fp
 8004952:	f005 000f 	and.w	r0, r5, #15
 8004956:	4673      	mov	r3, lr
 8004958:	2803      	cmp	r0, #3
 800495a:	d95f      	bls.n	8004a1c <forward_lite_dense_if32of32wf32+0x204>
 800495c:	edd1 6a01 	vldr	s13, [r1, #4]
 8004960:	edd3 7a01 	vldr	s15, [r3, #4]
 8004964:	ed93 6a00 	vldr	s12, [r3]
 8004968:	ed93 5a02 	vldr	s10, [r3, #8]
 800496c:	edd1 5a02 	vldr	s11, [r1, #8]
 8004970:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004974:	edd1 6a00 	vldr	s13, [r1]
 8004978:	eee6 7a26 	vfma.f32	s15, s12, s13
 800497c:	1f04      	subs	r4, r0, #4
 800497e:	2c03      	cmp	r4, #3
 8004980:	ed93 6a03 	vldr	s12, [r3, #12]
 8004984:	edd1 6a03 	vldr	s13, [r1, #12]
 8004988:	ee77 7a27 	vadd.f32	s15, s14, s15
 800498c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004990:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004994:	eeb0 7a67 	vmov.f32	s14, s15
 8004998:	d938      	bls.n	8004a0c <forward_lite_dense_if32of32wf32+0x1f4>
 800499a:	edd1 6a05 	vldr	s13, [r1, #20]
 800499e:	edd3 7a05 	vldr	s15, [r3, #20]
 80049a2:	ed93 6a04 	vldr	s12, [r3, #16]
 80049a6:	ed93 5a06 	vldr	s10, [r3, #24]
 80049aa:	edd1 5a06 	vldr	s11, [r1, #24]
 80049ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80049b2:	edd1 6a04 	vldr	s13, [r1, #16]
 80049b6:	eee6 7a26 	vfma.f32	s15, s12, s13
 80049ba:	f1a0 0a08 	sub.w	sl, r0, #8
 80049be:	f1ba 0f03 	cmp.w	sl, #3
 80049c2:	ed93 6a07 	vldr	s12, [r3, #28]
 80049c6:	edd1 6a07 	vldr	s13, [r1, #28]
 80049ca:	eee5 7a25 	vfma.f32	s15, s10, s11
 80049ce:	eee6 7a26 	vfma.f32	s15, s12, s13
 80049d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80049d6:	d919      	bls.n	8004a0c <forward_lite_dense_if32of32wf32+0x1f4>
 80049d8:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80049dc:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 80049e0:	ed91 6a08 	vldr	s12, [r1, #32]
 80049e4:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 80049e8:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 80049ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80049f0:	edd3 6a08 	vldr	s13, [r3, #32]
 80049f4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80049f8:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 80049fc:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8004a00:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004a04:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004a08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a0c:	08a4      	lsrs	r4, r4, #2
 8004a0e:	3401      	adds	r4, #1
 8004a10:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8004a14:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8004a18:	f000 0003 	and.w	r0, r0, #3
 8004a1c:	b1a8      	cbz	r0, 8004a4a <forward_lite_dense_if32of32wf32+0x232>
 8004a1e:	edd3 6a00 	vldr	s13, [r3]
 8004a22:	edd1 7a00 	vldr	s15, [r1]
 8004a26:	2801      	cmp	r0, #1
 8004a28:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004a2c:	d00d      	beq.n	8004a4a <forward_lite_dense_if32of32wf32+0x232>
 8004a2e:	edd3 6a01 	vldr	s13, [r3, #4]
 8004a32:	edd1 7a01 	vldr	s15, [r1, #4]
 8004a36:	2802      	cmp	r0, #2
 8004a38:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004a3c:	d005      	beq.n	8004a4a <forward_lite_dense_if32of32wf32+0x232>
 8004a3e:	edd1 6a02 	vldr	s13, [r1, #8]
 8004a42:	edd3 7a02 	vldr	s15, [r3, #8]
 8004a46:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004a4a:	444e      	add	r6, r9
 8004a4c:	ecac 7a01 	vstmia	ip!, {s14}
 8004a50:	45e0      	cmp	r8, ip
 8004a52:	f63f af09 	bhi.w	8004868 <forward_lite_dense_if32of32wf32+0x50>
 8004a56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004a5a:	6954      	ldr	r4, [r2, #20]
 8004a5c:	68d3      	ldr	r3, [r2, #12]
 8004a5e:	b983      	cbnz	r3, 8004a82 <forward_lite_dense_if32of32wf32+0x26a>
 8004a60:	6915      	ldr	r5, [r2, #16]
 8004a62:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004a66:	4288      	cmp	r0, r1
 8004a68:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 8004a6c:	ea4f 0684 	mov.w	r6, r4, lsl #2
 8004a70:	f63f aee5 	bhi.w	800483e <forward_lite_dense_if32of32wf32+0x26>
 8004a74:	b003      	add	sp, #12
 8004a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a7a:	4628      	mov	r0, r5
 8004a7c:	4631      	mov	r1, r6
 8004a7e:	463b      	mov	r3, r7
 8004a80:	e76a      	b.n	8004958 <forward_lite_dense_if32of32wf32+0x140>
 8004a82:	2c00      	cmp	r4, #0
 8004a84:	d0ec      	beq.n	8004a60 <forward_lite_dense_if32of32wf32+0x248>
 8004a86:	edd1 7a00 	vldr	s15, [r1]
 8004a8a:	ed93 7a00 	vldr	s14, [r3]
 8004a8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004a92:	edc1 7a00 	vstr	s15, [r1]
 8004a96:	6954      	ldr	r4, [r2, #20]
 8004a98:	2c01      	cmp	r4, #1
 8004a9a:	d9e1      	bls.n	8004a60 <forward_lite_dense_if32of32wf32+0x248>
 8004a9c:	1d0d      	adds	r5, r1, #4
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	68d4      	ldr	r4, [r2, #12]
 8004aa2:	ed95 7a00 	vldr	s14, [r5]
 8004aa6:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8004aaa:	edd4 7a00 	vldr	s15, [r4]
 8004aae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	ece5 7a01 	vstmia	r5!, {s15}
 8004ab8:	6954      	ldr	r4, [r2, #20]
 8004aba:	429c      	cmp	r4, r3
 8004abc:	d8f0      	bhi.n	8004aa0 <forward_lite_dense_if32of32wf32+0x288>
 8004abe:	e7cf      	b.n	8004a60 <forward_lite_dense_if32of32wf32+0x248>
 8004ac0:	00000000 	.word	0x00000000

08004ac4 <forward_lite_dense_if32of32wf32_lut4>:
 8004ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ac8:	b08d      	sub	sp, #52	@ 0x34
 8004aca:	4604      	mov	r4, r0
 8004acc:	920a      	str	r2, [sp, #40]	@ 0x28
 8004ace:	4618      	mov	r0, r3
 8004ad0:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 8004ad4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004ad8:	fb02 f303 	mul.w	r3, r2, r3
 8004adc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004ae0:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 8004ae4:	460d      	mov	r5, r1
 8004ae6:	9308      	str	r3, [sp, #32]
 8004ae8:	f1b8 0f00 	cmp.w	r8, #0
 8004aec:	d004      	beq.n	8004af8 <forward_lite_dense_if32of32wf32_lut4+0x34>
 8004aee:	2240      	movs	r2, #64	@ 0x40
 8004af0:	4641      	mov	r1, r8
 8004af2:	f000 faa9 	bl	8005048 <st_int8_copy>
 8004af6:	4640      	mov	r0, r8
 8004af8:	9b08      	ldr	r3, [sp, #32]
 8004afa:	429c      	cmp	r4, r3
 8004afc:	f080 8108 	bcs.w	8004d10 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8004b00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004b02:	9405      	str	r4, [sp, #20]
 8004b04:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8004b08:	f007 0301 	and.w	r3, r7, #1
 8004b0c:	08fa      	lsrs	r2, r7, #3
 8004b0e:	9303      	str	r3, [sp, #12]
 8004b10:	00bb      	lsls	r3, r7, #2
 8004b12:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 8004b16:	9202      	str	r2, [sp, #8]
 8004b18:	f027 0901 	bic.w	r9, r7, #1
 8004b1c:	0092      	lsls	r2, r2, #2
 8004b1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004b20:	9b05      	ldr	r3, [sp, #20]
 8004b22:	9204      	str	r2, [sp, #16]
 8004b24:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 8004b28:	f105 0120 	add.w	r1, r5, #32
 8004b2c:	46e6      	mov	lr, ip
 8004b2e:	f8cd c01c 	str.w	ip, [sp, #28]
 8004b32:	465c      	mov	r4, fp
 8004b34:	9617      	str	r6, [sp, #92]	@ 0x5c
 8004b36:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 8004b3a:	9a07      	ldr	r2, [sp, #28]
 8004b3c:	eb03 0a02 	add.w	sl, r3, r2
 8004b40:	459a      	cmp	sl, r3
 8004b42:	f1a1 0220 	sub.w	r2, r1, #32
 8004b46:	9206      	str	r2, [sp, #24]
 8004b48:	f240 80e5 	bls.w	8004d16 <forward_lite_dense_if32of32wf32_lut4+0x252>
 8004b4c:	f109 3bff 	add.w	fp, r9, #4294967295
 8004b50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004b52:	4698      	mov	r8, r3
 8004b54:	465d      	mov	r5, fp
 8004b56:	9b02      	ldr	r3, [sp, #8]
 8004b58:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8004d48 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f000 80bc 	beq.w	8004cda <forward_lite_dense_if32of32wf32_lut4+0x216>
 8004b62:	9b04      	ldr	r3, [sp, #16]
 8004b64:	eb02 0c03 	add.w	ip, r2, r3
 8004b68:	460b      	mov	r3, r1
 8004b6a:	7817      	ldrb	r7, [r2, #0]
 8004b6c:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8004b70:	7856      	ldrb	r6, [r2, #1]
 8004b72:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 8004b76:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 8004b7a:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 8004b7e:	ed13 5a04 	vldr	s10, [r3, #-16]
 8004b82:	ed53 5a03 	vldr	s11, [r3, #-12]
 8004b86:	ed13 6a02 	vldr	s12, [r3, #-8]
 8004b8a:	ed53 6a01 	vldr	s13, [r3, #-4]
 8004b8e:	f007 0e0f 	and.w	lr, r7, #15
 8004b92:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004b96:	edde 7a00 	vldr	s15, [lr]
 8004b9a:	093f      	lsrs	r7, r7, #4
 8004b9c:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004ba0:	ed97 3a00 	vldr	s6, [r7]
 8004ba4:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8004ba8:	0937      	lsrs	r7, r6, #4
 8004baa:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004bae:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004bb2:	f006 060f 	and.w	r6, r6, #15
 8004bb6:	edd7 3a00 	vldr	s7, [r7]
 8004bba:	7897      	ldrb	r7, [r2, #2]
 8004bbc:	eee3 7a84 	vfma.f32	s15, s7, s8
 8004bc0:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004bc4:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 8004bc8:	ed96 4a00 	vldr	s8, [r6]
 8004bcc:	78d6      	ldrb	r6, [r2, #3]
 8004bce:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004bd2:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004bd6:	f007 070f 	and.w	r7, r7, #15
 8004bda:	edde 4a00 	vldr	s9, [lr]
 8004bde:	eee4 7a85 	vfma.f32	s15, s9, s10
 8004be2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004be6:	3204      	adds	r2, #4
 8004be8:	ed97 5a00 	vldr	s10, [r7]
 8004bec:	0937      	lsrs	r7, r6, #4
 8004bee:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004bf2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004bf6:	f006 060f 	and.w	r6, r6, #15
 8004bfa:	edd7 5a00 	vldr	s11, [r7]
 8004bfe:	eee5 7a86 	vfma.f32	s15, s11, s12
 8004c02:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004c06:	4562      	cmp	r2, ip
 8004c08:	ed96 6a00 	vldr	s12, [r6]
 8004c0c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004c10:	f103 0320 	add.w	r3, r3, #32
 8004c14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c18:	d1a7      	bne.n	8004b6a <forward_lite_dense_if32of32wf32_lut4+0xa6>
 8004c1a:	46a6      	mov	lr, r4
 8004c1c:	45ce      	cmp	lr, r9
 8004c1e:	d261      	bcs.n	8004ce4 <forward_lite_dense_if32of32wf32_lut4+0x220>
 8004c20:	eba5 070e 	sub.w	r7, r5, lr
 8004c24:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 8004c28:	f10e 0208 	add.w	r2, lr, #8
 8004c2c:	f10c 36ff 	add.w	r6, ip, #4294967295
 8004c30:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 8004c34:	f8cd a004 	str.w	sl, [sp, #4]
 8004c38:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8004c3c:	ed52 5a01 	vldr	s11, [r2, #-4]
 8004c40:	ed52 6a02 	vldr	s13, [r2, #-8]
 8004c44:	f003 0a0f 	and.w	sl, r3, #15
 8004c48:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8004c4c:	edda 7a00 	vldr	s15, [sl]
 8004c50:	091b      	lsrs	r3, r3, #4
 8004c52:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004c56:	ed93 6a00 	vldr	s12, [r3]
 8004c5a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004c5e:	42b7      	cmp	r7, r6
 8004c60:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004c64:	f102 0208 	add.w	r2, r2, #8
 8004c68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c6c:	d1e4      	bne.n	8004c38 <forward_lite_dense_if32of32wf32_lut4+0x174>
 8004c6e:	f10b 0b01 	add.w	fp, fp, #1
 8004c72:	f8dd a004 	ldr.w	sl, [sp, #4]
 8004c76:	eb0c 020b 	add.w	r2, ip, fp
 8004c7a:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 8004c7e:	9b03      	ldr	r3, [sp, #12]
 8004c80:	b30b      	cbz	r3, 8004cc6 <forward_lite_dense_if32of32wf32_lut4+0x202>
 8004c82:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004c86:	edde 7a00 	vldr	s15, [lr]
 8004c8a:	091b      	lsrs	r3, r3, #4
 8004c8c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004c90:	edd3 6a00 	vldr	s13, [r3]
 8004c94:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004c98:	eca8 7a01 	vstmia	r8!, {s14}
 8004c9c:	45c2      	cmp	sl, r8
 8004c9e:	f63f af5a 	bhi.w	8004b56 <forward_lite_dense_if32of32wf32_lut4+0x92>
 8004ca2:	9b05      	ldr	r3, [sp, #20]
 8004ca4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ca6:	189d      	adds	r5, r3, r2
 8004ca8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004caa:	b9eb      	cbnz	r3, 8004ce8 <forward_lite_dense_if32of32wf32_lut4+0x224>
 8004cac:	9b08      	ldr	r3, [sp, #32]
 8004cae:	42ab      	cmp	r3, r5
 8004cb0:	d92e      	bls.n	8004d10 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8004cb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004cb4:	4499      	add	r9, r3
 8004cb6:	441c      	add	r4, r3
 8004cb8:	4419      	add	r1, r3
 8004cba:	9b05      	ldr	r3, [sp, #20]
 8004cbc:	459a      	cmp	sl, r3
 8004cbe:	d92c      	bls.n	8004d1a <forward_lite_dense_if32of32wf32_lut4+0x256>
 8004cc0:	9505      	str	r5, [sp, #20]
 8004cc2:	462b      	mov	r3, r5
 8004cc4:	e739      	b.n	8004b3a <forward_lite_dense_if32of32wf32_lut4+0x76>
 8004cc6:	eca8 7a01 	vstmia	r8!, {s14}
 8004cca:	45c2      	cmp	sl, r8
 8004ccc:	d9e9      	bls.n	8004ca2 <forward_lite_dense_if32of32wf32_lut4+0x1de>
 8004cce:	9b02      	ldr	r3, [sp, #8]
 8004cd0:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004d48 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f47f af44 	bne.w	8004b62 <forward_lite_dense_if32of32wf32_lut4+0x9e>
 8004cda:	f8dd e018 	ldr.w	lr, [sp, #24]
 8004cde:	45ce      	cmp	lr, r9
 8004ce0:	4694      	mov	ip, r2
 8004ce2:	d39d      	bcc.n	8004c20 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 8004ce4:	4662      	mov	r2, ip
 8004ce6:	e7ca      	b.n	8004c7e <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 8004ce8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0de      	beq.n	8004cac <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 8004cee:	9b07      	ldr	r3, [sp, #28]
 8004cf0:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 8004cf4:	1aea      	subs	r2, r5, r3
 8004cf6:	edd2 7a00 	vldr	s15, [r2]
 8004cfa:	ecbc 7a01 	vldmia	ip!, {s14}
 8004cfe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d02:	ece2 7a01 	vstmia	r2!, {s15}
 8004d06:	42aa      	cmp	r2, r5
 8004d08:	d1f5      	bne.n	8004cf6 <forward_lite_dense_if32of32wf32_lut4+0x232>
 8004d0a:	9b08      	ldr	r3, [sp, #32]
 8004d0c:	42ab      	cmp	r3, r5
 8004d0e:	d8d0      	bhi.n	8004cb2 <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 8004d10:	b00d      	add	sp, #52	@ 0x34
 8004d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d16:	461d      	mov	r5, r3
 8004d18:	e7c6      	b.n	8004ca8 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 8004d1a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8004d1e:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8004d20:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 8004d22:	eba5 0c0c 	sub.w	ip, r5, ip
 8004d26:	b169      	cbz	r1, 8004d44 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8004d28:	4663      	mov	r3, ip
 8004d2a:	4632      	mov	r2, r6
 8004d2c:	ed93 7a00 	vldr	s14, [r3]
 8004d30:	ecf2 7a01 	vldmia	r2!, {s15}
 8004d34:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d38:	ece3 7a01 	vstmia	r3!, {s15}
 8004d3c:	429d      	cmp	r5, r3
 8004d3e:	d1f5      	bne.n	8004d2c <forward_lite_dense_if32of32wf32_lut4+0x268>
 8004d40:	2900      	cmp	r1, #0
 8004d42:	d1f1      	bne.n	8004d28 <forward_lite_dense_if32of32wf32_lut4+0x264>
 8004d44:	e7fe      	b.n	8004d44 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8004d46:	bf00      	nop
 8004d48:	00000000 	.word	0x00000000

08004d4c <forward_lite_dense_if32of32wf32_lut8>:
 8004d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d50:	b087      	sub	sp, #28
 8004d52:	4605      	mov	r5, r0
 8004d54:	9205      	str	r2, [sp, #20]
 8004d56:	4618      	mov	r0, r3
 8004d58:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 8004d5c:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8004d5e:	fb02 f303 	mul.w	r3, r2, r3
 8004d62:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004d66:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 8004d6a:	460f      	mov	r7, r1
 8004d6c:	9303      	str	r3, [sp, #12]
 8004d6e:	b12c      	cbz	r4, 8004d7c <forward_lite_dense_if32of32wf32_lut8+0x30>
 8004d70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d74:	4621      	mov	r1, r4
 8004d76:	f000 f967 	bl	8005048 <st_int8_copy>
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	9b03      	ldr	r3, [sp, #12]
 8004d7e:	429d      	cmp	r5, r3
 8004d80:	f080 8115 	bcs.w	8004fae <forward_lite_dense_if32of32wf32_lut8+0x262>
 8004d84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004d86:	9500      	str	r5, [sp, #0]
 8004d88:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 8004d8c:	0099      	lsls	r1, r3, #2
 8004d8e:	9b00      	ldr	r3, [sp, #0]
 8004d90:	9104      	str	r1, [sp, #16]
 8004d92:	00b2      	lsls	r2, r6, #2
 8004d94:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 8004d98:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 8004d9c:	464d      	mov	r5, r9
 8004d9e:	4689      	mov	r9, r1
 8004da0:	4611      	mov	r1, r2
 8004da2:	465a      	mov	r2, fp
 8004da4:	eb03 0b09 	add.w	fp, r3, r9
 8004da8:	3720      	adds	r7, #32
 8004daa:	459b      	cmp	fp, r3
 8004dac:	f006 0407 	and.w	r4, r6, #7
 8004db0:	f1a7 0e20 	sub.w	lr, r7, #32
 8004db4:	f240 80d6 	bls.w	8004f64 <forward_lite_dense_if32of32wf32_lut8+0x218>
 8004db8:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 8004dbc:	469c      	mov	ip, r3
 8004dbe:	9b05      	ldr	r3, [sp, #20]
 8004dc0:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8004fe0 <forward_lite_dense_if32of32wf32_lut8+0x294>
 8004dc4:	2d00      	cmp	r5, #0
 8004dc6:	f000 80db 	beq.w	8004f80 <forward_lite_dense_if32of32wf32_lut8+0x234>
 8004dca:	eb03 090a 	add.w	r9, r3, sl
 8004dce:	463e      	mov	r6, r7
 8004dd0:	f893 e001 	ldrb.w	lr, [r3, #1]
 8004dd4:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 8004dd8:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 8004ddc:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 8004de0:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 8004de4:	ed16 5a04 	vldr	s10, [r6, #-16]
 8004de8:	ed56 5a03 	vldr	s11, [r6, #-12]
 8004dec:	ed16 6a02 	vldr	s12, [r6, #-8]
 8004df0:	ed56 6a01 	vldr	s13, [r6, #-4]
 8004df4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004df8:	edde 7a00 	vldr	s15, [lr]
 8004dfc:	f893 e000 	ldrb.w	lr, [r3]
 8004e00:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004e04:	ee67 7a83 	vmul.f32	s15, s15, s6
 8004e08:	ed9e 3a00 	vldr	s6, [lr]
 8004e0c:	f893 e002 	ldrb.w	lr, [r3, #2]
 8004e10:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004e14:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004e18:	3308      	adds	r3, #8
 8004e1a:	edde 3a00 	vldr	s7, [lr]
 8004e1e:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 8004e22:	eee3 7a84 	vfma.f32	s15, s7, s8
 8004e26:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004e2a:	3620      	adds	r6, #32
 8004e2c:	ed9e 4a00 	vldr	s8, [lr]
 8004e30:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 8004e34:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004e38:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004e3c:	edde 4a00 	vldr	s9, [lr]
 8004e40:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 8004e44:	eee4 7a85 	vfma.f32	s15, s9, s10
 8004e48:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004e4c:	ed9e 5a00 	vldr	s10, [lr]
 8004e50:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 8004e54:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004e58:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004e5c:	edde 5a00 	vldr	s11, [lr]
 8004e60:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 8004e64:	eee5 7a86 	vfma.f32	s15, s11, s12
 8004e68:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004e6c:	454b      	cmp	r3, r9
 8004e6e:	ed9e 6a00 	vldr	s12, [lr]
 8004e72:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004e76:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e7a:	d1a9      	bne.n	8004dd0 <forward_lite_dense_if32of32wf32_lut8+0x84>
 8004e7c:	4643      	mov	r3, r8
 8004e7e:	2c00      	cmp	r4, #0
 8004e80:	d07c      	beq.n	8004f7c <forward_lite_dense_if32of32wf32_lut8+0x230>
 8004e82:	f899 6000 	ldrb.w	r6, [r9]
 8004e86:	edd3 7a00 	vldr	s15, [r3]
 8004e8a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004e8e:	edd6 6a00 	vldr	s13, [r6]
 8004e92:	2c01      	cmp	r4, #1
 8004e94:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004e98:	d045      	beq.n	8004f26 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004e9a:	f899 6001 	ldrb.w	r6, [r9, #1]
 8004e9e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004ea2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004ea6:	edd6 6a00 	vldr	s13, [r6]
 8004eaa:	2c02      	cmp	r4, #2
 8004eac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004eb0:	d039      	beq.n	8004f26 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004eb2:	f899 6002 	ldrb.w	r6, [r9, #2]
 8004eb6:	edd3 7a02 	vldr	s15, [r3, #8]
 8004eba:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004ebe:	edd6 6a00 	vldr	s13, [r6]
 8004ec2:	2c03      	cmp	r4, #3
 8004ec4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004ec8:	d02d      	beq.n	8004f26 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004eca:	f899 6003 	ldrb.w	r6, [r9, #3]
 8004ece:	edd3 6a03 	vldr	s13, [r3, #12]
 8004ed2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004ed6:	edd6 7a00 	vldr	s15, [r6]
 8004eda:	2c04      	cmp	r4, #4
 8004edc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004ee0:	d021      	beq.n	8004f26 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004ee2:	f899 6004 	ldrb.w	r6, [r9, #4]
 8004ee6:	edd3 6a04 	vldr	s13, [r3, #16]
 8004eea:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004eee:	edd6 7a00 	vldr	s15, [r6]
 8004ef2:	2c05      	cmp	r4, #5
 8004ef4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004ef8:	d015      	beq.n	8004f26 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004efa:	f899 6005 	ldrb.w	r6, [r9, #5]
 8004efe:	edd3 6a05 	vldr	s13, [r3, #20]
 8004f02:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004f06:	edd6 7a00 	vldr	s15, [r6]
 8004f0a:	2c06      	cmp	r4, #6
 8004f0c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004f10:	d009      	beq.n	8004f26 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004f12:	edd3 7a06 	vldr	s15, [r3, #24]
 8004f16:	f899 3006 	ldrb.w	r3, [r9, #6]
 8004f1a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004f1e:	edd3 6a00 	vldr	s13, [r3]
 8004f22:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004f26:	eb09 0304 	add.w	r3, r9, r4
 8004f2a:	ecac 7a01 	vstmia	ip!, {s14}
 8004f2e:	45e3      	cmp	fp, ip
 8004f30:	f63f af46 	bhi.w	8004dc0 <forward_lite_dense_if32of32wf32_lut8+0x74>
 8004f34:	e9dd 3900 	ldrd	r3, r9, [sp]
 8004f38:	9e04      	ldr	r6, [sp, #16]
 8004f3a:	eb03 0e06 	add.w	lr, r3, r6
 8004f3e:	bb1a      	cbnz	r2, 8004f88 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 8004f40:	9b03      	ldr	r3, [sp, #12]
 8004f42:	4573      	cmp	r3, lr
 8004f44:	d933      	bls.n	8004fae <forward_lite_dense_if32of32wf32_lut8+0x262>
 8004f46:	9b00      	ldr	r3, [sp, #0]
 8004f48:	459b      	cmp	fp, r3
 8004f4a:	4488      	add	r8, r1
 8004f4c:	440f      	add	r7, r1
 8004f4e:	d942      	bls.n	8004fd6 <forward_lite_dense_if32of32wf32_lut8+0x28a>
 8004f50:	4673      	mov	r3, lr
 8004f52:	eb03 0b09 	add.w	fp, r3, r9
 8004f56:	459b      	cmp	fp, r3
 8004f58:	f8cd e000 	str.w	lr, [sp]
 8004f5c:	f1a7 0e20 	sub.w	lr, r7, #32
 8004f60:	f63f af2a 	bhi.w	8004db8 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 8004f64:	b97a      	cbnz	r2, 8004f86 <forward_lite_dense_if32of32wf32_lut8+0x23a>
 8004f66:	461d      	mov	r5, r3
 8004f68:	9b03      	ldr	r3, [sp, #12]
 8004f6a:	42ab      	cmp	r3, r5
 8004f6c:	4649      	mov	r1, r9
 8004f6e:	4693      	mov	fp, r2
 8004f70:	d91d      	bls.n	8004fae <forward_lite_dense_if32of32wf32_lut8+0x262>
 8004f72:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004f74:	4249      	negs	r1, r1
 8004f76:	465b      	mov	r3, fp
 8004f78:	b9e3      	cbnz	r3, 8004fb4 <forward_lite_dense_if32of32wf32_lut8+0x268>
 8004f7a:	e7fe      	b.n	8004f7a <forward_lite_dense_if32of32wf32_lut8+0x22e>
 8004f7c:	464b      	mov	r3, r9
 8004f7e:	e7d4      	b.n	8004f2a <forward_lite_dense_if32of32wf32_lut8+0x1de>
 8004f80:	4699      	mov	r9, r3
 8004f82:	9b02      	ldr	r3, [sp, #8]
 8004f84:	e77b      	b.n	8004e7e <forward_lite_dense_if32of32wf32_lut8+0x132>
 8004f86:	469e      	mov	lr, r3
 8004f88:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d0d8      	beq.n	8004f40 <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 8004f8e:	ebae 0309 	sub.w	r3, lr, r9
 8004f92:	4616      	mov	r6, r2
 8004f94:	edd3 7a00 	vldr	s15, [r3]
 8004f98:	ecb6 7a01 	vldmia	r6!, {s14}
 8004f9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fa0:	ece3 7a01 	vstmia	r3!, {s15}
 8004fa4:	4573      	cmp	r3, lr
 8004fa6:	d1f5      	bne.n	8004f94 <forward_lite_dense_if32of32wf32_lut8+0x248>
 8004fa8:	9b03      	ldr	r3, [sp, #12]
 8004faa:	4573      	cmp	r3, lr
 8004fac:	d8cb      	bhi.n	8004f46 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 8004fae:	b007      	add	sp, #28
 8004fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fb4:	2a00      	cmp	r2, #0
 8004fb6:	d0df      	beq.n	8004f78 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 8004fb8:	469b      	mov	fp, r3
 8004fba:	4429      	add	r1, r5
 8004fbc:	460b      	mov	r3, r1
 8004fbe:	465a      	mov	r2, fp
 8004fc0:	ed93 7a00 	vldr	s14, [r3]
 8004fc4:	ecf2 7a01 	vldmia	r2!, {s15}
 8004fc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fcc:	ece3 7a01 	vstmia	r3!, {s15}
 8004fd0:	42ab      	cmp	r3, r5
 8004fd2:	d1f5      	bne.n	8004fc0 <forward_lite_dense_if32of32wf32_lut8+0x274>
 8004fd4:	e7f2      	b.n	8004fbc <forward_lite_dense_if32of32wf32_lut8+0x270>
 8004fd6:	4649      	mov	r1, r9
 8004fd8:	4693      	mov	fp, r2
 8004fda:	4675      	mov	r5, lr
 8004fdc:	e7c9      	b.n	8004f72 <forward_lite_dense_if32of32wf32_lut8+0x226>
 8004fde:	bf00      	nop
 8004fe0:	00000000 	.word	0x00000000

08004fe4 <forward_lite_nl_softmax_if32of32>:
 8004fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe8:	b083      	sub	sp, #12
 8004fea:	461f      	mov	r7, r3
 8004fec:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8004ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff4:	4543      	cmp	r3, r8
 8004ff6:	fbb3 f2f8 	udiv	r2, r3, r8
 8004ffa:	d322      	bcc.n	8005042 <forward_lite_nl_softmax_if32of32+0x5e>
 8004ffc:	fb08 f307 	mul.w	r3, r8, r7
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	b1f7      	cbz	r7, 8005042 <forward_lite_nl_softmax_if32of32+0x5e>
 8005004:	9201      	str	r2, [sp, #4]
 8005006:	4681      	mov	r9, r0
 8005008:	f04f 0b00 	mov.w	fp, #0
 800500c:	460a      	mov	r2, r1
 800500e:	469a      	mov	sl, r3
 8005010:	4616      	mov	r6, r2
 8005012:	464d      	mov	r5, r9
 8005014:	2400      	movs	r4, #0
 8005016:	9200      	str	r2, [sp, #0]
 8005018:	4631      	mov	r1, r6
 800501a:	4628      	mov	r0, r5
 800501c:	463b      	mov	r3, r7
 800501e:	3401      	adds	r4, #1
 8005020:	4642      	mov	r2, r8
 8005022:	f7ff fb09 	bl	8004638 <forward_lite_nl_softmax_if32of32_kernel>
 8005026:	42a7      	cmp	r7, r4
 8005028:	f106 0604 	add.w	r6, r6, #4
 800502c:	f105 0504 	add.w	r5, r5, #4
 8005030:	d1f2      	bne.n	8005018 <forward_lite_nl_softmax_if32of32+0x34>
 8005032:	9b01      	ldr	r3, [sp, #4]
 8005034:	9a00      	ldr	r2, [sp, #0]
 8005036:	f10b 0b01 	add.w	fp, fp, #1
 800503a:	455b      	cmp	r3, fp
 800503c:	4452      	add	r2, sl
 800503e:	44d1      	add	r9, sl
 8005040:	d8e6      	bhi.n	8005010 <forward_lite_nl_softmax_if32of32+0x2c>
 8005042:	b003      	add	sp, #12
 8005044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005048 <st_int8_copy>:
 8005048:	4288      	cmp	r0, r1
 800504a:	d021      	beq.n	8005090 <st_int8_copy+0x48>
 800504c:	b302      	cbz	r2, 8005090 <st_int8_copy+0x48>
 800504e:	4288      	cmp	r0, r1
 8005050:	d313      	bcc.n	800507a <st_int8_copy+0x32>
 8005052:	2a03      	cmp	r2, #3
 8005054:	d81d      	bhi.n	8005092 <st_int8_copy+0x4a>
 8005056:	3a01      	subs	r2, #1
 8005058:	f810 3b01 	ldrb.w	r3, [r0], #1
 800505c:	f801 3b01 	strb.w	r3, [r1], #1
 8005060:	b1b2      	cbz	r2, 8005090 <st_int8_copy+0x48>
 8005062:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005066:	f801 3b01 	strb.w	r3, [r1], #1
 800506a:	2a01      	cmp	r2, #1
 800506c:	f000 8088 	beq.w	8005180 <st_int8_copy+0x138>
 8005070:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005074:	f801 3b01 	strb.w	r3, [r1], #1
 8005078:	4770      	bx	lr
 800507a:	1883      	adds	r3, r0, r2
 800507c:	428b      	cmp	r3, r1
 800507e:	d9e8      	bls.n	8005052 <st_int8_copy+0xa>
 8005080:	440a      	add	r2, r1
 8005082:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8005086:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800508a:	4298      	cmp	r0, r3
 800508c:	d1f9      	bne.n	8005082 <st_int8_copy+0x3a>
 800508e:	4770      	bx	lr
 8005090:	4770      	bx	lr
 8005092:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005096:	f001 0e03 	and.w	lr, r1, #3
 800509a:	f1ce 0304 	rsb	r3, lr, #4
 800509e:	eba2 0c03 	sub.w	ip, r2, r3
 80050a2:	f000 0803 	and.w	r8, r0, #3
 80050a6:	f1ce 0203 	rsb	r2, lr, #3
 80050aa:	f810 3b01 	ldrb.w	r3, [r0], #1
 80050ae:	f801 3b01 	strb.w	r3, [r1], #1
 80050b2:	b182      	cbz	r2, 80050d6 <st_int8_copy+0x8e>
 80050b4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80050b8:	f801 3b01 	strb.w	r3, [r1], #1
 80050bc:	2a01      	cmp	r2, #1
 80050be:	d00a      	beq.n	80050d6 <st_int8_copy+0x8e>
 80050c0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80050c4:	f801 3b01 	strb.w	r3, [r1], #1
 80050c8:	f1be 0f01 	cmp.w	lr, #1
 80050cc:	d003      	beq.n	80050d6 <st_int8_copy+0x8e>
 80050ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80050d2:	f801 3b01 	strb.w	r3, [r1], #1
 80050d6:	45c6      	cmp	lr, r8
 80050d8:	d02a      	beq.n	8005130 <st_int8_copy+0xe8>
 80050da:	ea5f 121c 	movs.w	r2, ip, lsr #4
 80050de:	d00a      	beq.n	80050f6 <st_int8_copy+0xae>
 80050e0:	f850 3b04 	ldr.w	r3, [r0], #4
 80050e4:	f850 4b04 	ldr.w	r4, [r0], #4
 80050e8:	f850 5b04 	ldr.w	r5, [r0], #4
 80050ec:	f850 6b04 	ldr.w	r6, [r0], #4
 80050f0:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80050f2:	3a01      	subs	r2, #1
 80050f4:	d1f4      	bne.n	80050e0 <st_int8_copy+0x98>
 80050f6:	f01c 0f08 	tst.w	ip, #8
 80050fa:	d004      	beq.n	8005106 <st_int8_copy+0xbe>
 80050fc:	f850 3b04 	ldr.w	r3, [r0], #4
 8005100:	f850 4b04 	ldr.w	r4, [r0], #4
 8005104:	c118      	stmia	r1!, {r3, r4}
 8005106:	f01c 0f04 	tst.w	ip, #4
 800510a:	d003      	beq.n	8005114 <st_int8_copy+0xcc>
 800510c:	f850 3b04 	ldr.w	r3, [r0], #4
 8005110:	f841 3b04 	str.w	r3, [r1], #4
 8005114:	f01c 0f02 	tst.w	ip, #2
 8005118:	d003      	beq.n	8005122 <st_int8_copy+0xda>
 800511a:	f830 3b02 	ldrh.w	r3, [r0], #2
 800511e:	f821 3b02 	strh.w	r3, [r1], #2
 8005122:	f01c 0f01 	tst.w	ip, #1
 8005126:	d001      	beq.n	800512c <st_int8_copy+0xe4>
 8005128:	7803      	ldrb	r3, [r0, #0]
 800512a:	700b      	strb	r3, [r1, #0]
 800512c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005130:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8005134:	d00e      	beq.n	8005154 <st_int8_copy+0x10c>
 8005136:	4688      	mov	r8, r1
 8005138:	4686      	mov	lr, r0
 800513a:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800513e:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8005142:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8005146:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800514a:	f1b9 0901 	subs.w	r9, r9, #1
 800514e:	4641      	mov	r1, r8
 8005150:	4670      	mov	r0, lr
 8005152:	d1f0      	bne.n	8005136 <st_int8_copy+0xee>
 8005154:	f01c 0f20 	tst.w	ip, #32
 8005158:	d007      	beq.n	800516a <st_int8_copy+0x122>
 800515a:	4688      	mov	r8, r1
 800515c:	4686      	mov	lr, r0
 800515e:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8005162:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8005166:	4641      	mov	r1, r8
 8005168:	4670      	mov	r0, lr
 800516a:	f01c 0f10 	tst.w	ip, #16
 800516e:	d001      	beq.n	8005174 <st_int8_copy+0x12c>
 8005170:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 8005172:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8005174:	f01c 0f08 	tst.w	ip, #8
 8005178:	d0c5      	beq.n	8005106 <st_int8_copy+0xbe>
 800517a:	c818      	ldmia	r0!, {r3, r4}
 800517c:	c118      	stmia	r1!, {r3, r4}
 800517e:	e7c2      	b.n	8005106 <st_int8_copy+0xbe>
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop

08005184 <ai_array_to_buffer_fmt>:
 8005184:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8005188:	2b02      	cmp	r3, #2
 800518a:	d055      	beq.n	8005238 <ai_array_to_buffer_fmt+0xb4>
 800518c:	4a2d      	ldr	r2, [pc, #180]	@ (8005244 <ai_array_to_buffer_fmt+0xc0>)
 800518e:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 8005192:	4293      	cmp	r3, r2
 8005194:	d010      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 8005196:	dc21      	bgt.n	80051dc <ai_array_to_buffer_fmt+0x58>
 8005198:	4a2b      	ldr	r2, [pc, #172]	@ (8005248 <ai_array_to_buffer_fmt+0xc4>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d00c      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 800519e:	dd0f      	ble.n	80051c0 <ai_array_to_buffer_fmt+0x3c>
 80051a0:	4a2a      	ldr	r2, [pc, #168]	@ (800524c <ai_array_to_buffer_fmt+0xc8>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d008      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 80051a6:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d004      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 80051ae:	4a28      	ldr	r2, [pc, #160]	@ (8005250 <ai_array_to_buffer_fmt+0xcc>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	bf0c      	ite	eq
 80051b4:	4613      	moveq	r3, r2
 80051b6:	2340      	movne	r3, #64	@ 0x40
 80051b8:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80051bc:	4318      	orrs	r0, r3
 80051be:	4770      	bx	lr
 80051c0:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d0f7      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 80051c8:	dd2c      	ble.n	8005224 <ai_array_to_buffer_fmt+0xa0>
 80051ca:	4a22      	ldr	r2, [pc, #136]	@ (8005254 <ai_array_to_buffer_fmt+0xd0>)
 80051cc:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80051d0:	4293      	cmp	r3, r2
 80051d2:	bf0c      	ite	eq
 80051d4:	4613      	moveq	r3, r2
 80051d6:	2340      	movne	r3, #64	@ 0x40
 80051d8:	4318      	orrs	r0, r3
 80051da:	4770      	bx	lr
 80051dc:	4a1e      	ldr	r2, [pc, #120]	@ (8005258 <ai_array_to_buffer_fmt+0xd4>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d0ea      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 80051e2:	dd10      	ble.n	8005206 <ai_array_to_buffer_fmt+0x82>
 80051e4:	4a1d      	ldr	r2, [pc, #116]	@ (800525c <ai_array_to_buffer_fmt+0xd8>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d0e6      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 80051ea:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d0e2      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 80051f2:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 80051f6:	4293      	cmp	r3, r2
 80051f8:	bf0c      	ite	eq
 80051fa:	4613      	moveq	r3, r2
 80051fc:	2340      	movne	r3, #64	@ 0x40
 80051fe:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8005202:	4318      	orrs	r0, r3
 8005204:	4770      	bx	lr
 8005206:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 800520a:	4293      	cmp	r3, r2
 800520c:	d0d4      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 800520e:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 8005212:	4293      	cmp	r3, r2
 8005214:	d0d0      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 8005216:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800521a:	4293      	cmp	r3, r2
 800521c:	bf0c      	ite	eq
 800521e:	4613      	moveq	r3, r2
 8005220:	2340      	movne	r3, #64	@ 0x40
 8005222:	e7c9      	b.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 8005224:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8005228:	4293      	cmp	r3, r2
 800522a:	d0c5      	beq.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 800522c:	3280      	adds	r2, #128	@ 0x80
 800522e:	4293      	cmp	r3, r2
 8005230:	bf0c      	ite	eq
 8005232:	4613      	moveq	r3, r2
 8005234:	2340      	movne	r3, #64	@ 0x40
 8005236:	e7bf      	b.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 8005238:	4b09      	ldr	r3, [pc, #36]	@ (8005260 <ai_array_to_buffer_fmt+0xdc>)
 800523a:	4003      	ands	r3, r0
 800523c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005240:	e7ba      	b.n	80051b8 <ai_array_to_buffer_fmt+0x34>
 8005242:	bf00      	nop
 8005244:	00821040 	.word	0x00821040
 8005248:	00040840 	.word	0x00040840
 800524c:	00041040 	.word	0x00041040
 8005250:	0004084f 	.word	0x0004084f
 8005254:	00040447 	.word	0x00040447
 8005258:	00840447 	.word	0x00840447
 800525c:	0084084f 	.word	0x0084084f
 8005260:	00803fff 	.word	0x00803fff

08005264 <ai_array_get_data_byte_size>:
 8005264:	b169      	cbz	r1, 8005282 <ai_array_get_data_byte_size+0x1e>
 8005266:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800526a:	fb01 f303 	mul.w	r3, r1, r3
 800526e:	3307      	adds	r3, #7
 8005270:	f023 0307 	bic.w	r3, r3, #7
 8005274:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8005278:	fa23 f000 	lsr.w	r0, r3, r0
 800527c:	3007      	adds	r0, #7
 800527e:	08c0      	lsrs	r0, r0, #3
 8005280:	4770      	bx	lr
 8005282:	4608      	mov	r0, r1
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop

08005288 <ai_version_get>:
 8005288:	0212      	lsls	r2, r2, #8
 800528a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800528e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8005292:	4770      	bx	lr

08005294 <get_tensor_byte_size>:
 8005294:	b410      	push	{r4}
 8005296:	6983      	ldr	r3, [r0, #24]
 8005298:	68c4      	ldr	r4, [r0, #12]
 800529a:	6941      	ldr	r1, [r0, #20]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68e0      	ldr	r0, [r4, #12]
 80052a0:	4a07      	ldr	r2, [pc, #28]	@ (80052c0 <get_tensor_byte_size+0x2c>)
 80052a2:	68c9      	ldr	r1, [r1, #12]
 80052a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052a8:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 80052ac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80052b0:	fb01 f000 	mul.w	r0, r1, r0
 80052b4:	4293      	cmp	r3, r2
 80052b6:	bf04      	itt	eq
 80052b8:	3007      	addeq	r0, #7
 80052ba:	08c0      	lsreq	r0, r0, #3
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	000400c0 	.word	0x000400c0

080052c4 <memset>:
 80052c4:	4402      	add	r2, r0
 80052c6:	4603      	mov	r3, r0
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d100      	bne.n	80052ce <memset+0xa>
 80052cc:	4770      	bx	lr
 80052ce:	f803 1b01 	strb.w	r1, [r3], #1
 80052d2:	e7f9      	b.n	80052c8 <memset+0x4>

080052d4 <__errno>:
 80052d4:	4b01      	ldr	r3, [pc, #4]	@ (80052dc <__errno+0x8>)
 80052d6:	6818      	ldr	r0, [r3, #0]
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	2000074c 	.word	0x2000074c

080052e0 <__libc_init_array>:
 80052e0:	b570      	push	{r4, r5, r6, lr}
 80052e2:	4d0d      	ldr	r5, [pc, #52]	@ (8005318 <__libc_init_array+0x38>)
 80052e4:	4c0d      	ldr	r4, [pc, #52]	@ (800531c <__libc_init_array+0x3c>)
 80052e6:	1b64      	subs	r4, r4, r5
 80052e8:	10a4      	asrs	r4, r4, #2
 80052ea:	2600      	movs	r6, #0
 80052ec:	42a6      	cmp	r6, r4
 80052ee:	d109      	bne.n	8005304 <__libc_init_array+0x24>
 80052f0:	4d0b      	ldr	r5, [pc, #44]	@ (8005320 <__libc_init_array+0x40>)
 80052f2:	4c0c      	ldr	r4, [pc, #48]	@ (8005324 <__libc_init_array+0x44>)
 80052f4:	f001 f83e 	bl	8006374 <_init>
 80052f8:	1b64      	subs	r4, r4, r5
 80052fa:	10a4      	asrs	r4, r4, #2
 80052fc:	2600      	movs	r6, #0
 80052fe:	42a6      	cmp	r6, r4
 8005300:	d105      	bne.n	800530e <__libc_init_array+0x2e>
 8005302:	bd70      	pop	{r4, r5, r6, pc}
 8005304:	f855 3b04 	ldr.w	r3, [r5], #4
 8005308:	4798      	blx	r3
 800530a:	3601      	adds	r6, #1
 800530c:	e7ee      	b.n	80052ec <__libc_init_array+0xc>
 800530e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005312:	4798      	blx	r3
 8005314:	3601      	adds	r6, #1
 8005316:	e7f2      	b.n	80052fe <__libc_init_array+0x1e>
 8005318:	0801dfec 	.word	0x0801dfec
 800531c:	0801dfec 	.word	0x0801dfec
 8005320:	0801dfec 	.word	0x0801dfec
 8005324:	0801dff0 	.word	0x0801dff0

08005328 <expf>:
 8005328:	b508      	push	{r3, lr}
 800532a:	ed2d 8b02 	vpush	{d8}
 800532e:	eef0 8a40 	vmov.f32	s17, s0
 8005332:	f000 fa09 	bl	8005748 <__ieee754_expf>
 8005336:	eeb0 8a40 	vmov.f32	s16, s0
 800533a:	eeb0 0a68 	vmov.f32	s0, s17
 800533e:	f000 f8e9 	bl	8005514 <finitef>
 8005342:	b160      	cbz	r0, 800535e <expf+0x36>
 8005344:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8005384 <expf+0x5c>
 8005348:	eef4 8ae7 	vcmpe.f32	s17, s15
 800534c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005350:	dd0a      	ble.n	8005368 <expf+0x40>
 8005352:	f7ff ffbf 	bl	80052d4 <__errno>
 8005356:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8005388 <expf+0x60>
 800535a:	2322      	movs	r3, #34	@ 0x22
 800535c:	6003      	str	r3, [r0, #0]
 800535e:	eeb0 0a48 	vmov.f32	s0, s16
 8005362:	ecbd 8b02 	vpop	{d8}
 8005366:	bd08      	pop	{r3, pc}
 8005368:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800538c <expf+0x64>
 800536c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8005370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005374:	d5f3      	bpl.n	800535e <expf+0x36>
 8005376:	f7ff ffad 	bl	80052d4 <__errno>
 800537a:	2322      	movs	r3, #34	@ 0x22
 800537c:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8005390 <expf+0x68>
 8005380:	6003      	str	r3, [r0, #0]
 8005382:	e7ec      	b.n	800535e <expf+0x36>
 8005384:	42b17217 	.word	0x42b17217
 8005388:	7f800000 	.word	0x7f800000
 800538c:	c2cff1b5 	.word	0xc2cff1b5
 8005390:	00000000 	.word	0x00000000

08005394 <log10f>:
 8005394:	b508      	push	{r3, lr}
 8005396:	ed2d 8b02 	vpush	{d8}
 800539a:	eeb0 8a40 	vmov.f32	s16, s0
 800539e:	f000 fb93 	bl	8005ac8 <__ieee754_log10f>
 80053a2:	eeb4 8a48 	vcmp.f32	s16, s16
 80053a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053aa:	d60f      	bvs.n	80053cc <log10f+0x38>
 80053ac:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80053b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b4:	d80a      	bhi.n	80053cc <log10f+0x38>
 80053b6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80053ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053be:	d108      	bne.n	80053d2 <log10f+0x3e>
 80053c0:	f7ff ff88 	bl	80052d4 <__errno>
 80053c4:	2322      	movs	r3, #34	@ 0x22
 80053c6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80053e8 <log10f+0x54>
 80053ca:	6003      	str	r3, [r0, #0]
 80053cc:	ecbd 8b02 	vpop	{d8}
 80053d0:	bd08      	pop	{r3, pc}
 80053d2:	f7ff ff7f 	bl	80052d4 <__errno>
 80053d6:	ecbd 8b02 	vpop	{d8}
 80053da:	2321      	movs	r3, #33	@ 0x21
 80053dc:	6003      	str	r3, [r0, #0]
 80053de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80053e2:	4802      	ldr	r0, [pc, #8]	@ (80053ec <log10f+0x58>)
 80053e4:	f000 b8a0 	b.w	8005528 <nanf>
 80053e8:	ff800000 	.word	0xff800000
 80053ec:	0801dbf8 	.word	0x0801dbf8

080053f0 <cosf>:
 80053f0:	ee10 3a10 	vmov	r3, s0
 80053f4:	b507      	push	{r0, r1, r2, lr}
 80053f6:	4a1e      	ldr	r2, [pc, #120]	@ (8005470 <cosf+0x80>)
 80053f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d806      	bhi.n	800540e <cosf+0x1e>
 8005400:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8005474 <cosf+0x84>
 8005404:	b003      	add	sp, #12
 8005406:	f85d eb04 	ldr.w	lr, [sp], #4
 800540a:	f000 b8fd 	b.w	8005608 <__kernel_cosf>
 800540e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005412:	d304      	bcc.n	800541e <cosf+0x2e>
 8005414:	ee30 0a40 	vsub.f32	s0, s0, s0
 8005418:	b003      	add	sp, #12
 800541a:	f85d fb04 	ldr.w	pc, [sp], #4
 800541e:	4668      	mov	r0, sp
 8005420:	f000 fbaa 	bl	8005b78 <__ieee754_rem_pio2f>
 8005424:	f000 0003 	and.w	r0, r0, #3
 8005428:	2801      	cmp	r0, #1
 800542a:	d009      	beq.n	8005440 <cosf+0x50>
 800542c:	2802      	cmp	r0, #2
 800542e:	d010      	beq.n	8005452 <cosf+0x62>
 8005430:	b9b0      	cbnz	r0, 8005460 <cosf+0x70>
 8005432:	eddd 0a01 	vldr	s1, [sp, #4]
 8005436:	ed9d 0a00 	vldr	s0, [sp]
 800543a:	f000 f8e5 	bl	8005608 <__kernel_cosf>
 800543e:	e7eb      	b.n	8005418 <cosf+0x28>
 8005440:	eddd 0a01 	vldr	s1, [sp, #4]
 8005444:	ed9d 0a00 	vldr	s0, [sp]
 8005448:	f000 f936 	bl	80056b8 <__kernel_sinf>
 800544c:	eeb1 0a40 	vneg.f32	s0, s0
 8005450:	e7e2      	b.n	8005418 <cosf+0x28>
 8005452:	eddd 0a01 	vldr	s1, [sp, #4]
 8005456:	ed9d 0a00 	vldr	s0, [sp]
 800545a:	f000 f8d5 	bl	8005608 <__kernel_cosf>
 800545e:	e7f5      	b.n	800544c <cosf+0x5c>
 8005460:	eddd 0a01 	vldr	s1, [sp, #4]
 8005464:	ed9d 0a00 	vldr	s0, [sp]
 8005468:	2001      	movs	r0, #1
 800546a:	f000 f925 	bl	80056b8 <__kernel_sinf>
 800546e:	e7d3      	b.n	8005418 <cosf+0x28>
 8005470:	3f490fd8 	.word	0x3f490fd8
 8005474:	00000000 	.word	0x00000000

08005478 <fabsf>:
 8005478:	ee10 3a10 	vmov	r3, s0
 800547c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005480:	ee00 3a10 	vmov	s0, r3
 8005484:	4770      	bx	lr
	...

08005488 <sinf>:
 8005488:	ee10 3a10 	vmov	r3, s0
 800548c:	b507      	push	{r0, r1, r2, lr}
 800548e:	4a1f      	ldr	r2, [pc, #124]	@ (800550c <sinf+0x84>)
 8005490:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005494:	4293      	cmp	r3, r2
 8005496:	d807      	bhi.n	80054a8 <sinf+0x20>
 8005498:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8005510 <sinf+0x88>
 800549c:	2000      	movs	r0, #0
 800549e:	b003      	add	sp, #12
 80054a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80054a4:	f000 b908 	b.w	80056b8 <__kernel_sinf>
 80054a8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80054ac:	d304      	bcc.n	80054b8 <sinf+0x30>
 80054ae:	ee30 0a40 	vsub.f32	s0, s0, s0
 80054b2:	b003      	add	sp, #12
 80054b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80054b8:	4668      	mov	r0, sp
 80054ba:	f000 fb5d 	bl	8005b78 <__ieee754_rem_pio2f>
 80054be:	f000 0003 	and.w	r0, r0, #3
 80054c2:	2801      	cmp	r0, #1
 80054c4:	d00a      	beq.n	80054dc <sinf+0x54>
 80054c6:	2802      	cmp	r0, #2
 80054c8:	d00f      	beq.n	80054ea <sinf+0x62>
 80054ca:	b9c0      	cbnz	r0, 80054fe <sinf+0x76>
 80054cc:	eddd 0a01 	vldr	s1, [sp, #4]
 80054d0:	ed9d 0a00 	vldr	s0, [sp]
 80054d4:	2001      	movs	r0, #1
 80054d6:	f000 f8ef 	bl	80056b8 <__kernel_sinf>
 80054da:	e7ea      	b.n	80054b2 <sinf+0x2a>
 80054dc:	eddd 0a01 	vldr	s1, [sp, #4]
 80054e0:	ed9d 0a00 	vldr	s0, [sp]
 80054e4:	f000 f890 	bl	8005608 <__kernel_cosf>
 80054e8:	e7e3      	b.n	80054b2 <sinf+0x2a>
 80054ea:	eddd 0a01 	vldr	s1, [sp, #4]
 80054ee:	ed9d 0a00 	vldr	s0, [sp]
 80054f2:	2001      	movs	r0, #1
 80054f4:	f000 f8e0 	bl	80056b8 <__kernel_sinf>
 80054f8:	eeb1 0a40 	vneg.f32	s0, s0
 80054fc:	e7d9      	b.n	80054b2 <sinf+0x2a>
 80054fe:	eddd 0a01 	vldr	s1, [sp, #4]
 8005502:	ed9d 0a00 	vldr	s0, [sp]
 8005506:	f000 f87f 	bl	8005608 <__kernel_cosf>
 800550a:	e7f5      	b.n	80054f8 <sinf+0x70>
 800550c:	3f490fd8 	.word	0x3f490fd8
 8005510:	00000000 	.word	0x00000000

08005514 <finitef>:
 8005514:	ee10 3a10 	vmov	r3, s0
 8005518:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800551c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8005520:	bfac      	ite	ge
 8005522:	2000      	movge	r0, #0
 8005524:	2001      	movlt	r0, #1
 8005526:	4770      	bx	lr

08005528 <nanf>:
 8005528:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005530 <nanf+0x8>
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	7fc00000 	.word	0x7fc00000

08005534 <with_errnof>:
 8005534:	b510      	push	{r4, lr}
 8005536:	ed2d 8b02 	vpush	{d8}
 800553a:	eeb0 8a40 	vmov.f32	s16, s0
 800553e:	4604      	mov	r4, r0
 8005540:	f7ff fec8 	bl	80052d4 <__errno>
 8005544:	eeb0 0a48 	vmov.f32	s0, s16
 8005548:	ecbd 8b02 	vpop	{d8}
 800554c:	6004      	str	r4, [r0, #0]
 800554e:	bd10      	pop	{r4, pc}

08005550 <xflowf>:
 8005550:	b130      	cbz	r0, 8005560 <xflowf+0x10>
 8005552:	eef1 7a40 	vneg.f32	s15, s0
 8005556:	ee27 0a80 	vmul.f32	s0, s15, s0
 800555a:	2022      	movs	r0, #34	@ 0x22
 800555c:	f7ff bfea 	b.w	8005534 <with_errnof>
 8005560:	eef0 7a40 	vmov.f32	s15, s0
 8005564:	e7f7      	b.n	8005556 <xflowf+0x6>
	...

08005568 <__math_uflowf>:
 8005568:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005570 <__math_uflowf+0x8>
 800556c:	f7ff bff0 	b.w	8005550 <xflowf>
 8005570:	10000000 	.word	0x10000000

08005574 <__math_oflowf>:
 8005574:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800557c <__math_oflowf+0x8>
 8005578:	f7ff bfea 	b.w	8005550 <xflowf>
 800557c:	70000000 	.word	0x70000000

08005580 <floorf>:
 8005580:	ee10 3a10 	vmov	r3, s0
 8005584:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005588:	3a7f      	subs	r2, #127	@ 0x7f
 800558a:	2a16      	cmp	r2, #22
 800558c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005590:	dc2b      	bgt.n	80055ea <floorf+0x6a>
 8005592:	2a00      	cmp	r2, #0
 8005594:	da12      	bge.n	80055bc <floorf+0x3c>
 8005596:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80055fc <floorf+0x7c>
 800559a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800559e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80055a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055a6:	dd06      	ble.n	80055b6 <floorf+0x36>
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	da24      	bge.n	80055f6 <floorf+0x76>
 80055ac:	2900      	cmp	r1, #0
 80055ae:	4b14      	ldr	r3, [pc, #80]	@ (8005600 <floorf+0x80>)
 80055b0:	bf08      	it	eq
 80055b2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80055b6:	ee00 3a10 	vmov	s0, r3
 80055ba:	4770      	bx	lr
 80055bc:	4911      	ldr	r1, [pc, #68]	@ (8005604 <floorf+0x84>)
 80055be:	4111      	asrs	r1, r2
 80055c0:	420b      	tst	r3, r1
 80055c2:	d0fa      	beq.n	80055ba <floorf+0x3a>
 80055c4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80055fc <floorf+0x7c>
 80055c8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80055cc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80055d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055d4:	ddef      	ble.n	80055b6 <floorf+0x36>
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	bfbe      	ittt	lt
 80055da:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80055de:	fa40 f202 	asrlt.w	r2, r0, r2
 80055e2:	189b      	addlt	r3, r3, r2
 80055e4:	ea23 0301 	bic.w	r3, r3, r1
 80055e8:	e7e5      	b.n	80055b6 <floorf+0x36>
 80055ea:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80055ee:	d3e4      	bcc.n	80055ba <floorf+0x3a>
 80055f0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80055f4:	4770      	bx	lr
 80055f6:	2300      	movs	r3, #0
 80055f8:	e7dd      	b.n	80055b6 <floorf+0x36>
 80055fa:	bf00      	nop
 80055fc:	7149f2ca 	.word	0x7149f2ca
 8005600:	bf800000 	.word	0xbf800000
 8005604:	007fffff 	.word	0x007fffff

08005608 <__kernel_cosf>:
 8005608:	ee10 3a10 	vmov	r3, s0
 800560c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005610:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005614:	eef0 6a40 	vmov.f32	s13, s0
 8005618:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800561c:	d204      	bcs.n	8005628 <__kernel_cosf+0x20>
 800561e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8005622:	ee17 2a90 	vmov	r2, s15
 8005626:	b342      	cbz	r2, 800567a <__kernel_cosf+0x72>
 8005628:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800562c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8005698 <__kernel_cosf+0x90>
 8005630:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800569c <__kernel_cosf+0x94>
 8005634:	4a1a      	ldr	r2, [pc, #104]	@ (80056a0 <__kernel_cosf+0x98>)
 8005636:	eea7 6a27 	vfma.f32	s12, s14, s15
 800563a:	4293      	cmp	r3, r2
 800563c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80056a4 <__kernel_cosf+0x9c>
 8005640:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005644:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80056a8 <__kernel_cosf+0xa0>
 8005648:	eea7 6a87 	vfma.f32	s12, s15, s14
 800564c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80056ac <__kernel_cosf+0xa4>
 8005650:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005654:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80056b0 <__kernel_cosf+0xa8>
 8005658:	eea7 6a87 	vfma.f32	s12, s15, s14
 800565c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8005660:	ee26 6a07 	vmul.f32	s12, s12, s14
 8005664:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005668:	eee7 0a06 	vfma.f32	s1, s14, s12
 800566c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005670:	d804      	bhi.n	800567c <__kernel_cosf+0x74>
 8005672:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005676:	ee30 0a67 	vsub.f32	s0, s0, s15
 800567a:	4770      	bx	lr
 800567c:	4a0d      	ldr	r2, [pc, #52]	@ (80056b4 <__kernel_cosf+0xac>)
 800567e:	4293      	cmp	r3, r2
 8005680:	bf9a      	itte	ls
 8005682:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8005686:	ee07 3a10 	vmovls	s14, r3
 800568a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800568e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005692:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005696:	e7ec      	b.n	8005672 <__kernel_cosf+0x6a>
 8005698:	ad47d74e 	.word	0xad47d74e
 800569c:	310f74f6 	.word	0x310f74f6
 80056a0:	3e999999 	.word	0x3e999999
 80056a4:	b493f27c 	.word	0xb493f27c
 80056a8:	37d00d01 	.word	0x37d00d01
 80056ac:	bab60b61 	.word	0xbab60b61
 80056b0:	3d2aaaab 	.word	0x3d2aaaab
 80056b4:	3f480000 	.word	0x3f480000

080056b8 <__kernel_sinf>:
 80056b8:	ee10 3a10 	vmov	r3, s0
 80056bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80056c0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80056c4:	d204      	bcs.n	80056d0 <__kernel_sinf+0x18>
 80056c6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80056ca:	ee17 3a90 	vmov	r3, s15
 80056ce:	b35b      	cbz	r3, 8005728 <__kernel_sinf+0x70>
 80056d0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80056d4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800572c <__kernel_sinf+0x74>
 80056d8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8005730 <__kernel_sinf+0x78>
 80056dc:	eea7 6a27 	vfma.f32	s12, s14, s15
 80056e0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8005734 <__kernel_sinf+0x7c>
 80056e4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80056e8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8005738 <__kernel_sinf+0x80>
 80056ec:	eea7 6a87 	vfma.f32	s12, s15, s14
 80056f0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800573c <__kernel_sinf+0x84>
 80056f4:	ee60 6a07 	vmul.f32	s13, s0, s14
 80056f8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80056fc:	b930      	cbnz	r0, 800570c <__kernel_sinf+0x54>
 80056fe:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8005740 <__kernel_sinf+0x88>
 8005702:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005706:	eea6 0a26 	vfma.f32	s0, s12, s13
 800570a:	4770      	bx	lr
 800570c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005710:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8005714:	eee0 7a86 	vfma.f32	s15, s1, s12
 8005718:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800571c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8005744 <__kernel_sinf+0x8c>
 8005720:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8005724:	ee30 0a60 	vsub.f32	s0, s0, s1
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	2f2ec9d3 	.word	0x2f2ec9d3
 8005730:	b2d72f34 	.word	0xb2d72f34
 8005734:	3638ef1b 	.word	0x3638ef1b
 8005738:	b9500d01 	.word	0xb9500d01
 800573c:	3c088889 	.word	0x3c088889
 8005740:	be2aaaab 	.word	0xbe2aaaab
 8005744:	3e2aaaab 	.word	0x3e2aaaab

08005748 <__ieee754_expf>:
 8005748:	ee10 2a10 	vmov	r2, s0
 800574c:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8005750:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005754:	d902      	bls.n	800575c <__ieee754_expf+0x14>
 8005756:	ee30 0a00 	vadd.f32	s0, s0, s0
 800575a:	4770      	bx	lr
 800575c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8005760:	d106      	bne.n	8005770 <__ieee754_expf+0x28>
 8005762:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800589c <__ieee754_expf+0x154>
 8005766:	2900      	cmp	r1, #0
 8005768:	bf18      	it	ne
 800576a:	eeb0 0a67 	vmovne.f32	s0, s15
 800576e:	4770      	bx	lr
 8005770:	484b      	ldr	r0, [pc, #300]	@ (80058a0 <__ieee754_expf+0x158>)
 8005772:	4282      	cmp	r2, r0
 8005774:	dd02      	ble.n	800577c <__ieee754_expf+0x34>
 8005776:	2000      	movs	r0, #0
 8005778:	f7ff befc 	b.w	8005574 <__math_oflowf>
 800577c:	2a00      	cmp	r2, #0
 800577e:	da05      	bge.n	800578c <__ieee754_expf+0x44>
 8005780:	4a48      	ldr	r2, [pc, #288]	@ (80058a4 <__ieee754_expf+0x15c>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d902      	bls.n	800578c <__ieee754_expf+0x44>
 8005786:	2000      	movs	r0, #0
 8005788:	f7ff beee 	b.w	8005568 <__math_uflowf>
 800578c:	4a46      	ldr	r2, [pc, #280]	@ (80058a8 <__ieee754_expf+0x160>)
 800578e:	4293      	cmp	r3, r2
 8005790:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005794:	d952      	bls.n	800583c <__ieee754_expf+0xf4>
 8005796:	4a45      	ldr	r2, [pc, #276]	@ (80058ac <__ieee754_expf+0x164>)
 8005798:	4293      	cmp	r3, r2
 800579a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800579e:	d834      	bhi.n	800580a <__ieee754_expf+0xc2>
 80057a0:	4b43      	ldr	r3, [pc, #268]	@ (80058b0 <__ieee754_expf+0x168>)
 80057a2:	4413      	add	r3, r2
 80057a4:	ed93 7a00 	vldr	s14, [r3]
 80057a8:	4b42      	ldr	r3, [pc, #264]	@ (80058b4 <__ieee754_expf+0x16c>)
 80057aa:	4413      	add	r3, r2
 80057ac:	ee30 7a47 	vsub.f32	s14, s0, s14
 80057b0:	f081 0201 	eor.w	r2, r1, #1
 80057b4:	edd3 7a00 	vldr	s15, [r3]
 80057b8:	1a52      	subs	r2, r2, r1
 80057ba:	ee37 0a67 	vsub.f32	s0, s14, s15
 80057be:	ee20 6a00 	vmul.f32	s12, s0, s0
 80057c2:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 80058b8 <__ieee754_expf+0x170>
 80057c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80058bc <__ieee754_expf+0x174>
 80057ca:	eee6 6a05 	vfma.f32	s13, s12, s10
 80057ce:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80058c0 <__ieee754_expf+0x178>
 80057d2:	eea6 5a86 	vfma.f32	s10, s13, s12
 80057d6:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80058c4 <__ieee754_expf+0x17c>
 80057da:	eee5 6a06 	vfma.f32	s13, s10, s12
 80057de:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 80058c8 <__ieee754_expf+0x180>
 80057e2:	eea6 5a86 	vfma.f32	s10, s13, s12
 80057e6:	eef0 6a40 	vmov.f32	s13, s0
 80057ea:	eee5 6a46 	vfms.f32	s13, s10, s12
 80057ee:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80057f2:	ee20 5a26 	vmul.f32	s10, s0, s13
 80057f6:	bb92      	cbnz	r2, 800585e <__ieee754_expf+0x116>
 80057f8:	ee76 6ac6 	vsub.f32	s13, s13, s12
 80057fc:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8005800:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005804:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8005808:	4770      	bx	lr
 800580a:	4b30      	ldr	r3, [pc, #192]	@ (80058cc <__ieee754_expf+0x184>)
 800580c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80058d0 <__ieee754_expf+0x188>
 8005810:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80058d4 <__ieee754_expf+0x18c>
 8005814:	4413      	add	r3, r2
 8005816:	edd3 7a00 	vldr	s15, [r3]
 800581a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800581e:	eeb0 7a40 	vmov.f32	s14, s0
 8005822:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005826:	ee17 2a90 	vmov	r2, s15
 800582a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800582e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8005832:	eddf 6a29 	vldr	s13, [pc, #164]	@ 80058d8 <__ieee754_expf+0x190>
 8005836:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800583a:	e7be      	b.n	80057ba <__ieee754_expf+0x72>
 800583c:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8005840:	d20b      	bcs.n	800585a <__ieee754_expf+0x112>
 8005842:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80058dc <__ieee754_expf+0x194>
 8005846:	ee70 6a26 	vadd.f32	s13, s0, s13
 800584a:	eef4 6ae5 	vcmpe.f32	s13, s11
 800584e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005852:	dd02      	ble.n	800585a <__ieee754_expf+0x112>
 8005854:	ee30 0a25 	vadd.f32	s0, s0, s11
 8005858:	4770      	bx	lr
 800585a:	2200      	movs	r2, #0
 800585c:	e7af      	b.n	80057be <__ieee754_expf+0x76>
 800585e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8005862:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8005866:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800586a:	bfb8      	it	lt
 800586c:	3264      	addlt	r2, #100	@ 0x64
 800586e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005872:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005876:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800587a:	ee17 3a90 	vmov	r3, s15
 800587e:	bfab      	itete	ge
 8005880:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8005884:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8005888:	ee00 3a10 	vmovge	s0, r3
 800588c:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 80058e0 <__ieee754_expf+0x198>
 8005890:	bfbc      	itt	lt
 8005892:	ee00 3a10 	vmovlt	s0, r3
 8005896:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800589a:	4770      	bx	lr
 800589c:	00000000 	.word	0x00000000
 80058a0:	42b17217 	.word	0x42b17217
 80058a4:	42cff1b5 	.word	0x42cff1b5
 80058a8:	3eb17218 	.word	0x3eb17218
 80058ac:	3f851591 	.word	0x3f851591
 80058b0:	0801dc04 	.word	0x0801dc04
 80058b4:	0801dbfc 	.word	0x0801dbfc
 80058b8:	3331bb4c 	.word	0x3331bb4c
 80058bc:	b5ddea0e 	.word	0xb5ddea0e
 80058c0:	388ab355 	.word	0x388ab355
 80058c4:	bb360b61 	.word	0xbb360b61
 80058c8:	3e2aaaab 	.word	0x3e2aaaab
 80058cc:	0801dc0c 	.word	0x0801dc0c
 80058d0:	3fb8aa3b 	.word	0x3fb8aa3b
 80058d4:	3f317180 	.word	0x3f317180
 80058d8:	3717f7d1 	.word	0x3717f7d1
 80058dc:	7149f2ca 	.word	0x7149f2ca
 80058e0:	0d800000 	.word	0x0d800000

080058e4 <__ieee754_logf>:
 80058e4:	ee10 3a10 	vmov	r3, s0
 80058e8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80058ec:	d106      	bne.n	80058fc <__ieee754_logf+0x18>
 80058ee:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8005a88 <__ieee754_logf+0x1a4>
 80058f2:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8005a8c <__ieee754_logf+0x1a8>
 80058f6:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80058fa:	4770      	bx	lr
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	461a      	mov	r2, r3
 8005900:	da02      	bge.n	8005908 <__ieee754_logf+0x24>
 8005902:	ee30 7a40 	vsub.f32	s14, s0, s0
 8005906:	e7f4      	b.n	80058f2 <__ieee754_logf+0xe>
 8005908:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800590c:	db02      	blt.n	8005914 <__ieee754_logf+0x30>
 800590e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005912:	4770      	bx	lr
 8005914:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005918:	bfb8      	it	lt
 800591a:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8005a90 <__ieee754_logf+0x1ac>
 800591e:	485d      	ldr	r0, [pc, #372]	@ (8005a94 <__ieee754_logf+0x1b0>)
 8005920:	bfbe      	ittt	lt
 8005922:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8005926:	f06f 0118 	mvnlt.w	r1, #24
 800592a:	ee17 2a90 	vmovlt	r2, s15
 800592e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8005932:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8005936:	4410      	add	r0, r2
 8005938:	bfa8      	it	ge
 800593a:	2100      	movge	r1, #0
 800593c:	3b7f      	subs	r3, #127	@ 0x7f
 800593e:	440b      	add	r3, r1
 8005940:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8005944:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8005948:	4311      	orrs	r1, r2
 800594a:	ee00 1a10 	vmov	s0, r1
 800594e:	4952      	ldr	r1, [pc, #328]	@ (8005a98 <__ieee754_logf+0x1b4>)
 8005950:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8005954:	f102 000f 	add.w	r0, r2, #15
 8005958:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800595c:	4001      	ands	r1, r0
 800595e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005962:	bb89      	cbnz	r1, 80059c8 <__ieee754_logf+0xe4>
 8005964:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800596c:	d10f      	bne.n	800598e <__ieee754_logf+0xaa>
 800596e:	2b00      	cmp	r3, #0
 8005970:	f000 8087 	beq.w	8005a82 <__ieee754_logf+0x19e>
 8005974:	ee07 3a90 	vmov	s15, r3
 8005978:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8005a9c <__ieee754_logf+0x1b8>
 800597c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8005aa0 <__ieee754_logf+0x1bc>
 8005980:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005984:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005988:	eea7 0a87 	vfma.f32	s0, s15, s14
 800598c:	4770      	bx	lr
 800598e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8005aa4 <__ieee754_logf+0x1c0>
 8005992:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005996:	eee0 7a66 	vfms.f32	s15, s0, s13
 800599a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800599e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059a2:	b913      	cbnz	r3, 80059aa <__ieee754_logf+0xc6>
 80059a4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80059a8:	4770      	bx	lr
 80059aa:	ee07 3a90 	vmov	s15, r3
 80059ae:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8005a9c <__ieee754_logf+0x1b8>
 80059b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059b6:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80059ba:	ee37 0a40 	vsub.f32	s0, s14, s0
 80059be:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8005aa0 <__ieee754_logf+0x1bc>
 80059c2:	ee97 0a87 	vfnms.f32	s0, s15, s14
 80059c6:	4770      	bx	lr
 80059c8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80059cc:	ee70 7a27 	vadd.f32	s15, s0, s15
 80059d0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8005aa8 <__ieee754_logf+0x1c4>
 80059d4:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8005aac <__ieee754_logf+0x1c8>
 80059d8:	4935      	ldr	r1, [pc, #212]	@ (8005ab0 <__ieee754_logf+0x1cc>)
 80059da:	ee80 6a27 	vdiv.f32	s12, s0, s15
 80059de:	4411      	add	r1, r2
 80059e0:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 80059e4:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 80059e8:	430a      	orrs	r2, r1
 80059ea:	2a00      	cmp	r2, #0
 80059ec:	ee07 3a90 	vmov	s15, r3
 80059f0:	ee26 5a06 	vmul.f32	s10, s12, s12
 80059f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80059f8:	ee25 7a05 	vmul.f32	s14, s10, s10
 80059fc:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8005ab4 <__ieee754_logf+0x1d0>
 8005a00:	eee7 7a25 	vfma.f32	s15, s14, s11
 8005a04:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8005ab8 <__ieee754_logf+0x1d4>
 8005a08:	eee7 5a87 	vfma.f32	s11, s15, s14
 8005a0c:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8005abc <__ieee754_logf+0x1d8>
 8005a10:	eee7 7a24 	vfma.f32	s15, s14, s9
 8005a14:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8005ac0 <__ieee754_logf+0x1dc>
 8005a18:	eee7 4a87 	vfma.f32	s9, s15, s14
 8005a1c:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8005ac4 <__ieee754_logf+0x1e0>
 8005a20:	eee4 7a87 	vfma.f32	s15, s9, s14
 8005a24:	ee67 7a85 	vmul.f32	s15, s15, s10
 8005a28:	eee5 7a87 	vfma.f32	s15, s11, s14
 8005a2c:	dd1a      	ble.n	8005a64 <__ieee754_logf+0x180>
 8005a2e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005a32:	ee20 7a07 	vmul.f32	s14, s0, s14
 8005a36:	ee27 7a00 	vmul.f32	s14, s14, s0
 8005a3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a3e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005a42:	b913      	cbnz	r3, 8005a4a <__ieee754_logf+0x166>
 8005a44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a48:	e7ac      	b.n	80059a4 <__ieee754_logf+0xc0>
 8005a4a:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8005a9c <__ieee754_logf+0x1b8>
 8005a4e:	eee6 7a86 	vfma.f32	s15, s13, s12
 8005a52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a56:	ee37 0a40 	vsub.f32	s0, s14, s0
 8005a5a:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8005aa0 <__ieee754_logf+0x1bc>
 8005a5e:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8005a62:	4770      	bx	lr
 8005a64:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005a68:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005a6c:	b913      	cbnz	r3, 8005a74 <__ieee754_logf+0x190>
 8005a6e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005a72:	4770      	bx	lr
 8005a74:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8005a9c <__ieee754_logf+0x1b8>
 8005a78:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8005a7c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005a80:	e7eb      	b.n	8005a5a <__ieee754_logf+0x176>
 8005a82:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8005a8c <__ieee754_logf+0x1a8>
 8005a86:	4770      	bx	lr
 8005a88:	cc000000 	.word	0xcc000000
 8005a8c:	00000000 	.word	0x00000000
 8005a90:	4c000000 	.word	0x4c000000
 8005a94:	004afb20 	.word	0x004afb20
 8005a98:	007ffff0 	.word	0x007ffff0
 8005a9c:	3717f7d1 	.word	0x3717f7d1
 8005aa0:	3f317180 	.word	0x3f317180
 8005aa4:	3eaaaaab 	.word	0x3eaaaaab
 8005aa8:	3e1cd04f 	.word	0x3e1cd04f
 8005aac:	3e178897 	.word	0x3e178897
 8005ab0:	ffcf5c30 	.word	0xffcf5c30
 8005ab4:	3e638e29 	.word	0x3e638e29
 8005ab8:	3ecccccd 	.word	0x3ecccccd
 8005abc:	3e3a3325 	.word	0x3e3a3325
 8005ac0:	3e924925 	.word	0x3e924925
 8005ac4:	3f2aaaab 	.word	0x3f2aaaab

08005ac8 <__ieee754_log10f>:
 8005ac8:	b508      	push	{r3, lr}
 8005aca:	ee10 3a10 	vmov	r3, s0
 8005ace:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005ad2:	ed2d 8b02 	vpush	{d8}
 8005ad6:	d108      	bne.n	8005aea <__ieee754_log10f+0x22>
 8005ad8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8005b60 <__ieee754_log10f+0x98>
 8005adc:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8005b64 <__ieee754_log10f+0x9c>
 8005ae0:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8005ae4:	ecbd 8b02 	vpop	{d8}
 8005ae8:	bd08      	pop	{r3, pc}
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	461a      	mov	r2, r3
 8005aee:	da02      	bge.n	8005af6 <__ieee754_log10f+0x2e>
 8005af0:	ee30 7a40 	vsub.f32	s14, s0, s0
 8005af4:	e7f2      	b.n	8005adc <__ieee754_log10f+0x14>
 8005af6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005afa:	db02      	blt.n	8005b02 <__ieee754_log10f+0x3a>
 8005afc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005b00:	e7f0      	b.n	8005ae4 <__ieee754_log10f+0x1c>
 8005b02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b06:	bfbf      	itttt	lt
 8005b08:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 8005b68 <__ieee754_log10f+0xa0>
 8005b0c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8005b10:	f06f 0118 	mvnlt.w	r1, #24
 8005b14:	ee17 2a90 	vmovlt	r2, s15
 8005b18:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8005b1c:	bfa8      	it	ge
 8005b1e:	2100      	movge	r1, #0
 8005b20:	3b7f      	subs	r3, #127	@ 0x7f
 8005b22:	440b      	add	r3, r1
 8005b24:	0fd9      	lsrs	r1, r3, #31
 8005b26:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8005b2a:	ee07 3a90 	vmov	s15, r3
 8005b2e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8005b32:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 8005b36:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8005b3a:	ee00 3a10 	vmov	s0, r3
 8005b3e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8005b42:	f7ff fecf 	bl	80058e4 <__ieee754_logf>
 8005b46:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8005b6c <__ieee754_log10f+0xa4>
 8005b4a:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005b4e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005b70 <__ieee754_log10f+0xa8>
 8005b52:	eea8 0a27 	vfma.f32	s0, s16, s15
 8005b56:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8005b74 <__ieee754_log10f+0xac>
 8005b5a:	eea8 0a27 	vfma.f32	s0, s16, s15
 8005b5e:	e7c1      	b.n	8005ae4 <__ieee754_log10f+0x1c>
 8005b60:	cc000000 	.word	0xcc000000
 8005b64:	00000000 	.word	0x00000000
 8005b68:	4c000000 	.word	0x4c000000
 8005b6c:	3ede5bd9 	.word	0x3ede5bd9
 8005b70:	355427db 	.word	0x355427db
 8005b74:	3e9a2080 	.word	0x3e9a2080

08005b78 <__ieee754_rem_pio2f>:
 8005b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b7a:	ee10 6a10 	vmov	r6, s0
 8005b7e:	4b88      	ldr	r3, [pc, #544]	@ (8005da0 <__ieee754_rem_pio2f+0x228>)
 8005b80:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8005b84:	429d      	cmp	r5, r3
 8005b86:	b087      	sub	sp, #28
 8005b88:	4604      	mov	r4, r0
 8005b8a:	d805      	bhi.n	8005b98 <__ieee754_rem_pio2f+0x20>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	ed80 0a00 	vstr	s0, [r0]
 8005b92:	6043      	str	r3, [r0, #4]
 8005b94:	2000      	movs	r0, #0
 8005b96:	e022      	b.n	8005bde <__ieee754_rem_pio2f+0x66>
 8005b98:	4b82      	ldr	r3, [pc, #520]	@ (8005da4 <__ieee754_rem_pio2f+0x22c>)
 8005b9a:	429d      	cmp	r5, r3
 8005b9c:	d83a      	bhi.n	8005c14 <__ieee754_rem_pio2f+0x9c>
 8005b9e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005ba2:	2e00      	cmp	r6, #0
 8005ba4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8005da8 <__ieee754_rem_pio2f+0x230>
 8005ba8:	4a80      	ldr	r2, [pc, #512]	@ (8005dac <__ieee754_rem_pio2f+0x234>)
 8005baa:	f023 030f 	bic.w	r3, r3, #15
 8005bae:	dd18      	ble.n	8005be2 <__ieee754_rem_pio2f+0x6a>
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	ee70 7a47 	vsub.f32	s15, s0, s14
 8005bb6:	bf09      	itett	eq
 8005bb8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8005db0 <__ieee754_rem_pio2f+0x238>
 8005bbc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8005db4 <__ieee754_rem_pio2f+0x23c>
 8005bc0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8005db8 <__ieee754_rem_pio2f+0x240>
 8005bc4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8005bc8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8005bcc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005bd0:	ed80 7a00 	vstr	s14, [r0]
 8005bd4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005bd8:	edc0 7a01 	vstr	s15, [r0, #4]
 8005bdc:	2001      	movs	r0, #1
 8005bde:	b007      	add	sp, #28
 8005be0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005be2:	4293      	cmp	r3, r2
 8005be4:	ee70 7a07 	vadd.f32	s15, s0, s14
 8005be8:	bf09      	itett	eq
 8005bea:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8005db0 <__ieee754_rem_pio2f+0x238>
 8005bee:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8005db4 <__ieee754_rem_pio2f+0x23c>
 8005bf2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8005db8 <__ieee754_rem_pio2f+0x240>
 8005bf6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8005bfa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005bfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005c02:	ed80 7a00 	vstr	s14, [r0]
 8005c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c0a:	edc0 7a01 	vstr	s15, [r0, #4]
 8005c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8005c12:	e7e4      	b.n	8005bde <__ieee754_rem_pio2f+0x66>
 8005c14:	4b69      	ldr	r3, [pc, #420]	@ (8005dbc <__ieee754_rem_pio2f+0x244>)
 8005c16:	429d      	cmp	r5, r3
 8005c18:	d873      	bhi.n	8005d02 <__ieee754_rem_pio2f+0x18a>
 8005c1a:	f7ff fc2d 	bl	8005478 <fabsf>
 8005c1e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8005dc0 <__ieee754_rem_pio2f+0x248>
 8005c22:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005c26:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005c2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c32:	ee17 0a90 	vmov	r0, s15
 8005c36:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005da8 <__ieee754_rem_pio2f+0x230>
 8005c3a:	eea7 0a67 	vfms.f32	s0, s14, s15
 8005c3e:	281f      	cmp	r0, #31
 8005c40:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005db4 <__ieee754_rem_pio2f+0x23c>
 8005c44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c48:	eeb1 6a47 	vneg.f32	s12, s14
 8005c4c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005c50:	ee16 1a90 	vmov	r1, s13
 8005c54:	dc09      	bgt.n	8005c6a <__ieee754_rem_pio2f+0xf2>
 8005c56:	4a5b      	ldr	r2, [pc, #364]	@ (8005dc4 <__ieee754_rem_pio2f+0x24c>)
 8005c58:	1e47      	subs	r7, r0, #1
 8005c5a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005c5e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8005c62:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d107      	bne.n	8005c7a <__ieee754_rem_pio2f+0x102>
 8005c6a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8005c6e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8005c72:	2a08      	cmp	r2, #8
 8005c74:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8005c78:	dc14      	bgt.n	8005ca4 <__ieee754_rem_pio2f+0x12c>
 8005c7a:	6021      	str	r1, [r4, #0]
 8005c7c:	ed94 7a00 	vldr	s14, [r4]
 8005c80:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005c84:	2e00      	cmp	r6, #0
 8005c86:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005c8a:	ed84 0a01 	vstr	s0, [r4, #4]
 8005c8e:	daa6      	bge.n	8005bde <__ieee754_rem_pio2f+0x66>
 8005c90:	eeb1 7a47 	vneg.f32	s14, s14
 8005c94:	eeb1 0a40 	vneg.f32	s0, s0
 8005c98:	ed84 7a00 	vstr	s14, [r4]
 8005c9c:	ed84 0a01 	vstr	s0, [r4, #4]
 8005ca0:	4240      	negs	r0, r0
 8005ca2:	e79c      	b.n	8005bde <__ieee754_rem_pio2f+0x66>
 8005ca4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8005db0 <__ieee754_rem_pio2f+0x238>
 8005ca8:	eef0 6a40 	vmov.f32	s13, s0
 8005cac:	eee6 6a25 	vfma.f32	s13, s12, s11
 8005cb0:	ee70 7a66 	vsub.f32	s15, s0, s13
 8005cb4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005cb8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005db8 <__ieee754_rem_pio2f+0x240>
 8005cbc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8005cc0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005cc4:	ee15 2a90 	vmov	r2, s11
 8005cc8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005ccc:	1a5b      	subs	r3, r3, r1
 8005cce:	2b19      	cmp	r3, #25
 8005cd0:	dc04      	bgt.n	8005cdc <__ieee754_rem_pio2f+0x164>
 8005cd2:	edc4 5a00 	vstr	s11, [r4]
 8005cd6:	eeb0 0a66 	vmov.f32	s0, s13
 8005cda:	e7cf      	b.n	8005c7c <__ieee754_rem_pio2f+0x104>
 8005cdc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8005dc8 <__ieee754_rem_pio2f+0x250>
 8005ce0:	eeb0 0a66 	vmov.f32	s0, s13
 8005ce4:	eea6 0a25 	vfma.f32	s0, s12, s11
 8005ce8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8005cec:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8005dcc <__ieee754_rem_pio2f+0x254>
 8005cf0:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005cf4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8005cf8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8005cfc:	ed84 7a00 	vstr	s14, [r4]
 8005d00:	e7bc      	b.n	8005c7c <__ieee754_rem_pio2f+0x104>
 8005d02:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8005d06:	d306      	bcc.n	8005d16 <__ieee754_rem_pio2f+0x19e>
 8005d08:	ee70 7a40 	vsub.f32	s15, s0, s0
 8005d0c:	edc0 7a01 	vstr	s15, [r0, #4]
 8005d10:	edc0 7a00 	vstr	s15, [r0]
 8005d14:	e73e      	b.n	8005b94 <__ieee754_rem_pio2f+0x1c>
 8005d16:	15ea      	asrs	r2, r5, #23
 8005d18:	3a86      	subs	r2, #134	@ 0x86
 8005d1a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8005d1e:	ee07 3a90 	vmov	s15, r3
 8005d22:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005d26:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8005dd0 <__ieee754_rem_pio2f+0x258>
 8005d2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005d2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005d32:	ed8d 7a03 	vstr	s14, [sp, #12]
 8005d36:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005d3a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005d3e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005d42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005d46:	ed8d 7a04 	vstr	s14, [sp, #16]
 8005d4a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005d4e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d56:	edcd 7a05 	vstr	s15, [sp, #20]
 8005d5a:	d11e      	bne.n	8005d9a <__ieee754_rem_pio2f+0x222>
 8005d5c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8005d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d64:	bf0c      	ite	eq
 8005d66:	2301      	moveq	r3, #1
 8005d68:	2302      	movne	r3, #2
 8005d6a:	491a      	ldr	r1, [pc, #104]	@ (8005dd4 <__ieee754_rem_pio2f+0x25c>)
 8005d6c:	9101      	str	r1, [sp, #4]
 8005d6e:	2102      	movs	r1, #2
 8005d70:	9100      	str	r1, [sp, #0]
 8005d72:	a803      	add	r0, sp, #12
 8005d74:	4621      	mov	r1, r4
 8005d76:	f000 f895 	bl	8005ea4 <__kernel_rem_pio2f>
 8005d7a:	2e00      	cmp	r6, #0
 8005d7c:	f6bf af2f 	bge.w	8005bde <__ieee754_rem_pio2f+0x66>
 8005d80:	edd4 7a00 	vldr	s15, [r4]
 8005d84:	eef1 7a67 	vneg.f32	s15, s15
 8005d88:	edc4 7a00 	vstr	s15, [r4]
 8005d8c:	edd4 7a01 	vldr	s15, [r4, #4]
 8005d90:	eef1 7a67 	vneg.f32	s15, s15
 8005d94:	edc4 7a01 	vstr	s15, [r4, #4]
 8005d98:	e782      	b.n	8005ca0 <__ieee754_rem_pio2f+0x128>
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e7e5      	b.n	8005d6a <__ieee754_rem_pio2f+0x1f2>
 8005d9e:	bf00      	nop
 8005da0:	3f490fd8 	.word	0x3f490fd8
 8005da4:	4016cbe3 	.word	0x4016cbe3
 8005da8:	3fc90f80 	.word	0x3fc90f80
 8005dac:	3fc90fd0 	.word	0x3fc90fd0
 8005db0:	37354400 	.word	0x37354400
 8005db4:	37354443 	.word	0x37354443
 8005db8:	2e85a308 	.word	0x2e85a308
 8005dbc:	43490f80 	.word	0x43490f80
 8005dc0:	3f22f984 	.word	0x3f22f984
 8005dc4:	0801dc14 	.word	0x0801dc14
 8005dc8:	2e85a300 	.word	0x2e85a300
 8005dcc:	248d3132 	.word	0x248d3132
 8005dd0:	43800000 	.word	0x43800000
 8005dd4:	0801dc94 	.word	0x0801dc94

08005dd8 <scalbnf>:
 8005dd8:	ee10 3a10 	vmov	r3, s0
 8005ddc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005de0:	d02b      	beq.n	8005e3a <scalbnf+0x62>
 8005de2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005de6:	d302      	bcc.n	8005dee <scalbnf+0x16>
 8005de8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005dec:	4770      	bx	lr
 8005dee:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8005df2:	d123      	bne.n	8005e3c <scalbnf+0x64>
 8005df4:	4b24      	ldr	r3, [pc, #144]	@ (8005e88 <scalbnf+0xb0>)
 8005df6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8005e8c <scalbnf+0xb4>
 8005dfa:	4298      	cmp	r0, r3
 8005dfc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005e00:	db17      	blt.n	8005e32 <scalbnf+0x5a>
 8005e02:	ee10 3a10 	vmov	r3, s0
 8005e06:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005e0a:	3a19      	subs	r2, #25
 8005e0c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005e10:	4288      	cmp	r0, r1
 8005e12:	dd15      	ble.n	8005e40 <scalbnf+0x68>
 8005e14:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8005e90 <scalbnf+0xb8>
 8005e18:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8005e94 <scalbnf+0xbc>
 8005e1c:	ee10 3a10 	vmov	r3, s0
 8005e20:	eeb0 7a67 	vmov.f32	s14, s15
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	bfb8      	it	lt
 8005e28:	eef0 7a66 	vmovlt.f32	s15, s13
 8005e2c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005e30:	4770      	bx	lr
 8005e32:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005e98 <scalbnf+0xc0>
 8005e36:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005e3a:	4770      	bx	lr
 8005e3c:	0dd2      	lsrs	r2, r2, #23
 8005e3e:	e7e5      	b.n	8005e0c <scalbnf+0x34>
 8005e40:	4410      	add	r0, r2
 8005e42:	28fe      	cmp	r0, #254	@ 0xfe
 8005e44:	dce6      	bgt.n	8005e14 <scalbnf+0x3c>
 8005e46:	2800      	cmp	r0, #0
 8005e48:	dd06      	ble.n	8005e58 <scalbnf+0x80>
 8005e4a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005e4e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005e52:	ee00 3a10 	vmov	s0, r3
 8005e56:	4770      	bx	lr
 8005e58:	f110 0f16 	cmn.w	r0, #22
 8005e5c:	da09      	bge.n	8005e72 <scalbnf+0x9a>
 8005e5e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8005e98 <scalbnf+0xc0>
 8005e62:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8005e9c <scalbnf+0xc4>
 8005e66:	ee10 3a10 	vmov	r3, s0
 8005e6a:	eeb0 7a67 	vmov.f32	s14, s15
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	e7d9      	b.n	8005e26 <scalbnf+0x4e>
 8005e72:	3019      	adds	r0, #25
 8005e74:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005e78:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005e7c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005ea0 <scalbnf+0xc8>
 8005e80:	ee07 3a90 	vmov	s15, r3
 8005e84:	e7d7      	b.n	8005e36 <scalbnf+0x5e>
 8005e86:	bf00      	nop
 8005e88:	ffff3cb0 	.word	0xffff3cb0
 8005e8c:	4c000000 	.word	0x4c000000
 8005e90:	7149f2ca 	.word	0x7149f2ca
 8005e94:	f149f2ca 	.word	0xf149f2ca
 8005e98:	0da24260 	.word	0x0da24260
 8005e9c:	8da24260 	.word	0x8da24260
 8005ea0:	33000000 	.word	0x33000000

08005ea4 <__kernel_rem_pio2f>:
 8005ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea8:	ed2d 8b04 	vpush	{d8-d9}
 8005eac:	b0d9      	sub	sp, #356	@ 0x164
 8005eae:	4690      	mov	r8, r2
 8005eb0:	9001      	str	r0, [sp, #4]
 8005eb2:	4ab6      	ldr	r2, [pc, #728]	@ (800618c <__kernel_rem_pio2f+0x2e8>)
 8005eb4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8005eb6:	f118 0f04 	cmn.w	r8, #4
 8005eba:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8005ebe:	460f      	mov	r7, r1
 8005ec0:	f103 3bff 	add.w	fp, r3, #4294967295
 8005ec4:	db26      	blt.n	8005f14 <__kernel_rem_pio2f+0x70>
 8005ec6:	f1b8 0203 	subs.w	r2, r8, #3
 8005eca:	bf48      	it	mi
 8005ecc:	f108 0204 	addmi.w	r2, r8, #4
 8005ed0:	10d2      	asrs	r2, r2, #3
 8005ed2:	1c55      	adds	r5, r2, #1
 8005ed4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005ed6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800619c <__kernel_rem_pio2f+0x2f8>
 8005eda:	00e8      	lsls	r0, r5, #3
 8005edc:	eba2 060b 	sub.w	r6, r2, fp
 8005ee0:	9002      	str	r0, [sp, #8]
 8005ee2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8005ee6:	eb0a 0c0b 	add.w	ip, sl, fp
 8005eea:	ac1c      	add	r4, sp, #112	@ 0x70
 8005eec:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8005ef0:	2000      	movs	r0, #0
 8005ef2:	4560      	cmp	r0, ip
 8005ef4:	dd10      	ble.n	8005f18 <__kernel_rem_pio2f+0x74>
 8005ef6:	a91c      	add	r1, sp, #112	@ 0x70
 8005ef8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8005efc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8005f00:	2600      	movs	r6, #0
 8005f02:	4556      	cmp	r6, sl
 8005f04:	dc24      	bgt.n	8005f50 <__kernel_rem_pio2f+0xac>
 8005f06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005f0a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800619c <__kernel_rem_pio2f+0x2f8>
 8005f0e:	4684      	mov	ip, r0
 8005f10:	2400      	movs	r4, #0
 8005f12:	e016      	b.n	8005f42 <__kernel_rem_pio2f+0x9e>
 8005f14:	2200      	movs	r2, #0
 8005f16:	e7dc      	b.n	8005ed2 <__kernel_rem_pio2f+0x2e>
 8005f18:	42c6      	cmn	r6, r0
 8005f1a:	bf5d      	ittte	pl
 8005f1c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8005f20:	ee07 1a90 	vmovpl	s15, r1
 8005f24:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8005f28:	eef0 7a47 	vmovmi.f32	s15, s14
 8005f2c:	ece4 7a01 	vstmia	r4!, {s15}
 8005f30:	3001      	adds	r0, #1
 8005f32:	e7de      	b.n	8005ef2 <__kernel_rem_pio2f+0x4e>
 8005f34:	ecfe 6a01 	vldmia	lr!, {s13}
 8005f38:	ed3c 7a01 	vldmdb	ip!, {s14}
 8005f3c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005f40:	3401      	adds	r4, #1
 8005f42:	455c      	cmp	r4, fp
 8005f44:	ddf6      	ble.n	8005f34 <__kernel_rem_pio2f+0x90>
 8005f46:	ece9 7a01 	vstmia	r9!, {s15}
 8005f4a:	3601      	adds	r6, #1
 8005f4c:	3004      	adds	r0, #4
 8005f4e:	e7d8      	b.n	8005f02 <__kernel_rem_pio2f+0x5e>
 8005f50:	a908      	add	r1, sp, #32
 8005f52:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005f56:	9104      	str	r1, [sp, #16]
 8005f58:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005f5a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8006198 <__kernel_rem_pio2f+0x2f4>
 8005f5e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8006194 <__kernel_rem_pio2f+0x2f0>
 8005f62:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8005f66:	9203      	str	r2, [sp, #12]
 8005f68:	4654      	mov	r4, sl
 8005f6a:	00a2      	lsls	r2, r4, #2
 8005f6c:	9205      	str	r2, [sp, #20]
 8005f6e:	aa58      	add	r2, sp, #352	@ 0x160
 8005f70:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8005f74:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8005f78:	a944      	add	r1, sp, #272	@ 0x110
 8005f7a:	aa08      	add	r2, sp, #32
 8005f7c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8005f80:	4694      	mov	ip, r2
 8005f82:	4626      	mov	r6, r4
 8005f84:	2e00      	cmp	r6, #0
 8005f86:	dc4c      	bgt.n	8006022 <__kernel_rem_pio2f+0x17e>
 8005f88:	4628      	mov	r0, r5
 8005f8a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f8e:	f7ff ff23 	bl	8005dd8 <scalbnf>
 8005f92:	eeb0 8a40 	vmov.f32	s16, s0
 8005f96:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8005f9a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8005f9e:	f7ff faef 	bl	8005580 <floorf>
 8005fa2:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8005fa6:	eea0 8a67 	vfms.f32	s16, s0, s15
 8005faa:	2d00      	cmp	r5, #0
 8005fac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fb0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8005fb4:	ee17 9a90 	vmov	r9, s15
 8005fb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fbc:	ee38 8a67 	vsub.f32	s16, s16, s15
 8005fc0:	dd41      	ble.n	8006046 <__kernel_rem_pio2f+0x1a2>
 8005fc2:	f104 3cff 	add.w	ip, r4, #4294967295
 8005fc6:	a908      	add	r1, sp, #32
 8005fc8:	f1c5 0e08 	rsb	lr, r5, #8
 8005fcc:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8005fd0:	fa46 f00e 	asr.w	r0, r6, lr
 8005fd4:	4481      	add	r9, r0
 8005fd6:	fa00 f00e 	lsl.w	r0, r0, lr
 8005fda:	1a36      	subs	r6, r6, r0
 8005fdc:	f1c5 0007 	rsb	r0, r5, #7
 8005fe0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8005fe4:	4106      	asrs	r6, r0
 8005fe6:	2e00      	cmp	r6, #0
 8005fe8:	dd3c      	ble.n	8006064 <__kernel_rem_pio2f+0x1c0>
 8005fea:	f04f 0e00 	mov.w	lr, #0
 8005fee:	f109 0901 	add.w	r9, r9, #1
 8005ff2:	4670      	mov	r0, lr
 8005ff4:	4574      	cmp	r4, lr
 8005ff6:	dc68      	bgt.n	80060ca <__kernel_rem_pio2f+0x226>
 8005ff8:	2d00      	cmp	r5, #0
 8005ffa:	dd03      	ble.n	8006004 <__kernel_rem_pio2f+0x160>
 8005ffc:	2d01      	cmp	r5, #1
 8005ffe:	d074      	beq.n	80060ea <__kernel_rem_pio2f+0x246>
 8006000:	2d02      	cmp	r5, #2
 8006002:	d07d      	beq.n	8006100 <__kernel_rem_pio2f+0x25c>
 8006004:	2e02      	cmp	r6, #2
 8006006:	d12d      	bne.n	8006064 <__kernel_rem_pio2f+0x1c0>
 8006008:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800600c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006010:	b340      	cbz	r0, 8006064 <__kernel_rem_pio2f+0x1c0>
 8006012:	4628      	mov	r0, r5
 8006014:	9306      	str	r3, [sp, #24]
 8006016:	f7ff fedf 	bl	8005dd8 <scalbnf>
 800601a:	9b06      	ldr	r3, [sp, #24]
 800601c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006020:	e020      	b.n	8006064 <__kernel_rem_pio2f+0x1c0>
 8006022:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006026:	3e01      	subs	r6, #1
 8006028:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800602c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006030:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006034:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006038:	ecac 0a01 	vstmia	ip!, {s0}
 800603c:	ed30 0a01 	vldmdb	r0!, {s0}
 8006040:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006044:	e79e      	b.n	8005f84 <__kernel_rem_pio2f+0xe0>
 8006046:	d105      	bne.n	8006054 <__kernel_rem_pio2f+0x1b0>
 8006048:	1e60      	subs	r0, r4, #1
 800604a:	a908      	add	r1, sp, #32
 800604c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8006050:	11f6      	asrs	r6, r6, #7
 8006052:	e7c8      	b.n	8005fe6 <__kernel_rem_pio2f+0x142>
 8006054:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006058:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800605c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006060:	da31      	bge.n	80060c6 <__kernel_rem_pio2f+0x222>
 8006062:	2600      	movs	r6, #0
 8006064:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800606c:	f040 8098 	bne.w	80061a0 <__kernel_rem_pio2f+0x2fc>
 8006070:	1e60      	subs	r0, r4, #1
 8006072:	2200      	movs	r2, #0
 8006074:	4550      	cmp	r0, sl
 8006076:	da4b      	bge.n	8006110 <__kernel_rem_pio2f+0x26c>
 8006078:	2a00      	cmp	r2, #0
 800607a:	d065      	beq.n	8006148 <__kernel_rem_pio2f+0x2a4>
 800607c:	3c01      	subs	r4, #1
 800607e:	ab08      	add	r3, sp, #32
 8006080:	3d08      	subs	r5, #8
 8006082:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d0f8      	beq.n	800607c <__kernel_rem_pio2f+0x1d8>
 800608a:	4628      	mov	r0, r5
 800608c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006090:	f7ff fea2 	bl	8005dd8 <scalbnf>
 8006094:	1c63      	adds	r3, r4, #1
 8006096:	aa44      	add	r2, sp, #272	@ 0x110
 8006098:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8006198 <__kernel_rem_pio2f+0x2f4>
 800609c:	0099      	lsls	r1, r3, #2
 800609e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80060a2:	4623      	mov	r3, r4
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f280 80a9 	bge.w	80061fc <__kernel_rem_pio2f+0x358>
 80060aa:	4623      	mov	r3, r4
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	f2c0 80c7 	blt.w	8006240 <__kernel_rem_pio2f+0x39c>
 80060b2:	aa44      	add	r2, sp, #272	@ 0x110
 80060b4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80060b8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8006190 <__kernel_rem_pio2f+0x2ec>
 80060bc:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800619c <__kernel_rem_pio2f+0x2f8>
 80060c0:	2000      	movs	r0, #0
 80060c2:	1ae2      	subs	r2, r4, r3
 80060c4:	e0b1      	b.n	800622a <__kernel_rem_pio2f+0x386>
 80060c6:	2602      	movs	r6, #2
 80060c8:	e78f      	b.n	8005fea <__kernel_rem_pio2f+0x146>
 80060ca:	f852 1b04 	ldr.w	r1, [r2], #4
 80060ce:	b948      	cbnz	r0, 80060e4 <__kernel_rem_pio2f+0x240>
 80060d0:	b121      	cbz	r1, 80060dc <__kernel_rem_pio2f+0x238>
 80060d2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80060d6:	f842 1c04 	str.w	r1, [r2, #-4]
 80060da:	2101      	movs	r1, #1
 80060dc:	f10e 0e01 	add.w	lr, lr, #1
 80060e0:	4608      	mov	r0, r1
 80060e2:	e787      	b.n	8005ff4 <__kernel_rem_pio2f+0x150>
 80060e4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80060e8:	e7f5      	b.n	80060d6 <__kernel_rem_pio2f+0x232>
 80060ea:	f104 3cff 	add.w	ip, r4, #4294967295
 80060ee:	aa08      	add	r2, sp, #32
 80060f0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80060f4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80060f8:	a908      	add	r1, sp, #32
 80060fa:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80060fe:	e781      	b.n	8006004 <__kernel_rem_pio2f+0x160>
 8006100:	f104 3cff 	add.w	ip, r4, #4294967295
 8006104:	aa08      	add	r2, sp, #32
 8006106:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800610a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800610e:	e7f3      	b.n	80060f8 <__kernel_rem_pio2f+0x254>
 8006110:	a908      	add	r1, sp, #32
 8006112:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006116:	3801      	subs	r0, #1
 8006118:	430a      	orrs	r2, r1
 800611a:	e7ab      	b.n	8006074 <__kernel_rem_pio2f+0x1d0>
 800611c:	3201      	adds	r2, #1
 800611e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8006122:	2e00      	cmp	r6, #0
 8006124:	d0fa      	beq.n	800611c <__kernel_rem_pio2f+0x278>
 8006126:	9905      	ldr	r1, [sp, #20]
 8006128:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800612c:	eb0d 0001 	add.w	r0, sp, r1
 8006130:	18e6      	adds	r6, r4, r3
 8006132:	a91c      	add	r1, sp, #112	@ 0x70
 8006134:	f104 0c01 	add.w	ip, r4, #1
 8006138:	384c      	subs	r0, #76	@ 0x4c
 800613a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800613e:	4422      	add	r2, r4
 8006140:	4562      	cmp	r2, ip
 8006142:	da04      	bge.n	800614e <__kernel_rem_pio2f+0x2aa>
 8006144:	4614      	mov	r4, r2
 8006146:	e710      	b.n	8005f6a <__kernel_rem_pio2f+0xc6>
 8006148:	9804      	ldr	r0, [sp, #16]
 800614a:	2201      	movs	r2, #1
 800614c:	e7e7      	b.n	800611e <__kernel_rem_pio2f+0x27a>
 800614e:	9903      	ldr	r1, [sp, #12]
 8006150:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006154:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8006158:	9105      	str	r1, [sp, #20]
 800615a:	ee07 1a90 	vmov	s15, r1
 800615e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006162:	2400      	movs	r4, #0
 8006164:	ece6 7a01 	vstmia	r6!, {s15}
 8006168:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800619c <__kernel_rem_pio2f+0x2f8>
 800616c:	46b1      	mov	r9, r6
 800616e:	455c      	cmp	r4, fp
 8006170:	dd04      	ble.n	800617c <__kernel_rem_pio2f+0x2d8>
 8006172:	ece0 7a01 	vstmia	r0!, {s15}
 8006176:	f10c 0c01 	add.w	ip, ip, #1
 800617a:	e7e1      	b.n	8006140 <__kernel_rem_pio2f+0x29c>
 800617c:	ecfe 6a01 	vldmia	lr!, {s13}
 8006180:	ed39 7a01 	vldmdb	r9!, {s14}
 8006184:	3401      	adds	r4, #1
 8006186:	eee6 7a87 	vfma.f32	s15, s13, s14
 800618a:	e7f0      	b.n	800616e <__kernel_rem_pio2f+0x2ca>
 800618c:	0801dfd8 	.word	0x0801dfd8
 8006190:	0801dfac 	.word	0x0801dfac
 8006194:	43800000 	.word	0x43800000
 8006198:	3b800000 	.word	0x3b800000
 800619c:	00000000 	.word	0x00000000
 80061a0:	9b02      	ldr	r3, [sp, #8]
 80061a2:	eeb0 0a48 	vmov.f32	s0, s16
 80061a6:	eba3 0008 	sub.w	r0, r3, r8
 80061aa:	f7ff fe15 	bl	8005dd8 <scalbnf>
 80061ae:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8006194 <__kernel_rem_pio2f+0x2f0>
 80061b2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80061b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061ba:	db19      	blt.n	80061f0 <__kernel_rem_pio2f+0x34c>
 80061bc:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8006198 <__kernel_rem_pio2f+0x2f4>
 80061c0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80061c4:	aa08      	add	r2, sp, #32
 80061c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80061ca:	3508      	adds	r5, #8
 80061cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061d0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80061d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80061d8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80061dc:	ee10 3a10 	vmov	r3, s0
 80061e0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80061e4:	ee17 3a90 	vmov	r3, s15
 80061e8:	3401      	adds	r4, #1
 80061ea:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80061ee:	e74c      	b.n	800608a <__kernel_rem_pio2f+0x1e6>
 80061f0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80061f4:	aa08      	add	r2, sp, #32
 80061f6:	ee10 3a10 	vmov	r3, s0
 80061fa:	e7f6      	b.n	80061ea <__kernel_rem_pio2f+0x346>
 80061fc:	a808      	add	r0, sp, #32
 80061fe:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8006202:	9001      	str	r0, [sp, #4]
 8006204:	ee07 0a90 	vmov	s15, r0
 8006208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800620c:	3b01      	subs	r3, #1
 800620e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006212:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006216:	ed62 7a01 	vstmdb	r2!, {s15}
 800621a:	e743      	b.n	80060a4 <__kernel_rem_pio2f+0x200>
 800621c:	ecfc 6a01 	vldmia	ip!, {s13}
 8006220:	ecb5 7a01 	vldmia	r5!, {s14}
 8006224:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006228:	3001      	adds	r0, #1
 800622a:	4550      	cmp	r0, sl
 800622c:	dc01      	bgt.n	8006232 <__kernel_rem_pio2f+0x38e>
 800622e:	4290      	cmp	r0, r2
 8006230:	ddf4      	ble.n	800621c <__kernel_rem_pio2f+0x378>
 8006232:	a858      	add	r0, sp, #352	@ 0x160
 8006234:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006238:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800623c:	3b01      	subs	r3, #1
 800623e:	e735      	b.n	80060ac <__kernel_rem_pio2f+0x208>
 8006240:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006242:	2b02      	cmp	r3, #2
 8006244:	dc09      	bgt.n	800625a <__kernel_rem_pio2f+0x3b6>
 8006246:	2b00      	cmp	r3, #0
 8006248:	dc27      	bgt.n	800629a <__kernel_rem_pio2f+0x3f6>
 800624a:	d040      	beq.n	80062ce <__kernel_rem_pio2f+0x42a>
 800624c:	f009 0007 	and.w	r0, r9, #7
 8006250:	b059      	add	sp, #356	@ 0x164
 8006252:	ecbd 8b04 	vpop	{d8-d9}
 8006256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800625a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800625c:	2b03      	cmp	r3, #3
 800625e:	d1f5      	bne.n	800624c <__kernel_rem_pio2f+0x3a8>
 8006260:	aa30      	add	r2, sp, #192	@ 0xc0
 8006262:	1f0b      	subs	r3, r1, #4
 8006264:	4413      	add	r3, r2
 8006266:	461a      	mov	r2, r3
 8006268:	4620      	mov	r0, r4
 800626a:	2800      	cmp	r0, #0
 800626c:	dc50      	bgt.n	8006310 <__kernel_rem_pio2f+0x46c>
 800626e:	4622      	mov	r2, r4
 8006270:	2a01      	cmp	r2, #1
 8006272:	dc5d      	bgt.n	8006330 <__kernel_rem_pio2f+0x48c>
 8006274:	ab30      	add	r3, sp, #192	@ 0xc0
 8006276:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800619c <__kernel_rem_pio2f+0x2f8>
 800627a:	440b      	add	r3, r1
 800627c:	2c01      	cmp	r4, #1
 800627e:	dc67      	bgt.n	8006350 <__kernel_rem_pio2f+0x4ac>
 8006280:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8006284:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8006288:	2e00      	cmp	r6, #0
 800628a:	d167      	bne.n	800635c <__kernel_rem_pio2f+0x4b8>
 800628c:	edc7 6a00 	vstr	s13, [r7]
 8006290:	ed87 7a01 	vstr	s14, [r7, #4]
 8006294:	edc7 7a02 	vstr	s15, [r7, #8]
 8006298:	e7d8      	b.n	800624c <__kernel_rem_pio2f+0x3a8>
 800629a:	ab30      	add	r3, sp, #192	@ 0xc0
 800629c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800619c <__kernel_rem_pio2f+0x2f8>
 80062a0:	440b      	add	r3, r1
 80062a2:	4622      	mov	r2, r4
 80062a4:	2a00      	cmp	r2, #0
 80062a6:	da24      	bge.n	80062f2 <__kernel_rem_pio2f+0x44e>
 80062a8:	b34e      	cbz	r6, 80062fe <__kernel_rem_pio2f+0x45a>
 80062aa:	eef1 7a47 	vneg.f32	s15, s14
 80062ae:	edc7 7a00 	vstr	s15, [r7]
 80062b2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80062b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062ba:	aa31      	add	r2, sp, #196	@ 0xc4
 80062bc:	2301      	movs	r3, #1
 80062be:	429c      	cmp	r4, r3
 80062c0:	da20      	bge.n	8006304 <__kernel_rem_pio2f+0x460>
 80062c2:	b10e      	cbz	r6, 80062c8 <__kernel_rem_pio2f+0x424>
 80062c4:	eef1 7a67 	vneg.f32	s15, s15
 80062c8:	edc7 7a01 	vstr	s15, [r7, #4]
 80062cc:	e7be      	b.n	800624c <__kernel_rem_pio2f+0x3a8>
 80062ce:	ab30      	add	r3, sp, #192	@ 0xc0
 80062d0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800619c <__kernel_rem_pio2f+0x2f8>
 80062d4:	440b      	add	r3, r1
 80062d6:	2c00      	cmp	r4, #0
 80062d8:	da05      	bge.n	80062e6 <__kernel_rem_pio2f+0x442>
 80062da:	b10e      	cbz	r6, 80062e0 <__kernel_rem_pio2f+0x43c>
 80062dc:	eef1 7a67 	vneg.f32	s15, s15
 80062e0:	edc7 7a00 	vstr	s15, [r7]
 80062e4:	e7b2      	b.n	800624c <__kernel_rem_pio2f+0x3a8>
 80062e6:	ed33 7a01 	vldmdb	r3!, {s14}
 80062ea:	3c01      	subs	r4, #1
 80062ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80062f0:	e7f1      	b.n	80062d6 <__kernel_rem_pio2f+0x432>
 80062f2:	ed73 7a01 	vldmdb	r3!, {s15}
 80062f6:	3a01      	subs	r2, #1
 80062f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062fc:	e7d2      	b.n	80062a4 <__kernel_rem_pio2f+0x400>
 80062fe:	eef0 7a47 	vmov.f32	s15, s14
 8006302:	e7d4      	b.n	80062ae <__kernel_rem_pio2f+0x40a>
 8006304:	ecb2 7a01 	vldmia	r2!, {s14}
 8006308:	3301      	adds	r3, #1
 800630a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800630e:	e7d6      	b.n	80062be <__kernel_rem_pio2f+0x41a>
 8006310:	ed72 7a01 	vldmdb	r2!, {s15}
 8006314:	edd2 6a01 	vldr	s13, [r2, #4]
 8006318:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800631c:	3801      	subs	r0, #1
 800631e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006322:	ed82 7a00 	vstr	s14, [r2]
 8006326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800632a:	edc2 7a01 	vstr	s15, [r2, #4]
 800632e:	e79c      	b.n	800626a <__kernel_rem_pio2f+0x3c6>
 8006330:	ed73 7a01 	vldmdb	r3!, {s15}
 8006334:	edd3 6a01 	vldr	s13, [r3, #4]
 8006338:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800633c:	3a01      	subs	r2, #1
 800633e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006342:	ed83 7a00 	vstr	s14, [r3]
 8006346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800634a:	edc3 7a01 	vstr	s15, [r3, #4]
 800634e:	e78f      	b.n	8006270 <__kernel_rem_pio2f+0x3cc>
 8006350:	ed33 7a01 	vldmdb	r3!, {s14}
 8006354:	3c01      	subs	r4, #1
 8006356:	ee77 7a87 	vadd.f32	s15, s15, s14
 800635a:	e78f      	b.n	800627c <__kernel_rem_pio2f+0x3d8>
 800635c:	eef1 6a66 	vneg.f32	s13, s13
 8006360:	eeb1 7a47 	vneg.f32	s14, s14
 8006364:	edc7 6a00 	vstr	s13, [r7]
 8006368:	ed87 7a01 	vstr	s14, [r7, #4]
 800636c:	eef1 7a67 	vneg.f32	s15, s15
 8006370:	e790      	b.n	8006294 <__kernel_rem_pio2f+0x3f0>
 8006372:	bf00      	nop

08006374 <_init>:
 8006374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006376:	bf00      	nop
 8006378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800637a:	bc08      	pop	{r3}
 800637c:	469e      	mov	lr, r3
 800637e:	4770      	bx	lr

08006380 <_fini>:
 8006380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006382:	bf00      	nop
 8006384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006386:	bc08      	pop	{r3}
 8006388:	469e      	mov	lr, r3
 800638a:	4770      	bx	lr
