Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Raim/Documents/Laboratorio/VGA/VGA_TB_isim_beh.exe -prj C:/Users/Raim/Documents/Laboratorio/VGA/VGA_TB_beh.prj work.VGA_TB work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/VGA/VGA_LOGIC.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/VGA/VGA_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101916 KB
Fuse CPU Usage: 218 ms
Compiling module VGA_LOGIC
Compiling module VGA_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/Raim/Documents/Laboratorio/VGA/VGA_TB_isim_beh.exe
Fuse Memory Usage: 105480 KB
Fuse CPU Usage: 233 ms
