Analysis & Synthesis report for ArquiII
Mon Nov 27 07:13:14 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DATAPATH|UnidadDeControl:UnidadControl|EstadoActual
 11. User-Specified and Inferred Latches
 12. Logic Cells Representing Combinational Loops
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for RegisterFile:RF|altsyncram:Reg_rtl_0|altsyncram_vdj1:auto_generated
 17. Source assignments for RegisterFile:RF|altsyncram:Reg_rtl_1|altsyncram_vdj1:auto_generated
 18. Source assignments for RAM:Memoria|altsyncram:ram_rtl_0|altsyncram_vc81:auto_generated
 19. Parameter Settings for User Entity Instance: RAM:Memoria
 20. Parameter Settings for Inferred Entity Instance: RegisterFile:RF|altsyncram:Reg_rtl_0
 21. Parameter Settings for Inferred Entity Instance: RegisterFile:RF|altsyncram:Reg_rtl_1
 22. Parameter Settings for Inferred Entity Instance: RAM:Memoria|altsyncram:ram_rtl_0
 23. Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_divide:Mod0
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "MDR:REGISTROPP"
 29. Port Connectivity Checks: "MDR:REGISTROMM"
 30. Port Connectivity Checks: "bit2MUX4:MUXPC"
 31. Port Connectivity Checks: "bit2MUX4:MUXMDROUTE"
 32. Port Connectivity Checks: "bit5MUX4:MUXRDRF"
 33. Port Connectivity Checks: "bit2MUX4:MUXIMMDT"
 34. Port Connectivity Checks: "RegisterFile:RF"
 35. Port Connectivity Checks: "UnidadDeControl:UnidadControl"
 36. Port Connectivity Checks: "DivisorFrecuencia:DivisorF"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 27 07:13:14 2017      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; ArquiII                                    ;
; Top-level Entity Name              ; DATAPATH                                   ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 2,739                                      ;
;     Total combinational functions  ; 2,380                                      ;
;     Dedicated logic registers      ; 452                                        ;
; Total registers                    ; 452                                        ;
; Total pins                         ; 244                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 3,200                                      ;
; Embedded Multiplier 9-bit elements ; 6                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; DATAPATH           ; ArquiII            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                           ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; ALU.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/ALU.vhd                                       ;         ;
; RAM.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/RAM.vhd                                       ;         ;
; RegisterFile.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/RegisterFile.vhd                              ;         ;
; PC.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/PC.vhd                                        ;         ;
; DATAPATH.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/DATAPATH.vhd                                  ;         ;
; MUX2.vhd                                      ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/MUX2.vhd                                      ;         ;
; ImmExtend.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/ImmExtend.vhd                                 ;         ;
; IR.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/IR.vhd                                        ;         ;
; MDR.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/MDR.vhd                                       ;         ;
; RegistroA.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/RegistroA.vhd                                 ;         ;
; ORGate.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/ORGate.vhd                                    ;         ;
; bit2MUX4.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/bit2MUX4.vhd                                  ;         ;
; CompuertaAND.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/CompuertaAND.vhd                              ;         ;
; UnidadDeControl.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/UnidadDeControl.vhd                           ;         ;
; bit5MUX4.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/bit5MUX4.vhd                                  ;         ;
; MUXENTRADAS.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/MUXENTRADAS.vhd                               ;         ;
; Input8Extend.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/Input8Extend.vhd                              ;         ;
; SensorExtend.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/SensorExtend.vhd                              ;         ;
; DivisorFrecuencia.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/DivisorFrecuencia.vhd                         ;         ;
; BCD.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/HP-Pro/Documents/proy/LAB JASON/BCD.vhd                                       ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal130.inc                                ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/aglobal130.inc                     ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_vdj1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/altsyncram_vdj1.tdf                        ;         ;
; db/arquiii.ram0_registerfile_878b6b30.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/arquiii.ram0_registerfile_878b6b30.hdl.mif ;         ;
; db/altsyncram_vc81.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/altsyncram_vc81.tdf                        ;         ;
; db/ArquiII.ram0_RAM_71b71d9.hdl.mif           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/ArquiII.ram0_RAM_71b71d9.hdl.mif           ;         ;
; lpm_mult.tdf                                  ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf                       ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; multcore.inc                                  ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/multcore.inc                       ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                                  ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; db/mult_h1t.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/mult_h1t.tdf                               ;         ;
; lpm_divide.tdf                                ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/lpm_divide.tdf                     ;         ;
; abs_divider.inc                               ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/abs_divider.inc                    ;         ;
; sign_div_unsign.inc                           ; yes             ; Megafunction                                          ; c:/altera/quartusii/quartus/libraries/megafunctions/sign_div_unsign.inc                ;         ;
; db/lpm_divide_rto.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/lpm_divide_rto.tdf                         ;         ;
; db/abs_divider_8dg.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/abs_divider_8dg.tdf                        ;         ;
; db/alt_u_div_s5f.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/alt_u_div_s5f.tdf                          ;         ;
; db/add_sub_lkc.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/add_sub_lkc.tdf                            ;         ;
; db/add_sub_mkc.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/add_sub_mkc.tdf                            ;         ;
; db/lpm_abs_2s9.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/lpm_abs_2s9.tdf                            ;         ;
; db/lpm_divide_ulo.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HP-Pro/Documents/proy/LAB JASON/db/lpm_divide_ulo.tdf                         ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                       ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Estimated Total logic elements              ; 2,739                               ;
;                                             ;                                     ;
; Total combinational functions               ; 2380                                ;
; Logic element usage by number of LUT inputs ;                                     ;
;     -- 4 input functions                    ; 1241                                ;
;     -- 3 input functions                    ; 978                                 ;
;     -- <=2 input functions                  ; 161                                 ;
;                                             ;                                     ;
; Logic elements by mode                      ;                                     ;
;     -- normal mode                          ; 1531                                ;
;     -- arithmetic mode                      ; 849                                 ;
;                                             ;                                     ;
; Total registers                             ; 452                                 ;
;     -- Dedicated logic registers            ; 452                                 ;
;     -- I/O registers                        ; 0                                   ;
;                                             ;                                     ;
; I/O pins                                    ; 244                                 ;
; Total memory bits                           ; 3200                                ;
; Embedded Multiplier 9-bit elements          ; 6                                   ;
; Maximum fan-out node                        ; DivisorFrecuencia:DivisorF|Temporal ;
; Maximum fan-out                             ; 502                                 ;
; Total fan-out                               ; 10443                               ;
; Average fan-out                             ; 3.31                                ;
+---------------------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DATAPATH                                 ; 2380 (1)          ; 452 (0)      ; 3200        ; 6            ; 0       ; 3         ; 244  ; 0            ; |DATAPATH                                                                                                                           ;              ;
;    |ALU:ALU|                              ; 1954 (424)        ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DATAPATH|ALU:ALU                                                                                                                   ;              ;
;       |lpm_divide:Div0|                   ; 736 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Div0                                                                                                   ;              ;
;          |lpm_divide_rto:auto_generated|  ; 736 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Div0|lpm_divide_rto:auto_generated                                                                     ;              ;
;             |abs_divider_8dg:divider|     ; 736 (25)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider                                             ;              ;
;                |alt_u_div_s5f:divider|    ; 667 (665)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider                       ;              ;
;                   |add_sub_lkc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_lkc:add_sub_0 ;              ;
;                   |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1 ;              ;
;                |lpm_abs_2s9:my_abs_den|   ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den                      ;              ;
;                |lpm_abs_2s9:my_abs_num|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num                      ;              ;
;       |lpm_divide:Mod0|                   ; 780 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Mod0                                                                                                   ;              ;
;          |lpm_divide_ulo:auto_generated|  ; 780 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Mod0|lpm_divide_ulo:auto_generated                                                                     ;              ;
;             |abs_divider_8dg:divider|     ; 780 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider                                             ;              ;
;                |alt_u_div_s5f:divider|    ; 696 (695)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider                       ;              ;
;                   |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1 ;              ;
;                |lpm_abs_2s9:my_abs_num|   ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num                      ;              ;
;       |lpm_mult:Mult0|                    ; 14 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_mult:Mult0                                                                                                    ;              ;
;          |mult_h1t:auto_generated|        ; 14 (14)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DATAPATH|ALU:ALU|lpm_mult:Mult0|mult_h1t:auto_generated                                                                            ;              ;
;    |BCD:BCD|                              ; 169 (169)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|BCD:BCD                                                                                                                   ;              ;
;    |DivisorFrecuencia:DivisorF|           ; 42 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|DivisorFrecuencia:DivisorF                                                                                                ;              ;
;    |IR:InstruccionRegister|               ; 0 (0)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|IR:InstruccionRegister                                                                                                    ;              ;
;    |MDR:MDR|                              ; 0 (0)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|MDR:MDR                                                                                                                   ;              ;
;    |MDR:REGISTROMM|                       ; 0 (0)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|MDR:REGISTROMM                                                                                                            ;              ;
;    |MDR:REGISTROPP|                       ; 0 (0)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|MDR:REGISTROPP                                                                                                            ;              ;
;    |MUX2:MUXA|                            ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|MUX2:MUXA                                                                                                                 ;              ;
;    |MUXENTRADAS:MUXENTRADAS|              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|MUXENTRADAS:MUXENTRADAS                                                                                                   ;              ;
;    |ORGate:ORCompuerta|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|ORGate:ORCompuerta                                                                                                        ;              ;
;    |PC:PC|                                ; 0 (0)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|PC:PC                                                                                                                     ;              ;
;    |RAM:Memoria|                          ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RAM:Memoria                                                                                                               ;              ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RAM:Memoria|altsyncram:ram_rtl_0                                                                                          ;              ;
;          |altsyncram_vc81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RAM:Memoria|altsyncram:ram_rtl_0|altsyncram_vc81:auto_generated                                                           ;              ;
;    |RegisterFile:RF|                      ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RegisterFile:RF                                                                                                           ;              ;
;       |altsyncram:Reg_rtl_0|              ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RegisterFile:RF|altsyncram:Reg_rtl_0                                                                                      ;              ;
;          |altsyncram_vdj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RegisterFile:RF|altsyncram:Reg_rtl_0|altsyncram_vdj1:auto_generated                                                       ;              ;
;       |altsyncram:Reg_rtl_1|              ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RegisterFile:RF|altsyncram:Reg_rtl_1                                                                                      ;              ;
;          |altsyncram_vdj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RegisterFile:RF|altsyncram:Reg_rtl_1|altsyncram_vdj1:auto_generated                                                       ;              ;
;    |RegistroA:ALUoutR|                    ; 0 (0)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RegistroA:ALUoutR                                                                                                         ;              ;
;    |RegistroA:RegisterA|                  ; 0 (0)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RegistroA:RegisterA                                                                                                       ;              ;
;    |RegistroA:RegisterB|                  ; 0 (0)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|RegistroA:RegisterB                                                                                                       ;              ;
;    |UnidadDeControl:UnidadControl|        ; 52 (52)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|UnidadDeControl:UnidadControl                                                                                             ;              ;
;    |bit2MUX4:MUXIMMDT|                    ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|bit2MUX4:MUXIMMDT                                                                                                         ;              ;
;    |bit2MUX4:MUXJump|                     ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|bit2MUX4:MUXJump                                                                                                          ;              ;
;    |bit2MUX4:MUXMDROUTE|                  ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|bit2MUX4:MUXMDROUTE                                                                                                       ;              ;
;    |bit2MUX4:MUXPC|                       ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|bit2MUX4:MUXPC                                                                                                            ;              ;
;    |bit5MUX4:MUXRDRF|                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DATAPATH|bit5MUX4:MUXRDRF                                                                                                          ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; RAM:Memoria|altsyncram:ram_rtl_0|altsyncram_vc81:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port      ; 64           ; 25           ; --           ; --           ; 1600 ; db/ArquiII.ram0_RAM_71b71d9.hdl.mif           ;
; RegisterFile:RF|altsyncram:Reg_rtl_0|altsyncram_vdj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 25           ; 32           ; 25           ; 800  ; db/ArquiII.ram0_RegisterFile_878b6b30.hdl.mif ;
; RegisterFile:RF|altsyncram:Reg_rtl_1|altsyncram_vdj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 25           ; 32           ; 25           ; 800  ; db/ArquiII.ram0_RegisterFile_878b6b30.hdl.mif ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DATAPATH|UnidadDeControl:UnidadControl|EstadoActual                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+---------------------------------+---------------------------+------------------------+--------------------------+------------------------------+-------------------------------+------------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------+-----------------------+-----------------------------+------------------------------+-------------------------+------------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+---------------------------+--------------------------+--------------------------+
; Name                               ; EstadoActual.EstadoOutputBubble ; EstadoActual.EstadoOutput ; EstadoActual.EstadoMod ; EstadoActual.EstadoInput ; EstadoActual.EstadoBEQBubble ; EstadoActual.EstadoJumpBubble ; EstadoActual.EstadoWriteBackBubble ; EstadoActual.EstadoWriteBack ; EstadoActual.EstadoLWBubble ; EstadoActual.EstadoSWBubble ; EstadoActual.EstadoSW ; EstadoActual.EstadoLW ; EstadoActual.EstadoExecuteI ; EstadoActual.EstadoCompleteR ; EstadoActual.EstadoJump ; EstadoActual.EstadoCompleteI ; EstadoActual.EstadoBEQ ; EstadoActual.EstadoMul ; EstadoActual.EstadoDiv ; EstadoActual.EstadoOr ; EstadoActual.EstadoAnd ; EstadoActual.EstadoSub ; EstadoActual.EstadoAdd ; EstadoActual.EstadoDecode ; EstadoActual.EstadoFetch ; EstadoActual.EstadoReset ;
+------------------------------------+---------------------------------+---------------------------+------------------------+--------------------------+------------------------------+-------------------------------+------------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------+-----------------------+-----------------------------+------------------------------+-------------------------+------------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+---------------------------+--------------------------+--------------------------+
; EstadoActual.EstadoReset           ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 0                        ;
; EstadoActual.EstadoFetch           ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 1                        ; 1                        ;
; EstadoActual.EstadoDecode          ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 1                         ; 0                        ; 1                        ;
; EstadoActual.EstadoAdd             ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 1                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoSub             ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 1                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoAnd             ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 1                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoOr              ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 1                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoDiv             ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 1                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoMul             ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 1                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoBEQ             ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 1                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoCompleteI       ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 1                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoJump            ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 1                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoCompleteR       ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 1                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoExecuteI        ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 1                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoLW              ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 1                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoSW              ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 1                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoSWBubble        ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 1                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoLWBubble        ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 1                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoWriteBack       ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 1                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoWriteBackBubble ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 1                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoJumpBubble      ; 0                               ; 0                         ; 0                      ; 0                        ; 0                            ; 1                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoBEQBubble       ; 0                               ; 0                         ; 0                      ; 0                        ; 1                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoInput           ; 0                               ; 0                         ; 0                      ; 1                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoMod             ; 0                               ; 0                         ; 1                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoOutput          ; 0                               ; 1                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
; EstadoActual.EstadoOutputBubble    ; 1                               ; 0                         ; 0                      ; 0                        ; 0                            ; 0                             ; 0                                  ; 0                            ; 0                           ; 0                           ; 0                     ; 0                     ; 0                           ; 0                            ; 0                       ; 0                            ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                         ; 0                        ; 1                        ;
+------------------------------------+---------------------------------+---------------------------+------------------------+--------------------------+------------------------------+-------------------------------+------------------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------+-----------------------+-----------------------------+------------------------------+-------------------------+------------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+---------------------------+--------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; ALU:ALU|Flag                                        ; ALU:ALU|Equal6        ; yes                    ;
; ALU:ALU|Resultado[0]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[1]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[2]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[3]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[4]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[5]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[6]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[7]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[8]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[9]                                ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[10]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[11]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[12]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[13]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[14]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[15]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[16]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[17]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[18]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[19]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[20]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[21]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[22]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[23]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; ALU:ALU|Resultado[24]                               ; ALU:ALU|Resultado[24] ; yes                    ;
; Number of user-specified and inferred latches = 26  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; bit2MUX4:MUXJump|Mux24~0                               ;    ;
; bit2MUX4:MUXJump|Mux23~0                               ;    ;
; bit2MUX4:MUXJump|Mux22~0                               ;    ;
; bit2MUX4:MUXJump|Mux21~0                               ;    ;
; bit2MUX4:MUXJump|Mux20~0                               ;    ;
; bit2MUX4:MUXJump|Mux19~0                               ;    ;
; bit2MUX4:MUXJump|Mux18~0                               ;    ;
; bit2MUX4:MUXJump|Mux17~0                               ;    ;
; bit2MUX4:MUXJump|Mux16~0                               ;    ;
; bit2MUX4:MUXJump|Mux15~0                               ;    ;
; bit2MUX4:MUXJump|Mux14~0                               ;    ;
; bit2MUX4:MUXJump|Mux13~0                               ;    ;
; bit2MUX4:MUXJump|Mux12~0                               ;    ;
; bit2MUX4:MUXJump|Mux11~0                               ;    ;
; bit2MUX4:MUXJump|Mux10~0                               ;    ;
; bit2MUX4:MUXJump|Mux9~0                                ;    ;
; bit2MUX4:MUXJump|Mux8~0                                ;    ;
; bit2MUX4:MUXJump|Mux7~0                                ;    ;
; bit2MUX4:MUXJump|Mux6~0                                ;    ;
; bit2MUX4:MUXJump|Mux5~0                                ;    ;
; bit2MUX4:MUXJump|Mux4~0                                ;    ;
; bit2MUX4:MUXJump|Mux3~0                                ;    ;
; bit2MUX4:MUXJump|Mux2~0                                ;    ;
; bit2MUX4:MUXJump|Mux1~0                                ;    ;
; bit2MUX4:MUXJump|Mux0~0                                ;    ;
; Number of logic cells representing combinational loops ; 25 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 452   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 175   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions              ;
+----------------------------+-----------------------+------+
; Register Name              ; Megafunction          ; Type ;
+----------------------------+-----------------------+------+
; RAM:Memoria|addr_reg[0..5] ; RAM:Memoria|ram_rtl_0 ; RAM  ;
+----------------------------+-----------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DATAPATH|bit5MUX4:MUXRDRF|Mux1                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DATAPATH|bit2MUX4:MUXJump|Mux10                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DATAPATH|bit2MUX4:MUXJump|Mux17                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DATAPATH|bit2MUX4:MUXIMMDT|Mux24                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |DATAPATH|bit2MUX4:MUXMDROUTE|Mux1                   ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; No         ; |DATAPATH|bit2MUX4:MUXMDROUTE|Mux22                  ;
; 33:1               ; 14 bits   ; 308 LEs       ; 168 LEs              ; 140 LEs                ; No         ; |DATAPATH|UnidadDeControl:UnidadControl|EstadoActual ;
; 9:1                ; 25 bits   ; 150 LEs       ; 150 LEs              ; 0 LEs                  ; No         ; |DATAPATH|ALU:ALU|Resultado[18]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for RegisterFile:RF|altsyncram:Reg_rtl_0|altsyncram_vdj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for RegisterFile:RF|altsyncram:Reg_rtl_1|altsyncram_vdj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for RAM:Memoria|altsyncram:ram_rtl_0|altsyncram_vc81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:Memoria ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_width     ; 25    ; Signed Integer                  ;
; addr_width     ; 6     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegisterFile:RF|altsyncram:Reg_rtl_0               ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 25                                            ; Untyped        ;
; WIDTHAD_A                          ; 5                                             ; Untyped        ;
; NUMWORDS_A                         ; 32                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 25                                            ; Untyped        ;
; WIDTHAD_B                          ; 5                                             ; Untyped        ;
; NUMWORDS_B                         ; 32                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/ArquiII.ram0_RegisterFile_878b6b30.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_vdj1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegisterFile:RF|altsyncram:Reg_rtl_1               ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 25                                            ; Untyped        ;
; WIDTHAD_A                          ; 5                                             ; Untyped        ;
; NUMWORDS_A                         ; 32                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 25                                            ; Untyped        ;
; WIDTHAD_B                          ; 5                                             ; Untyped        ;
; NUMWORDS_B                         ; 32                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/ArquiII.ram0_RegisterFile_878b6b30.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_vdj1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:Memoria|altsyncram:ram_rtl_0         ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped        ;
; WIDTH_A                            ; 25                                  ; Untyped        ;
; WIDTHAD_A                          ; 6                                   ; Untyped        ;
; NUMWORDS_A                         ; 64                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 1                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/ArquiII.ram0_RAM_71b71d9.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_vc81                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_mult:Mult0           ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 25         ; Untyped             ;
; LPM_WIDTHB                                     ; 25         ; Untyped             ;
; LPM_WIDTHP                                     ; 50         ; Untyped             ;
; LPM_WIDTHR                                     ; 50         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                        ;
; LPM_WIDTHD             ; 25             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_rto ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                        ;
; LPM_WIDTHD             ; 25             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_ulo ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 3                                    ;
; Entity Instance                           ; RegisterFile:RF|altsyncram:Reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 25                                   ;
;     -- NUMWORDS_A                         ; 32                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 25                                   ;
;     -- NUMWORDS_B                         ; 32                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; RegisterFile:RF|altsyncram:Reg_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 25                                   ;
;     -- NUMWORDS_A                         ; 32                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 25                                   ;
;     -- NUMWORDS_B                         ; 32                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; RAM:Memoria|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                          ;
;     -- WIDTH_A                            ; 25                                   ;
;     -- NUMWORDS_A                         ; 64                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 1                                    ;
;     -- NUMWORDS_B                         ; 1                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
+-------------------------------------------+--------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; ALU:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 25                     ;
;     -- LPM_WIDTHB                     ; 25                     ;
;     -- LPM_WIDTHP                     ; 50                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "MDR:REGISTROPP"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; enablemdr ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "MDR:REGISTROMM"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; enablemdr ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "bit2MUX4:MUXPC"      ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; input4[4..3]  ; Input ; Info     ; Stuck at VCC ;
; input4[24..5] ; Input ; Info     ; Stuck at GND ;
; input4[2..1]  ; Input ; Info     ; Stuck at GND ;
; input4[0]     ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "bit2MUX4:MUXMDROUTE" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; input4 ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+----------------------------------------------+
; Port Connectivity Checks: "bit5MUX4:MUXRDRF" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; input4 ; Input ; Info     ; Stuck at GND     ;
+--------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "bit2MUX4:MUXIMMDT"   ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; input2[24..1] ; Input ; Info     ; Stuck at GND ;
; input2[0]     ; Input ; Info     ; Stuck at VCC ;
; input4        ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; dataout3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataout4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UnidadDeControl:UnidadControl"                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; enable      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enableinput ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datadst     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memread     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "DivisorFrecuencia:DivisorF" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; reset ; Input ; Info     ; Stuck at GND                ;
+-------+-------+----------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Nov 27 07:13:04 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ArquiII -c ArquiII
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-ALU
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-rtl
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-RegisterFile
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-PC
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: DATAPATH-structural
    Info (12023): Found entity 1: DATAPATH
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: MUX2-MUX2
    Info (12023): Found entity 1: MUX2
Info (12021): Found 2 design units, including 1 entities, in source file immextend.vhd
    Info (12022): Found design unit 1: ImmExtend-ImmExtend
    Info (12023): Found entity 1: ImmExtend
Info (12021): Found 2 design units, including 1 entities, in source file bit5mux2.vhd
    Info (12022): Found design unit 1: bit5MUX2-bit5MUX2
    Info (12023): Found entity 1: bit5MUX2
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-IR
    Info (12023): Found entity 1: IR
Info (12021): Found 2 design units, including 1 entities, in source file mdr.vhd
    Info (12022): Found design unit 1: MDR-MDR
    Info (12023): Found entity 1: MDR
Info (12021): Found 2 design units, including 1 entities, in source file registroa.vhd
    Info (12022): Found design unit 1: RegistroA-RegistroA
    Info (12023): Found entity 1: RegistroA
Info (12021): Found 2 design units, including 1 entities, in source file orgate.vhd
    Info (12022): Found design unit 1: ORGate-ORGate
    Info (12023): Found entity 1: ORGate
Info (12021): Found 2 design units, including 1 entities, in source file bit2mux4.vhd
    Info (12022): Found design unit 1: bit2MUX4-bit2MUX4
    Info (12023): Found entity 1: bit2MUX4
Info (12021): Found 2 design units, including 1 entities, in source file compuertaand.vhd
    Info (12022): Found design unit 1: CompuertaAND-CompuertaAND
    Info (12023): Found entity 1: CompuertaAND
Info (12021): Found 2 design units, including 1 entities, in source file unidaddecontrol.vhd
    Info (12022): Found design unit 1: UnidadDeControl-UnidadDeControl
    Info (12023): Found entity 1: UnidadDeControl
Info (12021): Found 2 design units, including 1 entities, in source file mux3.vhd
    Info (12022): Found design unit 1: MUX3-MUX3
    Info (12023): Found entity 1: MUX3
Info (12021): Found 2 design units, including 1 entities, in source file bit5mux4.vhd
    Info (12022): Found design unit 1: bit5MUX4-bit5MUX4
    Info (12023): Found entity 1: bit5MUX4
Info (12021): Found 2 design units, including 1 entities, in source file muxentradas.vhd
    Info (12022): Found design unit 1: MUXENTRADAS-MUXENTRADAS
    Info (12023): Found entity 1: MUXENTRADAS
Info (12021): Found 2 design units, including 1 entities, in source file input8extend.vhd
    Info (12022): Found design unit 1: Input8Extend-Input8Extend
    Info (12023): Found entity 1: Input8Extend
Info (12021): Found 2 design units, including 1 entities, in source file sensorextend.vhd
    Info (12022): Found design unit 1: SensorExtend-SensorExtend
    Info (12023): Found entity 1: SensorExtend
Info (12021): Found 2 design units, including 1 entities, in source file divisorfrecuencia.vhd
    Info (12022): Found design unit 1: DivisorFrecuencia-DivisorFrecuencia
    Info (12023): Found entity 1: DivisorFrecuencia
Info (12021): Found 2 design units, including 1 entities, in source file bcd.vhd
    Info (12022): Found design unit 1: BCD-BCD
    Info (12023): Found entity 1: BCD
Info (12127): Elaborating entity "DATAPATH" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DATAPATH.vhd(78): object "MemRead" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at DATAPATH.vhd(109): used implicit default value for signal "Sensor1ExtOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "DivisorFrecuencia" for hierarchy "DivisorFrecuencia:DivisorF"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:Memoria"
Info (12128): Elaborating entity "UnidadDeControl" for hierarchy "UnidadDeControl:UnidadControl"
Info (12128): Elaborating entity "IR" for hierarchy "IR:InstruccionRegister"
Info (12128): Elaborating entity "MDR" for hierarchy "MDR:MDR"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RF"
Warning (10541): VHDL Signal Declaration warning at RegisterFile.vhd(16): used implicit default value for signal "DataOut3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at RegisterFile.vhd(17): used implicit default value for signal "DataOut4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable "Resultado", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable "Flag", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Flag" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[0]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[1]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[2]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[3]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[4]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[5]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[6]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[7]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[8]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[9]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[10]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[11]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[12]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[13]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[14]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[15]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[16]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[17]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[18]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[19]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[20]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[21]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[22]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[23]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[24]" at ALU.vhd(20)
Info (12128): Elaborating entity "ImmExtend" for hierarchy "ImmExtend:IMMEXTND"
Info (12128): Elaborating entity "bit2MUX4" for hierarchy "bit2MUX4:MUXIMMDT"
Info (12128): Elaborating entity "bit5MUX4" for hierarchy "bit5MUX4:MUXRDRF"
Info (12128): Elaborating entity "RegistroA" for hierarchy "RegistroA:RegisterA"
Info (12128): Elaborating entity "ORGate" for hierarchy "ORGate:ORCompuerta"
Info (12128): Elaborating entity "CompuertaAND" for hierarchy "CompuertaAND:CompuertaAND"
Info (12128): Elaborating entity "MUX2" for hierarchy "MUX2:MUXA"
Info (12129): Elaborating entity "PC" using architecture "A:pc" for hierarchy "PC:PC"
Info (12128): Elaborating entity "MUXENTRADAS" for hierarchy "MUXENTRADAS:MUXENTRADAS"
Info (12128): Elaborating entity "SensorExtend" for hierarchy "SensorExtend:SENSOR0"
Info (12128): Elaborating entity "Input8Extend" for hierarchy "Input8Extend:WEIGHT"
Info (12128): Elaborating entity "BCD" for hierarchy "BCD:BCD"
Warning (276027): Inferred dual-clock RAM node "RegisterFile:RF|Reg_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RegisterFile:RF|Reg_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276021): Created node "RAM:Memoria|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegisterFile:RF|Reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ArquiII.ram0_RegisterFile_878b6b30.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegisterFile:RF|Reg_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ArquiII.ram0_RegisterFile_878b6b30.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:Memoria|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ArquiII.ram0_RAM_71b71d9.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:ALU|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:ALU|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:ALU|Mod0"
Info (12130): Elaborated megafunction instantiation "RegisterFile:RF|altsyncram:Reg_rtl_0"
Info (12133): Instantiated megafunction "RegisterFile:RF|altsyncram:Reg_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "25"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ArquiII.ram0_RegisterFile_878b6b30.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vdj1.tdf
    Info (12023): Found entity 1: altsyncram_vdj1
Info (12130): Elaborated megafunction instantiation "RAM:Memoria|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RAM:Memoria|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ArquiII.ram0_RAM_71b71d9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf
    Info (12023): Found entity 1: altsyncram_vc81
Info (12130): Elaborated megafunction instantiation "ALU:ALU|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ALU:ALU|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Info (12130): Elaborated megafunction instantiation "ALU:ALU|lpm_divide:Div0"
Info (12133): Instantiated megafunction "ALU:ALU|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf
    Info (12023): Found entity 1: lpm_divide_rto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info (12023): Found entity 1: alt_u_div_s5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf
    Info (12023): Found entity 1: lpm_abs_2s9
Info (12130): Elaborated megafunction instantiation "ALU:ALU|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "ALU:ALU|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ulo.tdf
    Info (12023): Found entity 1: lpm_divide_ulo
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ALU:ALU|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "ALU:ALU|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out8"
Info (13014): Ignored 138 buffer(s)
    Info (13016): Ignored 96 CARRY_SUM buffer(s)
    Info (13019): Ignored 42 SOFT buffer(s)
Warning (13012): Latch ALU:ALU|Flag has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:InstruccionRegister|InsOUT[21]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal IR:InstruccionRegister|InsOUT[20]
Warning (13012): Latch ALU:ALU|Resultado[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Warning (13012): Latch ALU:ALU|Resultado[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UnidadDeControl:UnidadControl|WideOr23
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ResetClock"
Info (21057): Implemented 3114 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 228 output pins
    Info (21061): Implemented 2789 logic cells
    Info (21064): Implemented 75 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 609 megabytes
    Info: Processing ended: Mon Nov 27 07:13:14 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


