{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615323988463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615323988463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 18:06:28 2021 " "Processing started: Tue Mar 09 18:06:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615323988463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615323988463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DosificadoTintometrico -c DosificadoTintometrico " "Command: quartus_map --read_settings_files=on --write_settings_files=off DosificadoTintometrico -c DosificadoTintometrico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615323988463 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615323988862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_1ms Clk_1ms Top.v(13) " "Verilog HDL Declaration information at Top.v(13): object \"clk_1ms\" differs only in case from object \"Clk_1ms\" in the same scope" {  } { { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1615323988900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_2ms Clk_2ms Top.v(13) " "Verilog HDL Declaration information at Top.v(13): object \"clk_2ms\" differs only in case from object \"Clk_2ms\" in the same scope" {  } { { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1615323988900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615323988900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615323988900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drv_display.v 1 1 " "Found 1 design units, including 1 entities, in source file drv_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drv_display " "Found entity 1: Drv_display" {  } { { "Drv_display.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Drv_display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_7segmentos " "Found entity 1: Hex_7segmentos" {  } { { "Hex_7segmentos.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Hex_7segmentos.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 Driver_teclado " "Found entity 1: Driver_teclado" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_RGB " "Found entity 1: Memoria_RGB" {  } { { "Memoria_RGB.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Memoria_RGB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtro_rebote.v 1 1 " "Found 1 design units, including 1 entities, in source file filtro_rebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filtro_Rebote " "Found entity 1: Filtro_Rebote" {  } { { "Filtro_Rebote.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Filtro_Rebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615323988916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615323988931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615323988931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615323988931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615323988931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615323988963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Clk_1ms " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Clk_1ms\"" {  } { { "Top.v" "Clk_1ms" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615323988985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Clk_2ms " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Clk_2ms\"" {  } { { "Top.v" "Clk_2ms" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615323988985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Clk_800ms " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Clk_800ms\"" {  } { { "Top.v" "Clk_800ms" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615323988985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver_teclado Driver_teclado:teclado " "Elaborating entity \"Driver_teclado\" for hierarchy \"Driver_teclado:teclado\"" {  } { { "Top.v" "teclado" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615323988985 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver_teclado.v(50) " "Verilog HDL Case Statement information at Driver_teclado.v(50): all case item expressions in this case statement are onehot" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615323988985 "|Top|Driver_teclado:teclado"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver_teclado.v(60) " "Verilog HDL Case Statement information at Driver_teclado.v(60): all case item expressions in this case statement are onehot" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615323988985 "|Top|Driver_teclado:teclado"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver_teclado.v(70) " "Verilog HDL Case Statement information at Driver_teclado.v(70): all case item expressions in this case statement are onehot" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615323988985 "|Top|Driver_teclado:teclado"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver_teclado.v(80) " "Verilog HDL Case Statement information at Driver_teclado.v(80): all case item expressions in this case statement are onehot" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615323988985 "|Top|Driver_teclado:teclado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_RGB Memoria_RGB:memoria " "Elaborating entity \"Memoria_RGB\" for hierarchy \"Memoria_RGB:memoria\"" {  } { { "Top.v" "memoria" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615323988985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drv_display Drv_display:display " "Elaborating entity \"Drv_display\" for hierarchy \"Drv_display:display\"" {  } { { "Top.v" "display" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615323989000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_7segmentos Drv_display:display\|Hex_7segmentos:Decoder " "Elaborating entity \"Hex_7segmentos\" for hierarchy \"Drv_display:display\|Hex_7segmentos:Decoder\"" {  } { { "Drv_display.v" "Decoder" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Drv_display.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615323989000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:timer " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:timer\"" {  } { { "Top.v" "timer" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615323989000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "Top.v" "fsm" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615323989000 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Memoria_RGB.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Memoria_RGB.v" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1615323989502 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1615323989502 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1615323989718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/output_files/DosificadoTintometrico.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/Proyecto-Final-TD1/Final/output_files/DosificadoTintometrico.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1615323989765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615323989903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615323989903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615323989965 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615323989965 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615323989965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615323989965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615323990019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 18:06:30 2021 " "Processing ended: Tue Mar 09 18:06:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615323990019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615323990019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615323990019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615323990019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615323990969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615323990969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 18:06:30 2021 " "Processing started: Tue Mar 09 18:06:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615323990969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615323990969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DosificadoTintometrico -c DosificadoTintometrico " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DosificadoTintometrico -c DosificadoTintometrico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615323990969 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615323991053 ""}
{ "Info" "0" "" "Project  = DosificadoTintometrico" {  } {  } 0 0 "Project  = DosificadoTintometrico" 0 0 "Fitter" 0 0 1615323991053 ""}
{ "Info" "0" "" "Revision = DosificadoTintometrico" {  } {  } 0 0 "Revision = DosificadoTintometrico" 0 0 "Fitter" 0 0 1615323991053 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1615323991138 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DosificadoTintometrico EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"DosificadoTintometrico\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615323991138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615323991169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615323991169 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615323991223 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615323991223 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1615323991423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1615323991423 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1615323991423 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615323991423 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1615323991423 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1615323991423 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1615323991423 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615323991423 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 27 " "No exact pin location assignment(s) for 3 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "motores\[0\] " "Pin motores\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { motores[0] } } } { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { motores[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615323991439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "motores\[1\] " "Pin motores\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { motores[1] } } } { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { motores[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615323991439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "motores\[2\] " "Pin motores\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { motores[2] } } } { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { motores[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615323991439 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1615323991439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DosificadoTintometrico.sdc " "Synopsys Design Constraints File file not found: 'DosificadoTintometrico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615323991539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615323991539 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615323991539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[3\] " "Destination node Clock_Divider:Clk_1ms\|contador\[3\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[4\] " "Destination node Clock_Divider:Clk_1ms\|contador\[4\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[5\] " "Destination node Clock_Divider:Clk_1ms\|contador\[5\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[6\] " "Destination node Clock_Divider:Clk_1ms\|contador\[6\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[7\] " "Destination node Clock_Divider:Clk_1ms\|contador\[7\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[8\] " "Destination node Clock_Divider:Clk_1ms\|contador\[8\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[9\] " "Destination node Clock_Divider:Clk_1ms\|contador\[9\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[11\] " "Destination node Clock_Divider:Clk_1ms\|contador\[11\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[12\] " "Destination node Clock_Divider:Clk_1ms\|contador\[12\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:Clk_1ms\|contador\[13\] " "Destination node Clock_Divider:Clk_1ms\|contador\[13\]" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:Clk_1ms|contador[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1615323991555 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1615323991555 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615323991555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615323991555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615323991555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1615323991555 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615323991555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615323991608 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615323991608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615323991608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615323991608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615323991608 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615323991608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615323991608 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615323991608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615323991624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1615323991624 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615323991624 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1615323991624 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1615323991624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1615323991624 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 6 13 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615323991624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 19 4 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615323991624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615323991624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 23 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615323991624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1615323991624 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1615323991624 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615323991639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615323991967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615323992062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615323992078 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615323992532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615323992532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615323992595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1615323992982 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615323992982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615323993232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1615323993232 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615323993232 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1615323993232 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615323993242 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fila\[0\] 0 " "Pin \"fila\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fila\[1\] 0 " "Pin \"fila\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fila\[2\] 0 " "Pin \"fila\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fila\[3\] 0 " "Pin \"fila\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segmentos\[0\] 0 " "Pin \"segmentos\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segmentos\[1\] 0 " "Pin \"segmentos\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segmentos\[2\] 0 " "Pin \"segmentos\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segmentos\[3\] 0 " "Pin \"segmentos\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segmentos\[4\] 0 " "Pin \"segmentos\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segmentos\[5\] 0 " "Pin \"segmentos\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segmentos\[6\] 0 " "Pin \"segmentos\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable\[0\] 0 " "Pin \"enable\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable\[1\] 0 " "Pin \"enable\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable\[2\] 0 " "Pin \"enable\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[0\] 0 " "Pin \"leds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[1\] 0 " "Pin \"leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[2\] 0 " "Pin \"leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "motores\[0\] 0 " "Pin \"motores\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "motores\[1\] 0 " "Pin \"motores\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "motores\[2\] 0 " "Pin \"motores\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615323993244 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1615323993244 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615323993336 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615323993356 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615323993436 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615323993527 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1615323993547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/output_files/DosificadoTintometrico.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/Proyecto-Final-TD1/Final/output_files/DosificadoTintometrico.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615323993618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615323993834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 18:06:33 2021 " "Processing ended: Tue Mar 09 18:06:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615323993834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615323993834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615323993834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615323993834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615323994636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615323994636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 18:06:34 2021 " "Processing started: Tue Mar 09 18:06:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615323994636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615323994636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DosificadoTintometrico -c DosificadoTintometrico " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DosificadoTintometrico -c DosificadoTintometrico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615323994636 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615323994990 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615323995022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615323995291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 18:06:35 2021 " "Processing ended: Tue Mar 09 18:06:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615323995291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615323995291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615323995291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615323995291 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615323995856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615323996247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 18:06:35 2021 " "Processing started: Tue Mar 09 18:06:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615323996247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615323996247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DosificadoTintometrico -c DosificadoTintometrico " "Command: quartus_sta DosificadoTintometrico -c DosificadoTintometrico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615323996247 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1615323996335 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615323996481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1615323996513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1615323996513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DosificadoTintometrico.sdc " "Synopsys Design Constraints File file not found: 'DosificadoTintometrico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1615323996613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1615323996613 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996613 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Divider:Clk_1ms\|contador\[10\] Clock_Divider:Clk_1ms\|contador\[10\] " "create_clock -period 1.000 -name Clock_Divider:Clk_1ms\|contador\[10\] Clock_Divider:Clk_1ms\|contador\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996613 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Divider:Clk_800ms\|contador\[10\] Clock_Divider:Clk_800ms\|contador\[10\] " "create_clock -period 1.000 -name Clock_Divider:Clk_800ms\|contador\[10\] Clock_Divider:Clk_800ms\|contador\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996613 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Divider:Clk_2ms\|contador\[10\] Clock_Divider:Clk_2ms\|contador\[10\] " "create_clock -period 1.000 -name Clock_Divider:Clk_2ms\|contador\[10\] Clock_Divider:Clk_2ms\|contador\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996613 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996613 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1615323996613 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1615323996613 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1615323996629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.906 " "Worst-case setup slack is -5.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.906      -404.634 clk  " "   -5.906      -404.634 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.186       -40.210 Clock_Divider:Clk_800ms\|contador\[10\]  " "   -4.186       -40.210 Clock_Divider:Clk_800ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.102       -36.838 Clock_Divider:Clk_1ms\|contador\[10\]  " "   -2.102       -36.838 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015        -0.026 Clock_Divider:Clk_2ms\|contador\[10\]  " "   -0.015        -0.026 Clock_Divider:Clk_2ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.307 " "Worst-case hold slack is -3.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.307        -6.614 Clock_Divider:Clk_800ms\|contador\[10\]  " "   -3.307        -6.614 Clock_Divider:Clk_800ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927       -60.183 clk  " "   -1.927       -60.183 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 Clock_Divider:Clk_1ms\|contador\[10\]  " "    0.499         0.000 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 Clock_Divider:Clk_2ms\|contador\[10\]  " "    0.499         0.000 Clock_Divider:Clk_2ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.345 " "Worst-case recovery slack is -3.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.345       -60.198 Clock_Divider:Clk_1ms\|contador\[10\]  " "   -3.345       -60.198 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.077 " "Worst-case removal slack is 4.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.077         0.000 Clock_Divider:Clk_1ms\|contador\[10\]  " "    4.077         0.000 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -134.017 clk  " "   -1.941      -134.017 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -43.036 Clock_Divider:Clk_1ms\|contador\[10\]  " "   -0.742       -43.036 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -16.324 Clock_Divider:Clk_800ms\|contador\[10\]  " "   -0.742       -16.324 Clock_Divider:Clk_800ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.968 Clock_Divider:Clk_2ms\|contador\[10\]  " "   -0.742        -2.968 Clock_Divider:Clk_2ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996666 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1615323996914 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1615323996914 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1615323996929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.016 " "Worst-case setup slack is -1.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.016       -68.754 clk  " "   -1.016       -68.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701        -5.089 Clock_Divider:Clk_800ms\|contador\[10\]  " "   -0.701        -5.089 Clock_Divider:Clk_800ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090        -0.540 Clock_Divider:Clk_1ms\|contador\[10\]  " "   -0.090        -0.540 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639         0.000 Clock_Divider:Clk_2ms\|contador\[10\]  " "    0.639         0.000 Clock_Divider:Clk_2ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.194 " "Worst-case hold slack is -1.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194       -48.163 clk  " "   -1.194       -48.163 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782        -1.562 Clock_Divider:Clk_800ms\|contador\[10\]  " "   -0.782        -1.562 Clock_Divider:Clk_800ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock_Divider:Clk_1ms\|contador\[10\]  " "    0.215         0.000 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock_Divider:Clk_2ms\|contador\[10\]  " "    0.215         0.000 Clock_Divider:Clk_2ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.502 " "Worst-case recovery slack is -0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502        -9.024 Clock_Divider:Clk_1ms\|contador\[10\]  " "   -0.502        -9.024 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.380 " "Worst-case removal slack is 1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.380         0.000 Clock_Divider:Clk_1ms\|contador\[10\]  " "    1.380         0.000 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -90.380 clk  " "   -1.380       -90.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -29.000 Clock_Divider:Clk_1ms\|contador\[10\]  " "   -0.500       -29.000 Clock_Divider:Clk_1ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -11.000 Clock_Divider:Clk_800ms\|contador\[10\]  " "   -0.500       -11.000 Clock_Divider:Clk_800ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 Clock_Divider:Clk_2ms\|contador\[10\]  " "   -0.500        -2.000 Clock_Divider:Clk_2ms\|contador\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615323996998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615323996998 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1615323997199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1615323997246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1615323997246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615323997368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 18:06:37 2021 " "Processing ended: Tue Mar 09 18:06:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615323997368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615323997368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615323997368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615323997368 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615323997970 ""}
