#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Dec  3 14:35:48 2017
# Process ID: 1442
# Current directory: /home/jaruiz/dev/projects/github/light52/syn/zybo_vivado
# Command line: vivado -mode batch -source ./build.tcl
# Log file: /home/jaruiz/dev/projects/github/light52/syn/zybo_vivado/vivado.log
# Journal file: /home/jaruiz/dev/projects/github/light52/syn/zybo_vivado/vivado.jou
#-----------------------------------------------------------
source ./build.tcl
# set PROJECT_NAME    "zybo_demo"
# set RTL_DIR         "../../vhdl"
# set BOARD_DIR       "../../boards/zybo"
# set OBJ_CODE_DIR    "../../test/cpu_test"
# set VHDL_FILES [list \
#     "$RTL_DIR/light52_pkg.vhdl" \
#     "$RTL_DIR/light52_ucode_pkg.vhdl" \
#     "$OBJ_CODE_DIR/obj_code_pkg.vhdl" \
#     "$RTL_DIR/light52_muldiv.vhdl" \
#     "$RTL_DIR/light52_alu.vhdl" \
#     "$RTL_DIR/light52_cpu.vhdl" \
#     "$RTL_DIR/light52_timer.vhdl" \
#     "$RTL_DIR/light52_uart.vhdl" \
#     "$RTL_DIR/light52_mcu.vhdl" \
#     "$BOARD_DIR/zybo_top.vhdl" \
# ]
# set XDC_FILES [list \
#     "$BOARD_DIR/constraints/vivado-zybo.xdc" \
# ]
# set outputDir ./$PROJECT_NAME
# file mkdir $outputDir
# read_vhdl   $VHDL_FILES
ERROR: [Common 17-69] Command failed: File '/home/jaruiz/dev/projects/github/light52/boards/zybo/zybo_top.vhdl' does not exist
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 14:36:04 2017...
