
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003538                       # Number of seconds simulated
sim_ticks                                  3538334238                       # Number of ticks simulated
final_tick                               533102714175                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 322033                       # Simulator instruction rate (inst/s)
host_op_rate                                   417250                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287839                       # Simulator tick rate (ticks/s)
host_mem_usage                               16943104                       # Number of bytes of host memory used
host_seconds                                 12292.76                       # Real time elapsed on the host
sim_insts                                  3958671184                       # Number of instructions simulated
sim_ops                                    5129152879                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        89088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       109824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        38912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        51712                       # Number of bytes read from this memory
system.physmem.bytes_read::total               296192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       237568                       # Number of bytes written to this memory
system.physmem.bytes_written::total            237568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          696                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          858                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          304                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          404                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2314                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1856                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1856                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       397927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25177949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       506453                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31038334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       506453                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10997265                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       470278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14614787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83709446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       397927                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       506453                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       506453                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       470278                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1881111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67141198                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67141198                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67141198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       397927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25177949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       506453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31038334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       506453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10997265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       470278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14614787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              150850644                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8485215                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112718                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555131                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203180                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1260843                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203397                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314750                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8864                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3204190                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17081012                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112718                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518147                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3665448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086977                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        650243                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566177                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79968                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8400614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.499451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.340425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4735166     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366724      4.37%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318404      3.79%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342465      4.08%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299131      3.56%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155621      1.85%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101288      1.21%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270877      3.22%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1810938     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8400614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366840                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013032                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372932                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       607153                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3484518                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56108                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879894                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507935                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          999                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20255805                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6305                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879894                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541342                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         262671                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        70427                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3368820                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       277452                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19563859                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          617                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        173789                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76362                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27165977                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91208402                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91208402                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10358995                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3303                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           739112                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1941117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25876                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       268079                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18437773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3303                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14784605                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29038                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6159848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18824900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8400614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.913803                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2985478     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1796662     21.39%     56.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1169677     13.92%     70.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760840      9.06%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       764519      9.10%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       440817      5.25%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       340499      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        76062      0.91%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66060      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8400614                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108337     68.98%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21346     13.59%     82.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27366     17.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12148152     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200856      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580350     10.69%     94.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853650      5.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14784605                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742396                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157054                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010623                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38155914                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24601049                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14366360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14941659                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        25742                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711914                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228722                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879894                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         189260                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16614                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18441076                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1941117                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008622                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1705                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237896                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14523499                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485671                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       261104                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313758                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057818                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828087                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711624                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14380932                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14366360                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9365032                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26154533                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693105                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358065                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6202121                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205314                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7520720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627414                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2995566     39.83%     39.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2043087     27.17%     67.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836308     11.12%     78.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428187      5.69%     83.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366702      4.88%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179086      2.38%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198232      2.64%     93.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100983      1.34%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372569      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7520720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372569                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25589599                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37763740                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  84601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848522                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848522                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178521                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178521                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65583740                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19692741                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19008205                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8485215                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3130041                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2730474                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199729                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1555374                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1495740                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226467                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6451                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3669322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17397240                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3130041                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1722207                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3587633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         980426                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        382506                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1808952                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8419049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.383463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.179502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4831416     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          180076      2.14%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328465      3.90%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          308254      3.66%     67.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495748      5.89%     72.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          511326      6.07%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124396      1.48%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96222      1.14%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1543146     18.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8419049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368882                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.050300                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3785979                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       370136                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3470045                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14119                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        778769                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       346849                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          801                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19491362                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1533                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        778769                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3947887                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         108894                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45495                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3319993                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       218010                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18965448                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75810                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        85134                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25219228                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86370878                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86370878                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16359296                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8859892                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2243                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           594128                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2884122                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       640342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10698                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       211294                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17938650                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15106919                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20503                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5423761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14928271                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8419049                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.794374                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842803                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2897208     34.41%     34.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1578145     18.74%     53.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1367392     16.24%     69.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       844604     10.03%     79.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       879811     10.45%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       517053      6.14%     96.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230615      2.74%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61789      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42432      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8419049                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60611     66.78%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18939     20.87%     87.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11209     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11870867     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120685      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1104      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2570424     17.01%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       543839      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15106919                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.780381                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90759                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006008                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38744145                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23364663                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14617619                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15197678                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37575                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       830486                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       157469                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        778769                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52284                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5592                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17940858                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21706                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2884122                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       640342                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224263                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14825933                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2470473                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280982                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3000626                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2239427                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            530153                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.747267                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14633873                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14617619                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8987791                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22029189                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722716                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407995                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10947834                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12462399                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5478516                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200043                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7640280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.317871                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3479337     45.54%     45.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1642024     21.49%     67.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       908759     11.89%     78.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311960      4.08%     83.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298469      3.91%     86.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124814      1.63%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       327457      4.29%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95391      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       452069      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7640280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10947834                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12462399                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2536504                       # Number of memory references committed
system.switch_cpus1.commit.loads              2053631                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1948065                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10886893                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170445                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       452069                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25129126                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36661291                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  66166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10947834                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12462399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10947834                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.775059                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.775059                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.290225                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.290225                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68525362                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19190774                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20034011                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2204                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8485215                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3145933                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2566240                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211745                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1333490                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1228174                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338787                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9545                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3147804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17286778                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3145933                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1566961                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3839705                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1122685                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        515812                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1553844                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102528                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8411697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4571992     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          253532      3.01%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          475211      5.65%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470986      5.60%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          292742      3.48%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          232426      2.76%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147668      1.76%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          136646      1.62%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1830494     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8411697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370755                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037282                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3284584                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       509521                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3686885                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22565                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        908135                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       530153                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20740004                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        908135                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3524611                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         100858                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        82867                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3464907                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       330313                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19987151                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        136950                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       101708                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28057288                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93246836                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93246836                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17307487                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10749774                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3539                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           925379                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1855201                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       941952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11819                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       378787                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18837440                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14980974                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29050                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6399885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19600864                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8411697                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780969                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.893293                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2875551     34.19%     34.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1813813     21.56%     55.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1238764     14.73%     70.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       791036      9.40%     79.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       826899      9.83%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       404001      4.80%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       315923      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72294      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73416      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8411697                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93392     72.42%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18220     14.13%     86.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17338     13.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12533612     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201179      1.34%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1449473      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       795005      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14980974                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765539                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128950                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008608                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38531644                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25240773                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14639524                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15109924                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47025                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       726522                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          183                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       226872                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        908135                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          52959                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9198                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18840855                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1855201                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       941952                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       250149                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14783118                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1383471                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       197855                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2160518                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2094854                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            777047                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742221                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14644359                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14639524                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9332122                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26783453                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725298                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348429                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10080766                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12412764                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6428136                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214083                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7503562                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654250                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146778                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2843247     37.89%     37.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2102956     28.03%     65.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       874392     11.65%     77.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       434562      5.79%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       436084      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       176902      2.36%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       179875      2.40%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95110      1.27%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       360434      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7503562                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10080766                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12412764                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1843756                       # Number of memory references committed
system.switch_cpus2.commit.loads              1128676                       # Number of loads committed
system.switch_cpus2.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1791652                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11183012                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256026                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       360434                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25984028                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38590545                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  73518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10080766                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12412764                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10080766                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841723                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841723                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188039                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188039                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66410849                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20335854                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19048160                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8485215                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3126260                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2546007                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209845                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1331999                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1229327                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320625                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9328                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3452190                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17081632                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3126260                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1549952                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3587430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1075340                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        503554                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1687460                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8405207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.503150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4817777     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192751      2.29%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253217      3.01%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          378392      4.50%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368792      4.39%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          280712      3.34%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          166359      1.98%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          249406      2.97%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1697801     20.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8405207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368436                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.013105                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3567191                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       492019                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3456728                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27445                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        861823                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       527472                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20429903                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        861823                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3757775                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102549                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       112917                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3289202                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       280935                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19828392                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           81                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        121559                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            9                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27632115                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92338774                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92338774                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17144517                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10487571                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4136                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2335                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           797320                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1837725                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971606                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18783                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       379423                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18423213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3965                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14819674                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28197                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6010017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18311293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          617                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8405207                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763154                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893580                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2885022     34.32%     34.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1862081     22.15%     56.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1216567     14.47%     70.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       811904      9.66%     80.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       759854      9.04%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407521      4.85%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       298421      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        89496      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74341      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8405207                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72730     69.64%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14906     14.27%     83.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16795     16.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12335566     83.24%     83.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209269      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1674      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1463803      9.88%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       809362      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14819674                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.746529                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104431                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007047                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38177180                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24437277                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14403218                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14924105                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50482                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       706129                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          257                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246325                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        861823                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60078                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9781                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18427183                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127602                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1837725                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971606                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2291                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128119                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246789                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14536784                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1378310                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       282887                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2170933                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2036018                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            792623                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.713190                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14407267                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14403218                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9253174                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25987176                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.697449                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356067                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10040675                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12341224                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6085965                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213091                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7543384                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636033                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149716                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2879227     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2184832     28.96%     67.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       799980     10.61%     77.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459362      6.09%     83.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384598      5.10%     88.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       199333      2.64%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       182201      2.42%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80725      1.07%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       373126      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7543384                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10040675                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12341224                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1856872                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131593                       # Number of loads committed
system.switch_cpus3.commit.membars               1674                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1770220                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11123866                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251864                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       373126                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25597447                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37716693                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  80008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10040675                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12341224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10040675                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.845084                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.845084                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.183314                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.183314                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65414139                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19898274                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18867259                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3348                       # number of misc regfile writes
system.l2.replacements                           2314                       # number of replacements
system.l2.tagsinuse                      131071.960268                       # Cycle average of tags in use
system.l2.total_refs                          1806031                       # Total number of references to valid blocks.
system.l2.sampled_refs                         133386                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.539884                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         37263.620529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.966262                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    373.796938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.165979                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    464.172529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.977162                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    153.426136                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970641                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    218.444711                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          29940.475608                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            116.304634                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          21573.265825                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          17476.411434                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          23437.961881                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.284299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000100                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003541                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001171                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001667                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.228428                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000887                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.164591                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.133334                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.178817                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9118                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4526                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3708                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4714                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22067                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7363                       # number of Writeback hits
system.l2.Writeback_hits::total                  7363                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9118                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3708                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4714                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22067                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9118                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4526                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3708                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4714                       # number of overall hits
system.l2.overall_hits::total                   22067                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          696                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          858                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          304                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          404                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2314                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          696                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          858                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          404                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2314                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          696                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          858                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          304                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          404                       # number of overall misses
system.l2.overall_misses::total                  2314                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       480158                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     31812485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       656813                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     39447203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       595747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     14114226                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       526548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     18265569                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       105898749                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       480158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     31812485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       656813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     39447203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       595747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     14114226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       526548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     18265569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        105898749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       480158                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     31812485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       656813                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     39447203                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       595747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     14114226                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       526548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     18265569                       # number of overall miss cycles
system.l2.overall_miss_latency::total       105898749                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9814                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5384                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24381                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7363                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7363                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9814                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5384                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24381                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9814                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5384                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24381                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.070919                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.159361                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.075773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.078937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.094910                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.070919                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.159361                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.075773                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.078937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094910                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.070919                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.159361                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.075773                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.078937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094910                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43650.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45707.593391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46915.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45975.761072                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46428.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 40503.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45211.804455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45764.368626                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43650.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45707.593391                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46915.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45975.761072                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46428.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 40503.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45211.804455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45764.368626                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43650.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45707.593391                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46915.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45975.761072                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46428.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 40503.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45211.804455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45764.368626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1856                       # number of writebacks
system.l2.writebacks::total                      1856                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          696                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          858                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          404                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2314                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2314                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       417378                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     27772838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       575715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     34467665                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       515688                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     12367948                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       451147                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     15918521                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     92486900                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       417378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     27772838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       575715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     34467665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       515688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     12367948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       451147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     15918521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     92486900                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       417378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     27772838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       575715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     34467665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       515688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     12367948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       451147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     15918521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     92486900                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.070919                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.159361                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.075773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.078937                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.094910                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.070919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.159361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.075773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.078937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.070919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.159361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.075773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.078937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094910                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37943.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39903.502874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41122.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40172.103730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36834.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40684.039474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 34703.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39402.279703                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39968.409680                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37943.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39903.502874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41122.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40172.103730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36834.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40684.039474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 34703.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39402.279703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39968.409680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37943.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39903.502874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41122.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40172.103730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36834.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40684.039474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 34703.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39402.279703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39968.409680                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.966242                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573827                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817738.343013                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.966242                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566166                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566166                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566166                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566166                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566166                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566166                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       540528                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       540528                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       540528                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       540528                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       540528                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       540528                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566177                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566177                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566177                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566177                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566177                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566177                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49138.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49138.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49138.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49138.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49138.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49138.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       500828                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       500828                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       500828                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       500828                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       500828                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       500828                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45529.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45529.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45529.818182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45529.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45529.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45529.818182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9814                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470340                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10070                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17325.753724                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.908615                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.091385                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898081                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101919                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168586                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945268                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945268                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945268                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945268                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37674                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37674                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37684                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37684                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37684                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37684                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    969725458                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    969725458                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       197987                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       197987                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    969923445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    969923445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    969923445                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    969923445                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982952                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982952                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982952                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982952                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031232                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031232                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019004                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019004                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25739.912353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25739.912353                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 19798.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 19798.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25738.335766                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25738.335766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25738.335766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25738.335766                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1876                       # number of writebacks
system.cpu0.dcache.writebacks::total             1876                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27860                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27860                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27870                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27870                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27870                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27870                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9814                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9814                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9814                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9814                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9814                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9814                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    130060156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    130060156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    130060156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    130060156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    130060156                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    130060156                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008136                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008136                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004949                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004949                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13252.512329                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13252.512329                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13252.512329                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13252.512329                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13252.512329                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13252.512329                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.164082                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913274925                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685009.086716                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.164082                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022699                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.867250                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1808935                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1808935                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1808935                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1808935                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1808935                       # number of overall hits
system.cpu1.icache.overall_hits::total        1808935                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       781167                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       781167                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       781167                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       781167                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       781167                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       781167                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1808952                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1808952                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1808952                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1808952                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1808952                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1808952                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        45951                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        45951                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        45951                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        45951                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        45951                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        45951                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       704714                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       704714                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       704714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       704714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       704714                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       704714                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46980.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46980.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46980.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46980.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46980.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46980.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5384                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207691892                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5640                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36824.803546                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   200.016465                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    55.983535                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.781314                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.218686                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2239817                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2239817                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       480667                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        480667                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1102                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1102                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1102                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2720484                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2720484                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2720484                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2720484                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14663                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14663                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14663                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14663                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14663                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14663                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    447062506                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    447062506                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    447062506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    447062506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    447062506                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    447062506                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2254480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2254480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       480667                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       480667                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2735147                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2735147                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2735147                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2735147                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006504                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006504                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005361                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005361                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005361                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005361                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30489.156789                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30489.156789                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30489.156789                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30489.156789                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30489.156789                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30489.156789                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1943                       # number of writebacks
system.cpu1.dcache.writebacks::total             1943                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9279                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9279                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9279                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5384                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5384                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5384                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     78057616                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     78057616                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     78057616                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     78057616                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     78057616                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     78057616                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001968                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001968                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14498.071322                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14498.071322                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14498.071322                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14498.071322                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14498.071322                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14498.071322                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977132                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004513701                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169576.028078                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977132                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022399                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1553827                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1553827                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1553827                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1553827                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1553827                       # number of overall hits
system.cpu2.icache.overall_hits::total        1553827                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1553844                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1553844                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1553844                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1553844                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1553844                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1553844                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4012                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153870261                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36052.076148                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.907972                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.092028                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862922                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137078                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1055353                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1055353                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       711732                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        711732                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1706                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1767085                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1767085                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1767085                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1767085                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10534                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10534                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10534                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10534                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10534                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10534                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    289408453                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    289408453                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    289408453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    289408453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    289408453                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    289408453                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1065887                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1065887                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       711732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       711732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1777619                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1777619                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1777619                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1777619                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009883                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009883                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005926                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005926                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005926                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005926                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27473.747200                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27473.747200                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27473.747200                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27473.747200                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27473.747200                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27473.747200                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1014                       # number of writebacks
system.cpu2.dcache.writebacks::total             1014                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6522                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6522                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6522                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6522                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6522                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6522                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     44625076                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     44625076                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     44625076                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     44625076                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     44625076                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     44625076                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11122.900299                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11122.900299                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 11122.900299                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11122.900299                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 11122.900299                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11122.900299                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970617                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004910865                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026029.969758                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970617                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1687444                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1687444                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1687444                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1687444                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1687444                       # number of overall hits
system.cpu3.icache.overall_hits::total        1687444                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       699881                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       699881                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       699881                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       699881                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       699881                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       699881                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1687460                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1687460                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1687460                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1687460                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1687460                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1687460                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43742.562500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43742.562500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43742.562500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43742.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43742.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43742.562500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       548034                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       548034                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       548034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       548034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       548034                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       548034                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42156.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 42156.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 42156.461538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 42156.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 42156.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 42156.461538                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5118                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158242949                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5374                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29446.026982                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.194324                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.805676                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883572                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116428                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1048789                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1048789                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721575                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721575                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1750                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1750                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1674                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1674                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1770364                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1770364                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1770364                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1770364                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13161                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13161                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          253                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          253                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13414                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13414                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13414                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13414                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    352009096                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    352009096                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     12577232                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     12577232                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    364586328                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    364586328                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    364586328                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    364586328                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1061950                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1061950                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1783778                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1783778                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1783778                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1783778                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012393                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012393                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000350                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000350                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007520                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007520                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007520                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007520                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26746.379151                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26746.379151                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 49712.379447                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49712.379447                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 27179.538393                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27179.538393                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27179.538393                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27179.538393                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        26143                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 13071.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2530                       # number of writebacks
system.cpu3.dcache.writebacks::total             2530                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8043                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8043                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8296                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8296                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8296                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8296                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5118                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5118                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5118                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5118                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5118                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5118                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     63583509                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     63583509                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     63583509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     63583509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     63583509                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     63583509                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002869                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002869                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002869                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002869                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12423.507034                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12423.507034                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12423.507034                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12423.507034                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12423.507034                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12423.507034                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
