<def f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='310' type='bool llvm::ScheduleDAGMI::hasVRegLiveness() const'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='436' c='_ZNK4llvm17ScheduleDAGMILive15hasVRegLivenessEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='309'>/// Return true if this DAG supports VReg liveness and RegPressure.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='149' u='c' c='_ZNK4llvm16ARMBaseInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE'/>
