{"vcs1":{"timestamp_begin":1699776214.356423997, "rt":1.54, "ut":0.36, "st":0.22}}
{"vcselab":{"timestamp_begin":1699776215.962858883, "rt":1.10, "ut":0.23, "st":0.16}}
{"link":{"timestamp_begin":1699776217.133777329, "rt":0.32, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699776213.758725399}
{"VCS_COMP_START_TIME": 1699776213.758725399}
{"VCS_COMP_END_TIME": 1699776246.035874269}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=67.3 +notimingchecks"}
{"vcs1": {"peak_mem": 331428}}
{"stitch_vcselab": {"peak_mem": 223480}}
