/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10M08SAU169) Path("C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/latches/quartus_project/output_files/") File("latches.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
