TMA,Version,4.21-public,,,,,,,,,,,,,,,,,,,,,,,,,4.204,,
.,,,,,,,Server,,,Server,Server,,Server,,Server,,Server,,Server,,Server,,,,,,,,
Key,Level1,Level2,Level3,Level4,TGL,RKL,ICX,ICL,CNL,CPX,CLX,KBLR/CFL/CML,SKX,SKL/KBL,BDX,BDW/BDW-DE,HSX,HSW,IVT,IVB,JKT/SNB-EP,SNB,Locate-with,Count Domain,Metric Description,Threshold,Version,Metric Group,Metric Max
FE,Frontend_Bound,,,,,,,PERF_METRICS.FRONTEND_BOUND / #PERF_METRICS_SUM - INT_MISC.UOP_DROPPING / SLOTS,,,,,,,,,,,,,,IDQ_UOPS_NOT_DELIVERED.CORE / SLOTS,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? #NA : FRONTEND_RETIRED.LATENCY_GE_4_PS,Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-operations (uops). Ideally the Frontend can issue Machine_Width uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound.,> 0.2,4.1,TmaL1,
FE,,Fetch_Latency,,,,,,( #Pipeline_Width * IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE - INT_MISC.UOP_DROPPING ) / SLOTS,,,,,,#Pipeline_Width * IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE / SLOTS,,#Pipeline_Width * IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE / SLOTS,,,,,,#Pipeline_Width * #Frontend_Latency_Cycles / SLOTS,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? RS_EVENTS.EMPTY_END : FRONTEND_RETIRED.LATENCY_GE_16_PS;FRONTEND_RETIRED.LATENCY_GE_8_PS,Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues.  For example; instruction-cache misses; iTLB misses or fetch stalls after a branch misprediction are categorized under Frontend Latency. In such cases; the Frontend eventually delivers no uops for some period.,> 0.15 & P,4.3,Frontend;TmaL2,
FE,,,ICache_Misses,,,,,,ICACHE_16B.IFDATA_STALL / CLKS,,,,,( ICACHE_16B.IFDATA_STALL + 2 * ICACHE_16B.IFDATA_STALL:c1:e1 ) / CLKS,,,,ICACHE.IFDATA_STALL / CLKS,,ICACHE.IFETCH_STALL / CLKS - ITLB_Misses,,#NA,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? #NA : FRONTEND_RETIRED.L2_MISS_PS;FRONTEND_RETIRED.L1I_MISS_PS,Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses.,> 0.05 & P,4,FetchLat;IcMiss,
FE,,,ITLB_Misses,,,,,,,,,,,ICACHE_64B.IFTAG_STALL / CLKS,,,,,,,,#ITLB_Miss_Cycles / CLKS,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? ITLB_MISSES.WALK_COMPLETED : FRONTEND_RETIRED.STLB_MISS_PS;FRONTEND_RETIRED.ITLB_MISS_PS,Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses.,> 0.05 & P,3.2,FetchLat;MemoryTLB,
FE,,,Branch_Resteers,,,,,,,,,,,( INT_MISC.CLEAR_RESTEER_CYCLES + #BAClear_Cost * BACLEARS.ANY ) / CLKS,,,,,,,,#BAClear_Cost * ( BR_MISP_RETIRED.ALL_BRANCHES_PS + MACHINE_CLEARS.COUNT + BACLEARS.ANY ) / CLKS,BR_MISP_RETIRED.ALL_BRANCHES_PS,Clocks_Estimated,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers. Branch Resteers estimates the Frontend delay in fetching operations from corrected path; following all sorts of miss-predicted branches. For example; branchy code with lots of miss-predictions might get categorized under Branch Resteers. Note the value of this node may overlap with its siblings.,> 0.05 & P; ~overlap,3.3,BadSpec;FetchLat,
FE,,,DSB_Switches,,,,,,,,,,,,,,,,,,,DSB2MITE_SWITCHES.PENALTY_CYCLES / CLKS,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? #NA : FRONTEND_RETIRED.DSB_MISS_PS,Clocks,This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines. The DSB (decoded i-cache; introduced with the Sandy Bridge microarchitecture) pipeline has shorter latency and delivered higher bandwidth than the MITE (legacy instruction decode pipeline). Switching between the two pipelines can cause penalties. This metric estimates when such penalty can be exposed. Optimizing for better DSB hit rate may be considered.,> 0.05 & P,3.6,DSB;FetchLat,
FE,,,MS_Switches,,,,,,,,,,,,,,,,,,,#MS_Switches_Cost * IDQ.MS_SWITCHES / CLKS,IDQ.MS_SWITCHES,Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB (decoded i-cache) or MITE (legacy instruction decode) pipelines. Certain operations cannot be handled natively by the execution pipeline; and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uop flows required by CISC instructions like CPUID; or uncommon conditions like Floating Point Assists when dealing with Denormals.,> 0.05 & P; $issueMS; $issueSO,4,FetchLat;MicroSeq,
FE,,Fetch_Bandwidth,,,,,,"max( 0 , Frontend_Bound - Fetch_Latency )",,,,,,,,,,,,,,Frontend_Bound - Fetch_Latency,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? #NA : FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1_PS;FRONTEND_RETIRED.LATENCY_GE_1_PS;FRONTEND_RETIRED.LATENCY_GE_2_PS,Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues.  For example; inefficiencies at the instruction decoders; or code restrictions for caching in the DSB (decoded uops cache) are categorized under Frontend Bandwidth. In such cases; the Frontend typically delivers non-optimal amount of uops to the Backend (less than four).,> 0.1 & P & (#HighIPC > 0); $issueFB,4.2,FetchBW;Frontend;TmaL2,
FE,,,MITE,,,,,( IDQ.MITE_CYCLES_ANY - IDQ.MITE_CYCLES_OK ) / CORE_CLKS / 2,,,,,,,,,,,,( IDQ.ALL_MITE_CYCLES_ANY_UOPS - IDQ.ALL_MITE_CYCLES_4_UOPS ) / CORE_CLKS / 2,,,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? #NA : FRONTEND_RETIRED.DSB_MISS_PS,Slots_Estimated,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline). This pipeline is used for code that was not pre-cached in the DSB or LSD. For example; inefficiencies in the instruction decoders are categorized here.,> 0.15 & P,4.2,FetchBW,
FE,,,DSB,,,,,( IDQ.DSB_CYCLES_ANY  - IDQ.DSB_CYCLES_OK ) / CORE_CLKS / 2,,,,,,,,,,,,( IDQ.ALL_DSB_CYCLES_ANY_UOPS - IDQ.ALL_DSB_CYCLES_4_UOPS ) / CORE_CLKS / 2,,,,Slots_Estimated,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline.  For example; inefficient utilization of the DSB cache structure or bank conflict when reading from it; are categorized here.,> 0.15 & P,4.2,DSB;FetchBW,
FE,,,LSD,,,,,( LSD.CYCLES_ACTIVE - LSD.CYCLES_OK ) / CORE_CLKS / 2,,,,( LSD.CYCLES_ACTIVE - LSD.CYCLES_4_UOPS ) / CORE_CLKS / 2,,,,,,,,,,#NA,,Slots_Estimated,This metric represents Core fraction of cycles in which CPU was likely limited due to LSD (Loop Stream Detector) unit.  LSD typically does well sustaining Uop supply. However; in some rare cases; optimal uop-delivery could not be reached for small loops whose size (in terms of number of uops) does not suit well the LSD structure.,> 0.15 & P,4.2,FetchBW;LSD,
BAD,Bad_Speculation,,,,,,,"max( 1 - ( Frontend_Bound + Backend_Bound + Retiring ) , 0 )",( UOPS_ISSUED.ANY - #Retired_Slots + #Pipeline_Width * INT_MISC.ALL_RECOVERY_CYCLES ) / SLOTS,,,,,,,,,,,,,( UOPS_ISSUED.ANY - #Retired_Slots + #Pipeline_Width * #Recovery_Cycles ) / SLOTS,#NA,Slots,This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example.,> 0.15,4.1,BadSpec;TmaL1,
BAD,,Branch_Mispredicts,,,,,,,,,,,,,,,,,,,,#Mispred_Clears_Fraction * Bad_Speculation,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX/SKL/KBL/KBLR/CFL/SKX/CLX/CPX/CNL ? BR_MISP_RETIRED.ALL_BRANCHES_PS : TOPDOWN.BR_MISPREDICT_SLOTS,Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction.  These slots are either wasted by uops fetched from an incorrectly speculated program path; or stalls when the out-of-order part of the machine needs to recover its state from a speculative path.,> 0.05 & P; $issueBM,4.2,BadSpec;BrMispredicts;TmaL2,
BAD,,Machine_Clears,,,,,,"max( 0 , Bad_Speculation - Branch_Mispredicts )",,,,,,,,,,,,,,Bad_Speculation - Branch_Mispredicts,MACHINE_CLEARS.COUNT,Slots,This metric represents fraction of slots the CPU has wasted due to Machine Clears.  These slots are either wasted by uops fetched prior to the clear; or stalls the out-of-order portion of the machine needs to recover its state after the clear. For example; this can happen due to memory ordering Nukes (e.g. Memory Disambiguation) or Self-Modifying-Code (SMC) nukes.,> 0.05 & P; $issueMC,4.1,BadSpec;MachineClears;TmaL2,
BE,Backend_Bound,,,,,,,PERF_METRICS.BACKEND_BOUND / #PERF_METRICS_SUM + ( #Pipeline_Width * INT_MISC.RECOVERY_CYCLES:c1:e1 ) / SLOTS,,,,,,1 - Frontend_Bound - ( UOPS_ISSUED.ANY + #Pipeline_Width * #Recovery_Cycles ) / SLOTS,,,,,,,,1 - ( Frontend_Bound + Bad_Speculation + Retiring ),SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX/SKL/KBL/KBLR/CFL/SKX/CLX/CPX/CNL ? #NA : TOPDOWN.BACKEND_BOUND_SLOTS,Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound.,> 0.2,4.2,TmaL1,
BE/Mem,,Memory_Bound,,,,,,,,,,,,,,,,,,,,#Memory_Bound_Fraction * Backend_Bound,#NA,Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck.  Memory Bound estimates fraction of slots where pipeline is likely stalled due to demand load or store instructions. This accounts mainly for (1) non-completed in-flight memory demand loads which coincides with execution units starvation; in addition to (2) cases where stores could impose backpressure on the pipeline when many of them get buffered at the same time (less common out of the two).,> 0.2 & P,4.1,Backend;TmaL2,
BE/Mem,,,L1_Bound,,,,,,,,,,,,,"max( ( CYCLE_ACTIVITY.STALLS_MEM_ANY - CYCLE_ACTIVITY.STALLS_L1D_MISS ) / CLKS , 0 )",,,,"max( ( #STALLS_MEM_ANY - CYCLE_ACTIVITY.STALLS_L1D_PENDING ) / CLKS , 0 )",,#NA,SNB/JKT ? #NA : IVB/IVT/HSW/HSX/BDW/BDX ? MEM_LOAD_UOPS_RETIRED.L1_HIT_PS;MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS : MEM_LOAD_RETIRED.L1_HIT_PS;MEM_LOAD_RETIRED.FB_HIT_PS,Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache.  The L1 data cache typically has the shortest latency.  However; in certain cases like loads blocked on older stores; a load might suffer due to high latency even though it is being satisfied by the L1. Another example is loads who miss in the TLB. These cases are characterized by execution unit stalls; while some non-completed demand load lives in the machine without having that demand load missing the L1 cache.,(> 0.1 & P); $issueL1,4.1,CacheMisses;MemoryBound;TmaL3mem,
BE/Mem,,,,DTLB_Load,,,,,,,,,,"min( #Mem_STLB_Hit_Cost * DTLB_LOAD_MISSES.STLB_HIT + DTLB_LOAD_MISSES.WALK_ACTIVE , max( CYCLE_ACTIVITY.CYCLES_MEM_ANY - CYCLE_ACTIVITY.CYCLES_L1D_MISS , 0 ) ) / CLKS",,( #Mem_STLB_Hit_Cost * DTLB_LOAD_MISSES.STLB_HIT + DTLB_LOAD_MISSES.WALK_DURATION:c1 + 7 * DTLB_LOAD_MISSES.WALK_COMPLETED ) / CLKS,,,,,,( #Mem_STLB_Hit_Cost * DTLB_LOAD_MISSES.STLB_HIT + DTLB_LOAD_MISSES.WALK_DURATION ) / CLKS,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS : MEM_INST_RETIRED.STLB_MISS_LOADS_PS,Clocks_Estimated,This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses. TLBs (Translation Look-aside Buffers) are processor caches for recently used entries out of the Page Tables that are used to map virtual- to physical-addresses by the operating system. This metric approximates the potential delay of demand loads missing the first-level data TLB (assuming worst case scenario with back to back misses to different pages). This includes hitting in the second-level TLB (STLB) as well as performing a hardware page walk on an STLB miss.,> 0.1 & P,4.2,MemoryTLB,
BE/Mem,,,,FB_Full,,,,,L1D_PEND_MISS.FB_FULL / CLKS,,,,,,,Load_Miss_Real_Latency * L1D_PEND_MISS.FB_FULL:c1 / CLKS,,Load_Miss_Real_Latency * L1D_PEND_MISS.REQUEST_FB_FULL:c1 / CLKS,,Load_Miss_Real_Latency * L1D_PEND_MISS.FB_FULL:c1 / CLKS,,,,Clocks_Calculated,This metric does a *rough estimation* of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed. The higher the metric value; the deeper the memory hierarchy level the misses are satisfied from (metric values >1 are valid). Often it hints on approaching bandwidth limits (to L2 cache; L3 cache or external memory).,> 0.3; $issueBW; $issueSL; $issueSmSt,4,MemoryBW,
BE/Mem,,,L2_Bound,,,,,,( #LOAD_L2_HIT / ( #LOAD_L2_HIT + L1D_PEND_MISS.FB_FULL_PERIODS ) ) * #L2_Bound_Ratio,,,,,( #LOAD_L2_HIT / ( #LOAD_L2_HIT + L1D_PEND_MISS.FB_FULL:c1 ) ) * #L2_Bound_Ratio,,( CYCLE_ACTIVITY.STALLS_L1D_MISS - CYCLE_ACTIVITY.STALLS_L2_MISS ) / CLKS,,,,( CYCLE_ACTIVITY.STALLS_L1D_PENDING - CYCLE_ACTIVITY.STALLS_L2_PENDING ) / CLKS,,#NA,SNB/JKT ? #NA : IVB/IVT/HSW/HSX/BDW/BDX ? MEM_LOAD_UOPS_RETIRED.L2_HIT_PS : MEM_LOAD_RETIRED.L2_HIT_PS,Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads.  Avoiding cache misses (i.e. L1 misses/L2 hits) can improve the latency and increase performance.,> 0.05 & P,4,CacheMisses;MemoryBound;TmaL3mem,
BE/Mem,,,L3_Bound,,,,,,,,,,,( CYCLE_ACTIVITY.STALLS_L2_MISS - CYCLE_ACTIVITY.STALLS_L3_MISS ) / CLKS,,#Mem_L3_Hit_Fraction * CYCLE_ACTIVITY.STALLS_L2_MISS / CLKS,,,,,,#Mem_L3_Hit_Fraction * CYCLE_ACTIVITY.STALLS_L2_PENDING / CLKS,SNB/JKT/IVB/IVT ? MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS : HSW/HSX/BDW/BDX ? MEM_LOAD_UOPS_RETIRED.L3_HIT_PS : MEM_LOAD_RETIRED.L3_HIT_PS,Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core.  Avoiding cache misses (i.e. L2 misses/L3 hits) can improve the latency and increase performance.,> 0.05 & P,3.3,CacheMisses;MemoryBound;TmaL3mem,
BE/Mem,,,DRAM_Bound,,,,,,,,( #MEM_Bound_Ratio - PMM_Bound ) if #PMM_App_Direct else #MEM_Bound_Ratio,,,#MEM_Bound_Ratio,,( 1 - #Mem_L3_Hit_Fraction ) * CYCLE_ACTIVITY.STALLS_L2_MISS / CLKS,,,,,,( 1 - #Mem_L3_Hit_Fraction ) * CYCLE_ACTIVITY.STALLS_L2_PENDING / CLKS,SNB ? MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS : IVB/IVT/JKT ? MEM_LOAD_UOPS_RETIRED.LLC_MISS_PS : HSW/HSX/BDW/BDX ? MEM_LOAD_UOPS_RETIRED.L3_MISS_PS : MEM_LOAD_RETIRED.L3_MISS_PS,Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads. Better caching can improve the latency and increase performance.,> 0.1 & P,4.1,MemoryBound;TmaL3mem,
BE/Mem,,,,MEM_Bandwidth,,,,,,,,,,,,,,,,,,#ORO_DRD_BW_Cycles / CLKS,,Clocks,This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory (DRAM).  The underlying heuristic assumes that a similar off-core traffic is generated by all IA cores. This metric does not aggregate non-data-read requests by this logical processor; requests from other IA Logical Processors/Physical Cores/sockets; or other non-IA devices like GPU; hence the maximum external memory bandwidth limits may or may not be approached when this metric is flagged (see Uncore counters for that).,> 0.2 & P; $issueBW,4.1,MemoryBW;Offcore,
BE/Mem,,,,MEM_Latency,,,,,,,,,,,,,,,,,,#ORO_DRD_Any_Cycles / CLKS - MEM_Bandwidth,,Clocks,This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory (DRAM).  This metric does not aggregate requests from other Logical Processors/Physical Cores/sockets (see Uncore counters for that).,> 0.1 & P; $issueLat,3.1,MemoryLat;Offcore,
BE/Mem,,,PMM_Bound,,,,,,,,( ( ( 1 - #Mem_DDR_Hit_Fraction ) * #MEM_Bound_Ratio ) if ( #OneMillion * ( MEM_LOAD_L3_MISS_RETIRED.REMOTE_PMM_PS + MEM_LOAD_RETIRED.LOCAL_PMM_PS ) > MEM_LOAD_RETIRED.L1_MISS_PS ) else 0 ) if #PMM_App_Direct else #NA,,,,,,,,,,,#NA,,Stalls,"This metric roughly estimates (based on idle latencies) how often the CPU was stalled on accesses to external 3D-Xpoint (Crystal Ridge, a.k.a. IXP) memory by loads, PMM stands for Persistent Memory Module. ",> 0.1 & P,3.5,MemoryBound;Server;TmaL3mem,
BE/Mem,,,Store_Bound,,,,,EXE_ACTIVITY.BOUND_ON_STORES / CLKS,EXE_ACTIVITY.BOUND_ON_STORES:c1 / CLKS,,,,,EXE_ACTIVITY.BOUND_ON_STORES / CLKS,,,,,,,,RESOURCE_STALLS.SB / CLKS,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? MEM_UOPS_RETIRED.ALL_STORES_PS : MEM_INST_RETIRED.ALL_STORES_PS,Stalls,This metric estimates how often CPU was stalled  due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write. Even though store accesses do not typically stall out-of-order CPUs; there are few cases where stores can lead to actual stalls. This metric will be flagged should RFO stores be a bottleneck.,> 0.2 & P,4.2,MemoryBound;TmaL3mem,
BE/Core,,Core_Bound,,,,,,"max( 0 , Backend_Bound - Memory_Bound )",,,,,,,,,,,,,,Backend_Bound - Memory_Bound,,Slots,This metric represents fraction of slots where Core non-memory issues were of a bottleneck.  Shortage in hardware compute resources; or dependencies in software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an out-of-order resource; certain execution units are overloaded or dependencies in program's data- or instruction-flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).,> 0.1 & P,4.2,Backend;TmaL2;Compute,
BE/Core,,,Divider,,,,,,,,,,,ARITH.DIVIDER_ACTIVE / CLKS,,ARITH.FPU_DIV_ACTIVE / CORE_CLKS,,10 * ARITH.DIVIDER_UOPS / CORE_CLKS,,,,ARITH.FPU_DIV_ACTIVE / CORE_CLKS,SNB/JKT/IVB/IVT/BDW/BDX ? ARITH.FPU_DIV_ACTIVE : HSW/HSX ? ARITH.DIVIDER_UOPS : ARITH.DIVIDER_ACTIVE,Clocks,This metric represents fraction of cycles where the Divider unit was active. Divide and square root instructions are performed by the Divider unit and can take considerably longer latency than integer or Floating Point addition; subtraction; or multiplication.,> 0.2 & P,3.1,,
BE/Core,,,Ports_Utilization,,,,,,,,,,,#Core_Bound_Cycles / CLKS if ( ARITH.DIVIDER_ACTIVE < ( CYCLE_ACTIVITY.STALLS_TOTAL - CYCLE_ACTIVITY.STALLS_MEM_ANY ) ) else #Few_Uops_Executed_Threshold / CLKS,,( #Backend_Bound_Cycles - RESOURCE_STALLS.SB -  CYCLE_ACTIVITY.STALLS_MEM_ANY ) / CLKS,,,,,,( #Backend_Bound_Cycles - RESOURCE_STALLS.SB -  #STALLS_MEM_ANY ) / CLKS,,Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related).  Two distinct categories can be attributed into this metric: (1) heavy data-dependency among contiguous instructions would manifest in this metric - such cases are often referred to as low Instruction Level Parallelism (ILP). (2) Contention on some hardware execution unit other than Divider. For example; when there are too many multiply operations.,> 0.2 & P,4.2,PortsUtil,
BE/Core,,,,Serializing_Operation,,,,,RESOURCE_STALLS.SCOREBOARD / CLKS,,,,,PARTIAL_RAT_STALLS.SCOREBOARD / CLKS,,,,,,,,#NA,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX ? #NA : SKL/KBL/KBLR/CFL/SKX/CLX/CPX ? PARTIAL_RAT_STALLS.SCOREBOARD : RESOURCE_STALLS.SCOREBOARD,Clocks,This metric represents fraction of cycles the CPU issue-pipeline was stalled due to serializing operations. Instructions like CPUID; WRMSR or LFENCE serialize the out-of-order execution which may limit performance.,> 0.1 & P; $issueSO,4,,
RET,Retiring,,,,,,,PERF_METRICS.RETIRING / #PERF_METRICS_SUM ,,,,,,,,,,,,,,#Retired_Slots / SLOTS,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX/SKL/KBL/KBLR/CFL/SKX/CLX/CPX/CNL ? UOPS_RETIRED.RETIRE_SLOTS : UOPS_RETIRED.SLOTS,Slots,This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. Ideally; all pipeline slots would be attributed to the Retiring category.  Retiring of 100% would indicate the maximum Pipeline_Width throughput was achieved.  Maximizing Retiring typically increases the Instructions-per-cycle (see IPC metric). Note that a high Retiring value does not necessary mean there is no room for more performance.  For example; Heavy-operations or Microcode Assists are categorized under Retiring. They often indicate suboptimal performance and can often be optimized or avoided. ,(> 0.75 | Heavy_Operations),4.1,TmaL1,
RET,,Light_Operations,,,,,,"max( 0 , Retiring - Heavy_Operations )",,,,,,,,,,,,,,Retiring - Heavy_Operations,INST_RETIRED.PREC_DIST,Slots,This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation). This correlates with total number of instructions used by the program. A uops-per-instruction (see UPI metric) ratio of 1 or less should be expected on modern Intel Core generations. While this often indicates efficient X86 instructions were executed; high values does not necessarily mean further performance cannot be gained.,> 0.6 & P,4.1,Retire;TmaL2,
RET,,,FP_Arith,,,,,,,,,,,,,FP_Scalar + FP_Vector,,#NA,,,,FP_Scalar + FP_Vector,,Uops,This metric represents overall arithmetic floating-point (FP) uops fraction the CPU has executed (retired),> 0.2 & P,4.1,HPC;Retire,
RET,,,,FP_Scalar,,,,,,,,,,,,#FP_Arith_Scalar / #Retired_Slots,,#NA,,#FP_Arith_Scalar / UOPS_EXECUTED.THREAD,,#FP_Arith_Scalar / UOPS_DISPATCHED.THREAD,,Uops,This metric represents arithmetic floating-point (FP) scalar uops fraction the CPU has executed (retired).,> 0.1 & P,4.2,Compute;Flops,
RET,,,,FP_Vector,,,,,,,,,,,,#FP_Arith_Vector / #Retired_Slots,,#NA,,#FP_Arith_Vector / UOPS_EXECUTED.THREAD,,#FP_Arith_Vector / UOPS_DISPATCHED.THREAD,,Uops,This metric represents arithmetic floating-point (FP) vector uops fraction the CPU has executed (retired) aggregated across all vector widths.,> 0.2 & P,4.2,Compute;Flops,
RET,,,Other_Light_Ops,,,,,,1 - FP_Arith,,,,,1 - FP_Arith,,1 - FP_Arith,,#NA,,,,1 - FP_Arith,,Uops,This metric represents non-floating-point (FP) uop fraction the CPU has executed. If you application has no FP operations and performs with decent IPC (Instructions Per Cycle); this node will likely be biggest fraction.,> 0.3 & P,4.2,Pipeline;Retire,
RET,,Heavy_Operations,,,,,,,Microcode_Sequencer,,,,,( #Retired_Slots + UOPS_RETIRED.MACRO_FUSED - INST_RETIRED.ANY ) / SLOTS,,,,,,,,Microcode_Sequencer,,Slots,This metric represents fraction of slots where the CPU was retiring heavy-weight operations -- instructions that require two or more uops ([ICL/TGL] this metric accounts only for the subset of heavy operations that are delivered by the microcode sequencer unit). This highly-correlates with the uop length of these instructions.,> 0.1,4.2,Retire;TmaL2,
RET,,,Microcode_Sequencer,,,,,,,,,,,,,,,,,,,#Retire_Fraction * IDQ.MS_UOPS / SLOTS,SNB/JKT/IVB/IVT/HSW/HSX/BDW/BDX/SKL/KBL/KBLR/CFL/SKX/CLX/CPX/CNL/ICL/ICX/TGL/RKL ? IDQ.MS_UOPS : UOPS_RETIRED.MS,Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit.  The MS is used for CISC instructions not supported by the default decoders (like repeat move strings; or CPUID); or by microcode assists used to address some operation modes (like in Floating Point assists). These cases can often be avoided.,> 0.05 & P; $issueMS,4.1,MicroSeq;Retire,
.,metrics,,,,,,,,,,,,,,,,,,,,,,,-,,,2.5,,
Info.Thread,IPC,,,,,,,,,,,,,,,,,,,,,INST_RETIRED.ANY / CLKS,,Metric,Instructions Per Cycle (per Logical Processor),,2.9,Summary,#Pipeline_Width + 1
Info.Thread,UPI,,,,,,,,,,,,,,,,,,,,,#Retired_Slots / INST_RETIRED.ANY,,Metric,Uops Per Instruction,> 1.05,3.5,Pipeline;Retire,2
Info.Thread,IpTB,,,,,,,,,,,,,,,,,,,INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_TAKEN,,,,Metric,Instruction per taken branch,< #Pipeline_Width * 2; $issueFB,4,Branches;FetchBW;PGO,
Info.Thread,CPI,,,,,,,,,,,,,,,,,,,,,1 / IPC,,Metric,Cycles Per Instruction (per Logical Processor),,2.7,Pipeline,
Info.Thread,CLKS,,,,,,,,,,,,,,,,,,,,,CPU_CLK_UNHALTED.THREAD,,Count,Per-Logical Processor actual clocks when the Logical Processor is active.,,4.2,Pipeline,
Info.Thread,SLOTS,,,,,,,TOPDOWN.SLOTS:perf_metrics,,,,,,,,,,,,,,#Pipeline_Width * CORE_CLKS,,Count,Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor ICL onward),,4,TmaL1,
Info.Core,CoreIPC,,,,,,,,,,,,,,,,,,,,,INST_RETIRED.ANY / CORE_CLKS,,CoreMetric,Instructions Per Cycle (per physical core),,4.1,SMT;TmaL1,5
Info.Core,FLOPc,,,,,,,,,,,,,,,#FLOP_Count / CORE_CLKS,,#NA,,,,#FLOP_Count / CORE_CLKS,,CoreMetric,Floating Point Operations Per Cycle,,4.2,Flops,10
Info.Core,ILP,,,,,,,,,,,,,,,UOPS_EXECUTED.THREAD / #Execute_Cycles,,( UOPS_EXECUTED.CORE / 2 / #Execute_Cycles ) if #SMT_on else UOPS_EXECUTED.CORE / #Execute_Cycles,,UOPS_EXECUTED.THREAD / #Execute_Cycles,,UOPS_DISPATCHED.THREAD / #Execute_Cycles,,CoreMetric,Instruction-Level-Parallelism (average number of uops executed when there is at least 1 uop executed),,2.9,Pipeline;PortsUtil,10
Info.Core,Branch_Misprediction_Cost,,,,,,,,,,,,,,, ( Branch_Mispredicts + Fetch_Latency * Branch_Resteers / ##Fetch_Latency ) * SLOTS / BR_MISP_RETIRED.ALL_BRANCHES_PS,,,,,,#NA,,CoreMetric,Branch Misprediction Cost: Fraction of TMA slots wasted per non-speculative branch misprediction (retired JEClear),; $issueBM,4.1,BrMispredicts,300
Info.Core,IpMispredict,,,,,,,,,,,,,,,,,,,INST_RETIRED.ANY / BR_MISP_RETIRED.ALL_BRANCHES_PS,,,,Metric,Number of Instructions per non-speculative Branch Misprediction (JEClear),; $issueBM,4.1,BrMispredicts,
Info.Core,CORE_CLKS,,,,,,,CPU_CLK_UNHALTED.DISTRIBUTED,CPU_CLK_UNHALTED.CORE,,,,,,,,,,,,,( ( CPU_CLK_UNHALTED.THREAD / 2 ) * ( 1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK ) ) if #EBS_Mode else ( CPU_CLK_UNHALTED.THREAD_ANY / 2 ) if #SMT_on else CLKS,,Count,Core actual clocks when any Logical Processor is active on the Physical Core,,4.1,SMT,
Info.Inst_Mix,IpLoad,,,,,,,,,,,,,INST_RETIRED.ANY / MEM_INST_RETIRED.ALL_LOADS_PS,,,,,,INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_LOADS_PS,,,,Metric,Instructions per Load (lower number means higher occurrence rate),,3.3,InsType,
Info.Inst_Mix,IpStore,,,,,,,,,,,,,INST_RETIRED.ANY / MEM_INST_RETIRED.ALL_STORES_PS,,,,,,INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_STORES_PS,,,,Metric,Instructions per Store (lower number means higher occurrence rate),,3.2,InsType,
Info.Inst_Mix,IpBranch,,,,,,,,,,,,,,,,,,,INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES,,,,Metric,Instructions per Branch (lower number means higher occurrence rate),,3.2,Branches;InsType,
Info.Inst_Mix,IpCall,,,,,,,,,,,,,,,,,,,INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_CALL,,,,Metric,Instructions per (near) call (lower number means higher occurrence rate),< 100,3.2,Branches,
Info.Inst_Mix,BpTkBranch,,,,,,,,,,,,,,,,,,,BR_INST_RETIRED.ALL_BRANCHES / BR_INST_RETIRED.NEAR_TAKEN,,,,Metric,Branch instructions per taken branch. ,,4,Branches;PGO,
Info.Inst_Mix,IpFLOP,,,,,,,,,,,,,,,INST_RETIRED.ANY / #FLOP_Count,,,,,,,,Metric,Instructions per Floating Point (FP) Operation (lower number means higher occurrence rate),,4.2,Flops;FpArith;InsType,
Info.Inst_Mix,Instructions,,,,,,,,,,,,,,,,,,,,,INST_RETIRED.ANY,INST_RETIRED.PREC_DIST,Count,Total number of retired Instructions,,4,Summary;TmaL1,
Info.Frontend,LSD_Coverage,,,,,,,,,,,LSD.UOPS / #Fetched_Uops,,,,,,,,,,#NA,,Metric,Fraction of Uops delivered by the LSD (Loop Stream Detector; aka Loop Cache),,4,LSD,1
Info.Frontend,DSB_Coverage,,,,,,,,,,,,,,,,,,,,,IDQ.DSB_UOPS / #Fetched_Uops,,Metric,Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache),< 0.7 & (#HighIPC > 0),4,DSB;FetchBW,1
Info.Memory,Load_Miss_Real_Latency,,,,,,,,,,,,,L1D_PEND_MISS.PENDING / ( MEM_LOAD_RETIRED.L1_MISS_PS + MEM_LOAD_RETIRED.FB_HIT_PS ),,,,,,L1D_PEND_MISS.PENDING / ( MEM_LOAD_UOPS_RETIRED.L1_MISS + MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS ),,#NA,,Metric,Actual Average Latency for L1 data-cache miss demand loads (in core cycles),,3.1,MemoryBound;MemoryLat,1000
Info.Memory,MLP,,,,,,,,,,,,,,,,,,,L1D_PEND_MISS.PENDING / L1D_PEND_MISS.PENDING_CYCLES,,#NA,,Metric,Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss. Per-Logical Processor),,3.4,MemoryBound;MemoryBW,10
Info.Memory,Page_Walks_Utilization,,,,,,,,( ITLB_MISSES.WALK_PENDING + DTLB_LOAD_MISSES.WALK_PENDING + DTLB_STORE_MISSES.WALK_PENDING ) / ( 2 * CORE_CLKS ),,,,,( ITLB_MISSES.WALK_PENDING + DTLB_LOAD_MISSES.WALK_PENDING + DTLB_STORE_MISSES.WALK_PENDING + EPT.WALK_PENDING ) / ( 2 * CORE_CLKS ),( ITLB_MISSES.WALK_DURATION + DTLB_LOAD_MISSES.WALK_DURATION + DTLB_STORE_MISSES.WALK_DURATION + 7 * ( DTLB_STORE_MISSES.WALK_COMPLETED + DTLB_LOAD_MISSES.WALK_COMPLETED + ITLB_MISSES.WALK_COMPLETED ) ) / ( 2 * CORE_CLKS ),( ITLB_MISSES.WALK_DURATION:c1 + DTLB_LOAD_MISSES.WALK_DURATION:c1 + DTLB_STORE_MISSES.WALK_DURATION:c1 + 7 * ( DTLB_STORE_MISSES.WALK_COMPLETED + DTLB_LOAD_MISSES.WALK_COMPLETED + ITLB_MISSES.WALK_COMPLETED ) ) / CORE_CLKS,,,,( ITLB_MISSES.WALK_DURATION + DTLB_LOAD_MISSES.WALK_DURATION + DTLB_STORE_MISSES.WALK_DURATION ) / CORE_CLKS,,#NA,,CoreMetric,Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses,> 0.5,4,MemoryTLB,1
Info.Memory,L1D_Cache_Fill_BW,,,,,,,,,,,,,,,,,,,64 * L1D.REPLACEMENT / #OneBillion / Time,,#NA,,GB/sec,Average data fill bandwidth to the L1 data cache [GB / sec],,4,MemoryBW,
Info.Memory,L2_Cache_Fill_BW,,,,,,,,,,,,,,,,,,,64 * L2_LINES_IN.ALL / #OneBillion / Time,,#NA,,GB/sec,Average data fill bandwidth to the L2 cache [GB / sec],,4,MemoryBW,
Info.Memory,L3_Cache_Fill_BW,,,,,,,,,,,,,,,,,,,64 * LONGEST_LAT_CACHE.MISS / #OneBillion / Time,,#NA,,GB/sec,Average per-core data fill bandwidth to the L3 cache [GB / sec],,4,MemoryBW,
Info.Memory,L3_Cache_Access_BW,,,,,,,,,,,,,64 * OFFCORE_REQUESTS.ALL_REQUESTS / #OneBillion / Time,,,,,,,,#NA,,GB/sec,Average per-core data access bandwidth to the L3 cache [GB / sec],,4.1,MemoryBW;Offcore,
Info.Memory,L1MPKI,,,,,,,,,,,,,1000 * MEM_LOAD_RETIRED.L1_MISS_PS / INST_RETIRED.ANY,,,,,,1000 * MEM_LOAD_UOPS_RETIRED.L1_MISS / INST_RETIRED.ANY,,#NA,,Metric,L1 cache true misses per kilo instruction for retired demand loads,,3.3,CacheMisses;,
Info.Memory,L2MPKI,,,,,,,,,,,,,1000 * MEM_LOAD_RETIRED.L2_MISS_PS / INST_RETIRED.ANY,,,,,,1000 * MEM_LOAD_UOPS_RETIRED.L2_MISS / INST_RETIRED.ANY,,#NA,,Metric,L2 cache true misses per kilo instruction for retired demand loads,,3.3,CacheMisses;,
Info.Memory,L2MPKI_All,,,,1000 * L2_RQSTS.MISS / INST_RETIRED.ANY,1000 * L2_RQSTS.MISS / INST_RETIRED.ANY,,1000 * ( ( OFFCORE_REQUESTS.ALL_DATA_RD - OFFCORE_REQUESTS.DEMAND_DATA_RD ) + L2_RQSTS.ALL_DEMAND_MISS + L2_RQSTS.SWPF_MISS ) / Instructions,,,,,,,,1000 * L2_RQSTS.MISS / INST_RETIRED.ANY,,,,,,#NA,,Metric,L2 cache misses per kilo instruction for all request types (including speculative),,4.1,CacheMisses;Offcore,
Info.Memory,L2HPKI_All,,,,,1000 * ( L2_RQSTS.REFERENCES - L2_RQSTS.MISS ) / INST_RETIRED.ANY,,,#NA,,,,,,,1000 * ( L2_RQSTS.REFERENCES - L2_RQSTS.MISS ) / INST_RETIRED.ANY,,,,,,#NA,,Metric,L2 cache hits per kilo instruction for all request types (including speculative),,4.1,CacheMisses;,
Info.Memory,L3MPKI,,,,,,,,,,,,,1000 * MEM_LOAD_RETIRED.L3_MISS_PS / INST_RETIRED.ANY,,,,1000 * MEM_LOAD_UOPS_RETIRED.L3_MISS_PS / INST_RETIRED.ANY,,1000 * MEM_LOAD_UOPS_RETIRED.LLC_MISS_PS / INST_RETIRED.ANY,,#NA,,Metric,L3 cache true misses per kilo instruction for retired demand loads,,3.3,CacheMisses;,
Info.Memory.Evictions,L2_Evictions_Silent_PKI,,,,,,,,,,,,1000 * L2_LINES_OUT.SILENT / Instructions,,,,,,,,,#NA,,CoreMetric,Rate of silent evictions from the L2 cache per Kilo instruction where the evicted lines are dropped (no writeback to L3 or memory),,4.2,L2Evicts;Server,
Info.Memory.Evictions,L2_Evictions_NonSilent_PKI,,,,,,,,,,,,1000 * L2_LINES_OUT.NON_SILENT / Instructions,,,,,,,,,#NA,,Metric,Rate of non silent evictions from the L2 cache per Kilo instruction,,4.2,L2Evicts;Server,
Info.System,CPU_Utilization,,,,,,,,,,,,,,,,,,,,,CPU_CLK_UNHALTED.REF_TSC / TSC,,Metric,Average CPU Utilization,,2.5,HPC;Summary,200
Info.System,Average_Frequency,,,,,,,,,,,,,,,,,,,,,Turbo_Utilization * TSC / #OneBillion / Time,,SystemMetric,Measured Average Frequency for unhalted processors [GHz],,4.2,Summary;Power,
Info.System,GFLOPs,,,,,,,,,,,,,,,( #FLOP_Count / #OneBillion ) / Time,,#NA,,,,( #FLOP_Count / #OneBillion ) / Time,,Metric,Giga Floating Point Operations Per Second,,4.2,Flops;HPC,200
Info.System,Turbo_Utilization,,,,,,,,,,,,,,,,,,,,,CLKS / CPU_CLK_UNHALTED.REF_TSC,,CoreMetric,Average Frequency Utilization relative nominal frequency,,3,Power,10
Info.System,SMT_2T_Utilization,,,,,,,1 - CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_DISTRIBUTED if #SMT_on else 0,1 - CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_CORE if #SMT_on else 0,,,,,,,,,,,,,1 - CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / ( CPU_CLK_UNHALTED.REF_XCLK_ANY / 2 ) if #SMT_on else 0,,CoreMetric,Fraction of cycles where both hardware Logical Processors were active,,4.1,SMT,1
Info.System,Kernel_Utilization,,,,,,,,,,,,,,,,,,,,,CPU_CLK_UNHALTED.THREAD_P:SUP / CPU_CLK_UNHALTED.THREAD,,Metric,Fraction of cycles spent in the Operating System (OS) Kernel mode,> 0.05,4.2,OS,1
Info.System,DRAM_BW_Use,,,,,,,,,,,,,,,,,,,,( 64 * ( UNC_M_CAS_COUNT.RD + UNC_M_CAS_COUNT.WR ) / #OneBillion ) / Time,64 * ( UNC_ARB_TRK_REQUESTS.ALL + UNC_ARB_COH_TRK_REQUESTS.ALL ) / #OneMillion / Time / 1000,,GB/sec,Average external Memory Bandwidth Use for reads and writes [GB / sec],; $issueBW,4.1,HPC;MemoryBW;SoC,200
Info.System,MEM_Read_Latency,,,,,,#OneBillion * ( UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD / UNC_CHA_TOR_INSERTS.IA_MISS_DRD ) / ( Socket_CLKS / Time ),,#NA,,,,#OneBillion * ( UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD / UNC_CHA_TOR_INSERTS.IA_MISS_DRD ) / ( Socket_CLKS / Time ),#OneBillion * ( UNC_ARB_TRK_OCCUPANCY.DATA_READ / UNC_ARB_TRK_REQUESTS.DATA_READ ) / ( Socket_CLKS / Time ),,,#OneBillion * ( UNC_C_TOR_OCCUPANCY.MISS_OPCODE:opc=0x182 / UNC_C_TOR_INSERTS.MISS_OPCODE:opc=0x182 ) / ( Socket_CLKS / Time ),,,,"#OneBillion * ( ""UNC_C_TOR_OCCUPANCY.MISS_OPCODE/Match=0x182"" / ""UNC_C_TOR_INSERTS.MISS_OPCODE/Match=0x182"" ) / ( Socket_CLKS / Time )",#NA,,NanoSeconds,Average latency of data read request to external memory (in nanoseconds). Accounts for demand loads and L1/L2 prefetches,,4,MemoryLat;SoC,1000
Info.System,MEM_Parallel_Reads,,,,,,UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD / UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD:c1,,#NA,,,,UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD / UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD:c1,UNC_ARB_TRK_OCCUPANCY.DATA_READ / UNC_ARB_TRK_OCCUPANCY.DATA_READ:c1,,,UNC_C_TOR_OCCUPANCY.MISS_OPCODE:opc=0x182 / UNC_C_TOR_OCCUPANCY.MISS_OPCODE:opc=0x182:c1,,,,"""UNC_C_TOR_OCCUPANCY.MISS_OPCODE/Match=0x182"" / ""UNC_C_TOR_OCCUPANCY.MISS_OPCODE/Match=0x182:c1""",#NA,,SystemMetric,Average number of parallel data read requests to external memory. Accounts for demand loads and L1/L2 prefetches,,4,MemoryBW;SoC,100
Info.System,MEM_PMM_Read_Latency,,,,,,( #OneBillion * ( UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PMM / UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PMM ) / UNC_CHA_CLOCKTICKS:one_unit ) if #PMM_App_Direct else #NA,,,,( #OneBillion * ( UNC_M_PMM_RPQ_OCCUPANCY.ALL / UNC_M_PMM_RPQ_INSERTS ) / UNC_M_CLOCKTICKS:one_unit ) if #PMM_App_Direct else #NA,,,,,,,,,,,#NA,,NanoSeconds,Average latency of data read request to external 3D X-Point memory [in nanoseconds]. Accounts for demand loads and L1/L2 data-read prefetches,,4.2,MemoryLat;SoC;Server,
Info.System,PMM_Read_BW,,,,,,,,,,( ( 64 * UNC_M_PMM_RPQ_INSERTS / #OneBillion ) / Time ) if #PMM_App_Direct else #NA,,,,,,,,,,,#NA,,GB/sec,Average 3DXP Memory Bandwidth Use for reads [GB / sec],,4,MemoryBW;SoC;Server,
Info.System,PMM_Write_BW,,,,,,,,,,( ( 64 * UNC_M_PMM_WPQ_INSERTS / #OneBillion ) / Time ) if #PMM_App_Direct else #NA,,,,,,,,,,,#NA,,GB/sec,Average 3DXP Memory Bandwidth Use for Writes [GB / sec],,4,MemoryBW;SoC;Server,
Info.System,IO_Write_BW,,,,,,UNC_CHA_TOR_INSERTS.IO_PCIRDCUR * 64 / #OneBillion / Time,,,,,,( UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3 ) * 4 / #OneBillion / Time,,,,,,,,,,,GB/sec,Average IO (network or disk) Bandwidth Use for Writes [GB / sec],,4,IoBW;SoC;Server,
Info.System,IO_Read_BW,,,,,,( UNC_CHA_TOR_INSERTS.IO_HIT_ITOM + UNC_CHA_TOR_INSERTS.IO_MISS_ITOM + UNC_CHA_TOR_INSERTS.IO_HIT_ITOMCACHENEAR + UNC_CHA_TOR_INSERTS.IO_MISS_ITOMCACHENEAR ) * 64 / #OneBillion / Time,,,,,,( UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3 ) * 4 / #OneBillion / Time,,,,,,,,,,,GB/sec,Average IO (network or disk) Bandwidth Use for Reads [GB / sec],,4,IoBW;SoC;Server,
Info.System,Power,,,,,,,,,,,,,,,,( FREERUN_PKG_ENERGY_STATUS * #Energy_Unit + 15.6 * FREERUN_DRAM_ENERGY_STATUS ) / ( #DurationTimeInSeconds * #OneMillion ),UNC_PKG_ENERGY_STATUS * #Energy_Unit / ( Time * #OneMillion ),( FREERUN_PKG_ENERGY_STATUS + FREERUN_DRAM_ENERGY_STATUS ) * #Energy_Unit / ( #DurationTimeInSeconds * #OneMillion ),UNC_PKG_ENERGY_STATUS * #Energy_Unit / ( Time * #OneMillion ),,#NA,,SystemMetric,Total package Power in Watts,,2.9,Power;SoC,200
Info.System,Time,,,,,,,,,,,,,,,,,,,,,#DurationTimeInSeconds,,Seconds,Run duration time in seconds,< 1,4,Summary,
Info.System,MUX,,,,,,,,,,,,,,,,,,,,,CPU_CLK_UNHALTED.THREAD_P / CPU_CLK_UNHALTED.THREAD,,Clocks,PerfMon Event Multiplexing accuracy indicator,( > 1.1 | < 0.9 ),3.1,Summary,
Info.System,Socket_CLKS,,,,,,,,,,,,UNC_CHA_CLOCKTICKS:one_unit,,,,,,,,UNC_C_CLOCKTICKS:one_unit,UNC_CLOCK.SOCKET,,Count,Socket actual clocks when any core is active on that socket,,3.4,SoC,
Info.System,IpFarBranch,,,,,,,,,,,,,,,,,,,,,INST_RETIRED.ANY / BR_INST_RETIRED.FAR_BRANCH_PS:USER,,Metric,"Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions) [lower number means higher occurrence rate]",,4.2,Branches;OS,
.,auxiliary,,,,,,,,,,,,,,,,,,,,,,,-,,,2.5,,
Aux,#Backend_Bound_Cycles,,,,,,,,,,,,,CYCLE_ACTIVITY.STALLS_TOTAL + #Few_Uops_Executed_Threshold + EXE_ACTIVITY.BOUND_ON_STORES,,( CYCLE_ACTIVITY.STALLS_TOTAL + UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC - #Few_Uops_Executed_Threshold - #Frontend_RS_Empty_Cycles + RESOURCE_STALLS.SB ),,( #STALLS_TOTAL + ( UOPS_EXECUTED.CORE:c1 - #Few_Uops_Executed_Threshold ) / 2 - #Frontend_RS_Empty_Cycles + RESOURCE_STALLS.SB ) if #SMT_on else ( #STALLS_TOTAL + UOPS_EXECUTED.CORE:c1 - #Few_Uops_Executed_Threshold - #Frontend_RS_Empty_Cycles + RESOURCE_STALLS.SB ),,( #STALLS_TOTAL + UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC - #Few_Uops_Executed_Threshold - #Frontend_RS_Empty_Cycles + RESOURCE_STALLS.SB ),,( #STALLS_TOTAL + UOPS_DISPATCHED.THREAD:c1 - #Few_Uops_Executed_Threshold - #Frontend_RS_Empty_Cycles + RESOURCE_STALLS.SB ),,Count,,,4.2,,
Aux,#Core_Bound_Cycles,,,,,,,,,,,,,CYCLE_ACTIVITY.STALLS_TOTAL - CYCLE_ACTIVITY.STALLS_MEM_ANY + #Few_Uops_Executed_Threshold,,,,,,,,,,Count,,,4.2,,
Aux,#DurationTimeInSeconds,,,,,,,,,,,,,,,,,,,,,DurationTimeInMilliSeconds / 1000,,Count,,,4.1,,
Aux,#Execute_Cycles,,,,,,,,,,,,,( UOPS_EXECUTED.CORE_CYCLES_GE_1 / 2 ) if #SMT_on else UOPS_EXECUTED.CORE_CYCLES_GE_1,,( UOPS_EXECUTED.CORE:c1 / 2 ) if #SMT_on else UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC,,( UOPS_EXECUTED.CORE:c1 / 2 ) if #SMT_on else UOPS_EXECUTED.CORE:c1,,( UOPS_EXECUTED.CORE:c1 / 2 ) if #SMT_on else UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC,,( UOPS_DISPATCHED.CORE:c1 / 2 ) if #SMT_on else UOPS_DISPATCHED.CORE:c1,,Count,,,2.9,,
Aux,#FBHit_per_L1Miss,,,,,,,,,,,,,MEM_LOAD_RETIRED.FB_HIT_PS / #LOAD_L1_MISS_NET,,,,,,,,#NA,,Metric,,,4.1,,
Aux,#Fetched_Uops,,,,,,,IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS,,,,IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS,,IDQ.DSB_UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS,,,,,,,,( IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS ) ,,Count,,,3.6,,
Aux,#Few_Uops_Executed_Threshold,,,,,,,,,,,,,EXE_ACTIVITY.1_PORTS_UTIL + Retiring * EXE_ACTIVITY.2_PORTS_UTIL,,UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC if ( IPC > 1.8 ) else UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC,,UOPS_EXECUTED.CORE:c3 if ( IPC > 1.8 ) else UOPS_EXECUTED.CORE:c2,,UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC if ( IPC > 1.8 ) else UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC,,UOPS_DISPATCHED.THREAD:c3 if ( IPC > 1.8 ) else UOPS_DISPATCHED.THREAD:c2,,Count,,,4.2,,
Aux,#FLOP_Count,,,,,,,,( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * ( FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE ) + 16 * FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE ),( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * ( FP_ARITH_INST_RETIRED2.128BIT_PACKED_BF16 + FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE ) + 16 * ( FP_ARITH_INST_RETIRED2.256BIT_PACKED_BF16 + FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE ) + 32 * FP_ARITH_INST_RETIRED2.512BIT_PACKED_BF16 ),,,( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * ( FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE ) + 16 * FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE ),,,( 1 * ( FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE ) + 2 * FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + 4 * ( FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE ) + 8 * FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE ),,#NA,,,,( 1 * ( FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE + FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE ) + 2 * FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE + 4 * ( FP_COMP_OPS_EXE.SSE_PACKED_SINGLE + SIMD_FP_256.PACKED_DOUBLE ) + 8 * SIMD_FP_256.PACKED_SINGLE ),,Count,Floating Point computational (arithmetic) Operations Count,,4.2,Flops;HPC,
Aux,#FP_Arith_Scalar,,,,,,,,FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE,,,,,,,FP_ARITH_INST_RETIRED.SCALAR_SINGLE + FP_ARITH_INST_RETIRED.SCALAR_DOUBLE,,#NA,,,,FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE + FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE,,Count,Floating Point computational (arithmetic) Operations Count,,4,Flops;HPC,
Aux,#FP_Arith_Vector,,,,,,,,FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE,FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED2.128BIT_PACKED_BF16 + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED2.256BIT_PACKED_BF16 + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE + FP_ARITH_INST_RETIRED2.512BIT_PACKED_BF16,,,FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE,,,FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE + FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE + FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE,,#NA,,,,FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE + FP_COMP_OPS_EXE.SSE_PACKED_SINGLE + SIMD_FP_256.PACKED_SINGLE + SIMD_FP_256.PACKED_DOUBLE,,Count,Floating Point computational (arithmetic) Operations Count,,4.2,Flops;HPC,
Aux,#Frontend_RS_Empty_Cycles,,,,,,,,,,,,,#NA,,,,,,,,RS_EVENTS.EMPTY_CYCLES if ( Fetch_Latency > 0.1 ) else 0,,Count,,,3.1,,
Aux,#Frontend_Latency_Cycles,,,,,,,,,,,,,,,#NA,,,,,,"min( CPU_CLK_UNHALTED.THREAD , IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE )",,Count,,,3,,
Aux,#HighIPC,,,,,,,,,,,,,,,,,,,,,IPC / #Pipeline_Width,,Metric,,> 0.35,3.5,,
Aux,#ITLB_Miss_Cycles,,,,,,,,,,,,,#NA,,( 14 * ITLB_MISSES.STLB_HIT + ITLB_MISSES.WALK_DURATION:c1 + 7 * ITLB_MISSES.WALK_COMPLETED ),,( 14 * ITLB_MISSES.STLB_HIT + ITLB_MISSES.WALK_DURATION ),,,,( 12 * ITLB_MISSES.STLB_HIT + ITLB_MISSES.WALK_DURATION ),,Count,,,4.1,MemoryTLB,
Aux,#L2_Bound_Ratio,,,,,,,,,,,,,( CYCLE_ACTIVITY.STALLS_L1D_MISS - CYCLE_ACTIVITY.STALLS_L2_MISS ) / CLKS,,,,,,,,#NA,,Fraction,,,3.1,,
Aux,#LOAD_L1_MISS,,,,,,,,,,,,,#NA,,,,MEM_LOAD_UOPS_RETIRED.L2_HIT_PS + MEM_LOAD_UOPS_RETIRED.L3_HIT_PS + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT_PS + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM_PS + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS_PS,,MEM_LOAD_UOPS_RETIRED.L2_HIT_PS + MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS + MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT_PS + MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM_PS + MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_MISS_PS,,#NA,,Count,,,4.1,,
Aux,#LOAD_L1_MISS_NET,,,,,,,,,,,,,MEM_LOAD_RETIRED.L1_MISS_PS,,,#LOAD_L1_MISS + MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM_PS + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM_PS + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM_PS + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD_PS,#LOAD_L1_MISS + MEM_LOAD_UOPS_RETIRED.L3_MISS_PS,#LOAD_L1_MISS + MEM_LOAD_UOPS_LLC_MISS_RETIRED.LOCAL_DRAM_PS + MEM_LOAD_UOPS_LLC_MISS_RETIRED.REMOTE_DRAM_PS + MEM_LOAD_UOPS_LLC_MISS_RETIRED.REMOTE_HITM_PS + MEM_LOAD_UOPS_LLC_MISS_RETIRED.REMOTE_FWD_PS,#LOAD_L1_MISS + MEM_LOAD_UOPS_RETIRED.LLC_MISS_PS,,#NA,,Count,,,4,,
Aux,#LOAD_L2_HIT,,,,,,,,,,,,,MEM_LOAD_RETIRED.L2_HIT_PS * ( 1 + #FBHit_per_L1Miss ),,,,,,,,#NA,,Count,,,4.2,,
Aux,#LOAD_LCL_MEM,,,,,,,,,,,,MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM_PS * ( 1 + #FBHit_per_L1Miss ),,,,MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM_PS * ( 1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS / #LOAD_L1_MISS_NET ),,MEM_LOAD_UOPS_LLC_MISS_RETIRED.LOCAL_DRAM_PS * ( 1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS / #LOAD_L1_MISS_NET ),,,#NA,,Count,,,3.4,Server,
Aux,#LOAD_LCL_PMM,,,,,,,,,,( MEM_LOAD_RETIRED.LOCAL_PMM_PS * ( 1 + #FBHit_per_L1Miss ) ) if #PMM_App_Direct else #NA,,,,,,,,,,,#NA,,Count,,,3.5,Server,
Aux,#LOAD_RMT_FWD,,,,,,,,,,,,MEM_LOAD_L3_MISS_RETIRED.REMOTE_FWD_PS * ( 1 + #FBHit_per_L1Miss ),,,,MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD_PS * ( 1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS / #LOAD_L1_MISS_NET ),,MEM_LOAD_UOPS_LLC_MISS_RETIRED.REMOTE_FWD_PS * ( 1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS / #LOAD_L1_MISS_NET ),,,#NA,,Count,,,3.1,Server,
Aux,#LOAD_RMT_HITM,,,,,,,,,,,,MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM_PS * ( 1 + #FBHit_per_L1Miss ),,,,MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM_PS * ( 1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS / #LOAD_L1_MISS_NET ),,MEM_LOAD_UOPS_LLC_MISS_RETIRED.REMOTE_HITM_PS * ( 1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS / #LOAD_L1_MISS_NET ),,,#NA,,Count,,,3.1,Server,
Aux,#LOAD_RMT_MEM,,,,,,,,,,,,MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM_PS * ( 1 + #FBHit_per_L1Miss ),,,,MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM_PS * ( 1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS / #LOAD_L1_MISS_NET ),,MEM_LOAD_UOPS_LLC_MISS_RETIRED.REMOTE_DRAM_PS * ( 1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS / #LOAD_L1_MISS_NET ),,,#NA,,Count,,,3.1,Server,
Aux,#LOAD_RMT_PMM,,,,,,,,,,( MEM_LOAD_L3_MISS_RETIRED.REMOTE_PMM_PS * ( 1 + #FBHit_per_L1Miss ) ) if #PMM_App_Direct else #NA,,,,,,,,,,,#NA,,Count,,,3.5,Server,
Aux,#MEM_Bound_Ratio,,,,,,,,,,,,,CYCLE_ACTIVITY.STALLS_L3_MISS / CLKS + #L2_Bound_Ratio - L2_Bound,,,,,,,,,,Fraction,,,4.1,,
Aux,#Mem_DDR_Hit_Fraction,,,,,,,,,,( ( 19 * #LOAD_RMT_MEM + 10 * ( #LOAD_LCL_MEM + #LOAD_RMT_FWD + #LOAD_RMT_HITM ) ) / ( ( 19 * #LOAD_RMT_MEM + 10 * ( #LOAD_LCL_MEM + #LOAD_RMT_FWD + #LOAD_RMT_HITM ) ) + ( 25 * #LOAD_LCL_PMM + 33 * #LOAD_RMT_PMM ) ) ) if #PMM_App_Direct else #NA,,,,,,,,,,,#NA,,Fraction,,,3.5,Server,
Aux,#Mem_L3_Hit_Fraction,,,,,,,,,,,,,#NA,,,,MEM_LOAD_UOPS_RETIRED.L3_HIT_PS / ( MEM_LOAD_UOPS_RETIRED.L3_HIT_PS + #Mem_L3_Weight * MEM_LOAD_UOPS_RETIRED.L3_MISS_PS ),,MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS / ( MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS + #Mem_L3_Weight * MEM_LOAD_UOPS_RETIRED.LLC_MISS_PS ),MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS / ( MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS + #Mem_L3_Weight * MEM_LOAD_UOPS_RETIRED.LLC_MISS_PS ),MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS / ( MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS + #Mem_L3_Weight * MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS ),,Fraction,,,3,,
Aux,#Memory_Bound_Fraction,,,,,,,,,,,,,( CYCLE_ACTIVITY.STALLS_MEM_ANY + EXE_ACTIVITY.BOUND_ON_STORES ) / #Backend_Bound_Cycles,,( CYCLE_ACTIVITY.STALLS_MEM_ANY + RESOURCE_STALLS.SB ) / #Backend_Bound_Cycles,,,,,,( #STALLS_MEM_ANY + RESOURCE_STALLS.SB ) / #Backend_Bound_Cycles,,Fraction,,,4,,
Aux,#Mispred_Clears_Fraction,,,,,,,,,,,,,,,,,,,,,BR_MISP_RETIRED.ALL_BRANCHES_PS / ( BR_MISP_RETIRED.ALL_BRANCHES_PS + MACHINE_CLEARS.COUNT ),,Fraction,,,4.2,BrMispredicts,
Aux,#ORO_DRD_Any_Cycles,,,,,,,,,,,,,,,,,,,,,"min( CPU_CLK_UNHALTED.THREAD , OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD )",,Count,,,3.1,Offcore,
Aux,#ORO_DRD_BW_Cycles,,,,,,,,,,,,,,,"min( CPU_CLK_UNHALTED.THREAD , OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD:c4 )",,,,,,"min( CPU_CLK_UNHALTED.THREAD , OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD:c6 )",,Count,,,3.1,Offcore,
Aux,#PERF_METRICS_SUM,,,,,,,( PERF_METRICS.FRONTEND_BOUND + PERF_METRICS.BAD_SPECULATION + PERF_METRICS.RETIRING + PERF_METRICS.BACKEND_BOUND ) ,,,,,,,,,,,,,,#NA,,Count,,,4.1,TmaL1,
Aux,#Pipeline_Width,,,,,,,5,,,,,,,,,,,,,,4,,Constant,,,4.1,TmaL1,
Aux,#Recovery_Cycles,,,,,,,,#NA,,,,,,,,,,,,,( INT_MISC.RECOVERY_CYCLES_ANY / 2 ) if #SMT_on else INT_MISC.RECOVERY_CYCLES,,Count,,,4.2,,
Aux,#Retire_Fraction,,,,,,,,,,,,,,,,,,,,,#Retired_Slots / UOPS_ISSUED.ANY,,Fraction,,,3.5,,
Aux,#Retired_Slots,,,,,,,Retiring * SLOTS,,,,,,,,,,,,,,UOPS_RETIRED.RETIRE_SLOTS,,Count,Retired slots per Logical Processor,,4.1,TmaL1,
Aux,#STALLS_MEM_ANY,,,,,,,,,,,,,,,#NA,,,,"min( CPU_CLK_UNHALTED.THREAD , CYCLE_ACTIVITY.STALLS_LDM_PENDING )",,"min( CPU_CLK_UNHALTED.THREAD , CYCLE_ACTIVITY.STALLS_L1D_PENDING )",,Count,,,3.1,,
Aux,#STALLS_TOTAL,,,,,,,,,,,,,,,#NA,,,,"min( CPU_CLK_UNHALTED.THREAD , CYCLE_ACTIVITY.CYCLES_NO_EXECUTE )",,"min( CPU_CLK_UNHALTED.THREAD , CYCLE_ACTIVITY.CYCLES_NO_DISPATCH )",,Count,,,2.9,,
Aux,#Mem_L3_Weight,,,,,,,,,,,,,#NA,,,,,,,,7,,Constant,,,2.5,,
Aux,#Mem_STLB_Hit_Cost,,,,,,,7,,,,,,9,,,,8,,,,7,,Constant,,,4.2,MemoryTLB,
Aux,#BAClear_Cost,,,,,,,10,,,,,,9,,,,,,,,12,,Constant,,,4,,
Aux,#MS_Switches_Cost,,,,,,,,3,,,,,,,,,2,,,,3,,Constant,,,4,,
Aux,#OneMillion,,,,,,,,,,,,,,,,,,,,,1000000,,Constant,,,2.6,,
Aux,#OneBillion,,,,,,,,,,,,,,,,,,,,,1000000000,,Constant,,,3,,
Aux,#Energy_Unit,,,,,,,,,,,,,,,,,61,,15.6,,,,Constant,,,3,,
Aux,#SMT_on,,,,,,,,,,,,,,,,,,,,,1,,ExternalParameter,,,2.7,,
Aux,#EBS_Mode,,,,,,,#NA,,,,,,0,,,,,,,,1,,ExternalParameter,Use ratios that apply to Event Based Sampling where applicable (may increase counter multiplexing),,3.6,,
Aux,#Base_Frequency,,,,,,,,,,,,,,,,,,,,,#NA,,ExternalParameter,Base frequency of the CPU in MHz (max non-turbo frequency in CPU brand string). This is an input parameter by the invoking tool. Negative value (of Turbo_Utilization) is reported by default to warn the user.,,3.4,Summary,
Aux,#Memory,,,,,,,,,,1,,,,,,,,,,,#NA,,ExternalParameter,,,4.1,Server,
Aux,#PMM_App_Direct,,,,,,,,,,1 if #Memory == 1 else 0,,,,,,,,,,,#NA,,Constant,,,4.2,Server,
Aux,DurationTimeInMilliSeconds,,,,,,,,,,,,,,,,,,,,,,,ExternalParameter,,,4.2,Summary,
