INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Half_sub_gate/Half_sub_gate.srcs/sources_1/new/hs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Half_sub_gate/Half_sub_gate.srcs/sim_1/new/tb_hs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Half_sub_gate/Half_sub_gate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
