#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 21 22:50:47 2022
# Process ID: 21084
# Current directory: C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19076 C:\Xilinx\Labs\Lab3\ECE315Lab3\project_files\lab3_SPI\lab3_SPI.xpr
# Log file: C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/vivado.log
# Journal file: C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bfcoc/zynq_practice/ECE_315_WINTER_2021_LABS/lab3_SPI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 741.566 ; gain = 73.180
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 21 22:55:16 2022] Launched synth_1...
Run output will be captured here: C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.runs/synth_1/runme.log
[Mon Mar 21 22:55:16 2022] Launched impl_1...
Run output will be captured here: C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 1571.746 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 1571.746 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1688.832 ; gain = 858.922
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
file mkdir C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.sdk
file copy -force C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.sdk -hwspec C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.sdk -hwspec C:/Xilinx/Labs/Lab3/ECE315Lab3/project_files/lab3_SPI/lab3_SPI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
