
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.1 Build EDK_O.40d
# Sun Aug  5 13:44:17 2012
# Target Board:  Xilinx XUPV5-LX110T Evaluation Platform Rev A
# Family:    virtex5
# Device:    xc5vlx110t
# Package:   ff1136
# Speed Grade:  -1
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 100.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQ_pin = fpga_0_DDR2_SDRAM_DDR2_DQ_pin, DIR = IO, VEC = [63:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT gpio_FIFO_almost_full_I = gpio_FIFO_GPIO_IO_I, DIR = I
 PORT Push_Buttons_5Bit_GPIO_IO_I_pin = Push_Buttons_5Bit_GPIO_IO_I, DIR = I, VEC = [4:0]
 PORT gpio_FIFO_rd_wr_en_O = gpio_FIFO_GPIO2_IO_O, DIR = O, VEC = [1:0]
 PORT xps_FIFO_cam_data_I = xps_FIFO_data_I_GPIO_IO_I, DIR = I
 PORT xps_FIFO_data_rd_cnt_I = xps_FIFO_data_GPIO2_IO_I, DIR = I, VEC = [0:19]
 PORT read_clk_fifo_O = clock_generator_0_CLKOUT3, DIR = O, SIGIS = CLK, CLK_FREQ = 100000000
 PORT xps_epc_0_PRH_Data_I_pin = xps_epc_0_PRH_Data_I, DIR = I, VEC = [31:0]
 PORT xps_epc_0_PRH_CS_n_pin = xps_epc_0_PRH_CS_n, DIR = O
 PORT xps_epc_0_PRH_Rdy_pin = xps_epc_0_PRH_Rdy, DIR = I
 PORT xps_epc_0_PRH_Rst_pin = xps_epc_0_PRH_Rst, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT DDR2_SDRAM_VFBC2_Cmd_Clk_pin = DDR2_SDRAM_VFBC2_Cmd_Clk, DIR = I
 PORT DDR2_SDRAM_VFBC2_Cmd_Reset_pin = DDR2_SDRAM_VFBC2_Cmd_Reset, DIR = I
 PORT DDR2_SDRAM_VFBC2_Cmd_Data_pin = DDR2_SDRAM_VFBC2_Cmd_Data, DIR = I, VEC = [31:0]
 PORT DDR2_SDRAM_VFBC2_Cmd_Write_pin = DDR2_SDRAM_VFBC2_Cmd_Write, DIR = I
 PORT DDR2_SDRAM_VFBC2_Cmd_End_pin = DDR2_SDRAM_VFBC2_Cmd_End, DIR = I
 PORT DDR2_SDRAM_VFBC2_Cmd_Full_pin = DDR2_SDRAM_VFBC2_Cmd_Full, DIR = O
 PORT DDR2_SDRAM_VFBC2_Cmd_Almost_Full_pin = DDR2_SDRAM_VFBC2_Cmd_Almost_Full, DIR = O
 PORT DDR2_SDRAM_VFBC2_Cmd_Idle_pin = DDR2_SDRAM_VFBC2_Cmd_Idle, DIR = O
 PORT DDR2_SDRAM_VFBC2_Wd_Clk_pin = DDR2_SDRAM_VFBC2_Wd_Clk, DIR = I
 PORT DDR2_SDRAM_VFBC2_Wd_Reset_pin = DDR2_SDRAM_VFBC2_Wd_Reset, DIR = I
 PORT DDR2_SDRAM_VFBC2_Wd_Write_pin = DDR2_SDRAM_VFBC2_Wd_Write, DIR = I
 PORT DDR2_SDRAM_VFBC2_Wd_End_Burst_pin = DDR2_SDRAM_VFBC2_Wd_End_Burst, DIR = I
 PORT DDR2_SDRAM_VFBC2_Wd_Flush_pin = DDR2_SDRAM_VFBC2_Wd_Flush, DIR = I
 PORT DDR2_SDRAM_VFBC2_Wd_Data_pin = DDR2_SDRAM_VFBC2_Wd_Data, DIR = I, VEC = [15:0]
 PORT DDR2_SDRAM_VFBC2_Wd_Data_BE_pin = DDR2_SDRAM_VFBC2_Wd_Data_BE, DIR = I, VEC = [1:0]
 PORT DDR2_SDRAM_VFBC2_Wd_Full_pin = DDR2_SDRAM_VFBC2_Wd_Full, DIR = O
 PORT DDR2_SDRAM_VFBC2_Wd_Almost_Full_pin = DDR2_SDRAM_VFBC2_Wd_Almost_Full, DIR = O
 PORT DDR2_SDRAM_VFBC2_Rd_Clk_pin = DDR2_SDRAM_VFBC2_Rd_Clk, DIR = I
 PORT DDR2_SDRAM_VFBC2_Rd_Reset_pin = DDR2_SDRAM_VFBC2_Rd_Reset, DIR = I
 PORT DDR2_SDRAM_VFBC2_Rd_Read_pin = DDR2_SDRAM_VFBC2_Rd_Read, DIR = I
 PORT DDR2_SDRAM_VFBC2_Rd_End_Burst_pin = DDR2_SDRAM_VFBC2_Rd_End_Burst, DIR = I
 PORT DDR2_SDRAM_VFBC2_Rd_Flush_pin = DDR2_SDRAM_VFBC2_Rd_Flush, DIR = I
 PORT DDR2_SDRAM_VFBC2_Rd_Data_pin = DDR2_SDRAM_VFBC2_Rd_Data, DIR = O, VEC = [15:0]
 PORT DDR2_SDRAM_VFBC2_Rd_Empty_pin = DDR2_SDRAM_VFBC2_Rd_Empty, DIR = O
 PORT DDR2_SDRAM_VFBC2_Rd_Almost_Empty_pin = DDR2_SDRAM_VFBC2_Rd_Almost_Empty, DIR = O
 PORT xps_tft_0_TFT_HSYNC_pin = xps_tft_0_TFT_HSYNC, DIR = O
 PORT xps_tft_0_TFT_VSYNC_pin = xps_tft_0_TFT_VSYNC, DIR = O
 PORT xps_tft_0_TFT_DE_pin = xps_tft_0_TFT_DE, DIR = O
 PORT xps_tft_0_TFT_DPS_pin = xps_tft_0_TFT_DPS, DIR = O
 PORT xps_tft_0_TFT_VGA_CLK_pin = xps_tft_0_TFT_VGA_CLK, DIR = O
 PORT xps_tft_0_TFT_DVI_CLK_P_pin = xps_tft_0_TFT_DVI_CLK_P, DIR = O
 PORT xps_tft_0_TFT_DVI_CLK_N_pin = xps_tft_0_TFT_DVI_CLK_N, DIR = O
 PORT xps_tft_0_TFT_DVI_DATA_pin = xps_tft_0_TFT_DVI_DATA, DIR = O, VEC = [11:0]
 PORT xps_tft_0_TFT_IIC_SCL_pin = xps_tft_0_TFT_IIC_SCL, DIR = IO
 PORT xps_tft_0_TFT_IIC_SDA_pin = xps_tft_0_TFT_IIC_SDA, DIR = IO


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.10.a
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = xps_intc_0_Irq
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.a
 PORT LMB_Clk = clk_100_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.a
 PORT LMB_Clk = clk_100_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_gpio
 PARAMETER INSTANCE = Push_Buttons_5Bit
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x85908000
 PARAMETER C_HIGHADDR = 0x859083ff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = Push_Buttons_5Bit_GPIO_IO_I
 PORT IP2INTC_Irpt = Push_Buttons_5Bit_IP2INTC_Irpt
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR2_SDRAM
 PARAMETER C_NUM_PORTS = 3
 PARAMETER C_NUM_IDELAYCTRL = 3
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y6-IDELAYCTRL_X0Y2-IDELAYCTRL_X0Y1
 PARAMETER C_MEM_PARTNO = mt4htf3264h-53e
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MEM_CLK_WIDTH = 2
 PARAMETER C_MEM_ODT_WIDTH = 2
 PARAMETER C_MEM_CE_WIDTH = 2
 PARAMETER C_MEM_CS_N_WIDTH = 2
 PARAMETER C_MEM_DATA_WIDTH = 64
 PARAMETER C_DDR2_DQSN_ENABLE = 1
 PARAMETER C_PIM0_BASETYPE = 2
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_PIM2_BASETYPE = 6
 PARAMETER C_VFBC2_RDWD_DATA_WIDTH = 16
 PARAMETER C_VFBC2_RDWD_FIFO_DEPTH = 8192
 PARAMETER C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 8
 PARAMETER C_MPMC_BASEADDR = 0x90000000
 PARAMETER C_MPMC_HIGHADDR = 0x9fffffff
 BUS_INTERFACE SPLB0 = mb_plb
 PORT MPMC_Clk0 = clk_200_0000MHzPLL0
 PORT MPMC_Clk0_DIV2 = clk_100_0000MHzPLL0
 PORT MPMC_Clk90 = clk_200_0000MHz90PLL0
 PORT MPMC_Clk_200MHz = clk_200_0000MHzPLL0
 PORT MPMC_Rst = sys_periph_reset
 PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk_pin
 PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
 PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE_pin
 PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
 PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT_pin
 PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
 PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
 PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
 PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
 PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr_pin
 PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ_pin
 PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM_pin
 PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS_pin
 PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
 PORT VFBC2_Cmd_Clk = DDR2_SDRAM_VFBC2_Cmd_Clk
 PORT VFBC2_Cmd_Reset = DDR2_SDRAM_VFBC2_Cmd_Reset
 PORT VFBC2_Cmd_Data = DDR2_SDRAM_VFBC2_Cmd_Data
 PORT VFBC2_Cmd_Write = DDR2_SDRAM_VFBC2_Cmd_Write
 PORT VFBC2_Cmd_End = DDR2_SDRAM_VFBC2_Cmd_End
 PORT VFBC2_Cmd_Full = DDR2_SDRAM_VFBC2_Cmd_Full
 PORT VFBC2_Cmd_Almost_Full = DDR2_SDRAM_VFBC2_Cmd_Almost_Full
 PORT VFBC2_Cmd_Idle = DDR2_SDRAM_VFBC2_Cmd_Idle
 PORT VFBC2_Wd_Clk = DDR2_SDRAM_VFBC2_Wd_Clk
 PORT VFBC2_Wd_Reset = DDR2_SDRAM_VFBC2_Wd_Reset
 PORT VFBC2_Wd_Write = DDR2_SDRAM_VFBC2_Wd_Write
 PORT VFBC2_Wd_End_Burst = DDR2_SDRAM_VFBC2_Wd_End_Burst
 PORT VFBC2_Wd_Flush = DDR2_SDRAM_VFBC2_Wd_Flush
 PORT VFBC2_Wd_Data = DDR2_SDRAM_VFBC2_Wd_Data
 PORT VFBC2_Wd_Data_BE = DDR2_SDRAM_VFBC2_Wd_Data_BE
 PORT VFBC2_Wd_Full = DDR2_SDRAM_VFBC2_Wd_Full
 PORT VFBC2_Wd_Almost_Full = DDR2_SDRAM_VFBC2_Wd_Almost_Full
 PORT VFBC2_Rd_Clk = DDR2_SDRAM_VFBC2_Rd_Clk
 PORT VFBC2_Rd_Reset = DDR2_SDRAM_VFBC2_Rd_Reset
 PORT VFBC2_Rd_Read = DDR2_SDRAM_VFBC2_Rd_Read
 PORT VFBC2_Rd_End_Burst = DDR2_SDRAM_VFBC2_Rd_End_Burst
 PORT VFBC2_Rd_Flush = DDR2_SDRAM_VFBC2_Rd_Flush
 PORT VFBC2_Rd_Data = DDR2_SDRAM_VFBC2_Rd_Data
 PORT VFBC2_Rd_Empty = DDR2_SDRAM_VFBC2_Rd_Empty
 PORT VFBC2_Rd_Almost_Empty = DDR2_SDRAM_VFBC2_Rd_Almost_Empty
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x83c00000
 PARAMETER C_HIGHADDR = 0x83c0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_timer_0_Interrupt
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = xps_bram_if_cntlr_0
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0x8b708000
 PARAMETER C_HIGHADDR = 0x8b709fff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_0_port
END

BEGIN bram_block
 PARAMETER INSTANCE = xps_bram_if_cntlr_0_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_0_port
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_PHASE = 90
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.01.a
 PARAMETER C_CLKOUT3_FREQ = 100000000
 PARAMETER C_CLKOUT4_FREQ = 25000000
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_100_0000MHzPLL0
 PORT CLKOUT1 = clk_200_0000MHz90PLL0
 PORT CLKOUT2 = clk_200_0000MHzPLL0
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
 PORT CLKOUT3 = clock_generator_0_CLKOUT3
 PORT CLKOUT4 = clock_generator_25MHZ
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_100_0000MHzPLL0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_gpio
 PARAMETER INSTANCE = gpio_FIFO
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_GPIO_WIDTH = 1
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO2_WIDTH = 2
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_BASEADDR = 0x8db85000
 PARAMETER C_HIGHADDR = 0x8db853ff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = gpio_FIFO_GPIO_IO_I
 PORT IP2INTC_Irpt = gpio_FIFO_IP2INTC_Irpt
 PORT GPIO2_IO_O = gpio_FIFO_GPIO2_IO_O
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = xps_timer_0_Interrupt & gpio_FIFO_IP2INTC_Irpt & Push_Buttons_5Bit_IP2INTC_Irpt & xps_central_dma_0_IP2INTC_Irpt
 PORT Irq = xps_intc_0_Irq
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_FIFO_cam_data
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_GPIO_WIDTH = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO2_WIDTH = 20
 PARAMETER C_ALL_INPUTS_2 = 1
 PARAMETER C_BASEADDR = 0x8928c000
 PARAMETER C_HIGHADDR = 0x8928c3ff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = xps_FIFO_data_I_GPIO_IO_I
 PORT GPIO2_IO_I = xps_FIFO_data_GPIO2_IO_I
END

BEGIN xps_central_dma
 PARAMETER INSTANCE = xps_central_dma_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_FIFO_DEPTH = 16
 PARAMETER C_RD_BURST_SIZE = 16
 PARAMETER C_WR_BURST_SIZE = 16
 PARAMETER C_BASEADDR = 0x80200000
 PARAMETER C_HIGHADDR = 0x8020ffff
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_central_dma_0_IP2INTC_Irpt
END

BEGIN xps_epc
 PARAMETER INSTANCE = xps_epc_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_PRH0_DWIDTH = 32
 PARAMETER C_PRH0_RDY_TOUT = 858000
 PARAMETER C_PRH0_RDY_WIDTH = 1144000
 PARAMETER C_PRH_MAX_DWIDTH = 32
 PARAMETER C_PRH0_AWIDTH = 3
 PARAMETER C_PRH_MAX_AWIDTH = 3
 PARAMETER C_PRH0_BASEADDR = 0x80800000
 PARAMETER C_PRH0_HIGHADDR = 0x8080ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT PRH_Clk = CLK_S
 PORT PRH_Data_I = xps_epc_0_PRH_Data_I
 PORT PRH_CS_n = xps_epc_0_PRH_CS_n
 PORT PRH_Rdy = xps_epc_0_PRH_Rdy
 PORT PRH_Rst = xps_epc_0_PRH_Rst
END

BEGIN xps_tft
 PARAMETER INSTANCE = xps_tft_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_DCR_SPLB_SLAVE_IF = 1
 PARAMETER C_TFT_INTERFACE = 1
 PARAMETER C_I2C_SLAVE_ADDR = 0b1110110
 PARAMETER C_DEFAULT_TFT_BASE_ADDR = 0x91000000
 PARAMETER C_SPLB_BASEADDR = 0x86e00000
 PARAMETER C_SPLB_HIGHADDR = 0x86e0ffff
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SPLB = mb_plb
 PORT TFT_HSYNC = xps_tft_0_TFT_HSYNC
 PORT TFT_VSYNC = xps_tft_0_TFT_VSYNC
 PORT TFT_DE = xps_tft_0_TFT_DE
 PORT TFT_DPS = xps_tft_0_TFT_DPS
 PORT TFT_VGA_CLK = xps_tft_0_TFT_VGA_CLK
 PORT TFT_DVI_CLK_P = xps_tft_0_TFT_DVI_CLK_P
 PORT TFT_DVI_CLK_N = xps_tft_0_TFT_DVI_CLK_N
 PORT TFT_DVI_DATA = xps_tft_0_TFT_DVI_DATA
 PORT TFT_IIC_SCL = xps_tft_0_TFT_IIC_SCL
 PORT TFT_IIC_SDA = xps_tft_0_TFT_IIC_SDA
 PORT SYS_TFT_Clk = clock_generator_25MHZ
END

