TimeQuest Timing Analyzer report for top_example_chaining_top
Mon Jul 18 10:13:15 2011
Quartus II Version 11.0 Build 157 04/27/2011 Service Pack 0.01 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 950mV 100C Model Fmax Summary
  7. Slow 950mV 100C Model Setup Summary
  8. Slow 950mV 100C Model Hold Summary
  9. Slow 950mV 100C Model Recovery Summary
 10. Slow 950mV 100C Model Removal Summary
 11. Slow 950mV 100C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Propagation Delay
 17. Minimum Propagation Delay
 18. MTBF Summary
 19. Synchronizer Summary
 20. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 21. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 22. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 23. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 24. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 25. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 26. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 27. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 28. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 29. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
 54. Slow 950mV 0C Model Fmax Summary
 55. Slow 950mV 0C Model Setup Summary
 56. Slow 950mV 0C Model Hold Summary
 57. Slow 950mV 0C Model Recovery Summary
 58. Slow 950mV 0C Model Removal Summary
 59. Slow 950mV 0C Model Minimum Pulse Width Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. MTBF Summary
 67. Synchronizer Summary
 68. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
102. Fast 950mV 0C Model Setup Summary
103. Fast 950mV 0C Model Hold Summary
104. Fast 950mV 0C Model Recovery Summary
105. Fast 950mV 0C Model Removal Summary
106. Fast 950mV 0C Model Minimum Pulse Width Summary
107. Setup Times
108. Hold Times
109. Clock to Output Times
110. Minimum Clock to Output Times
111. Propagation Delay
112. Minimum Propagation Delay
113. MTBF Summary
114. Synchronizer Summary
115. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
149. Multicorner Timing Analysis Summary
150. Setup Times
151. Hold Times
152. Clock to Output Times
153. Minimum Clock to Output Times
154. Progagation Delay
155. Minimum Progagation Delay
156. Board Trace Model Assignments
157. Input Transition Times
158. Signal Integrity Metrics (Slow 950mv 0c Model)
159. Signal Integrity Metrics (Slow 950mv 100c Model)
160. Signal Integrity Metrics (Fast 950mv 0c Model)
161. Setup Transfers
162. Hold Transfers
163. Recovery Transfers
164. Removal Transfers
165. Report TCCS
166. Report RSKM
167. Unconstrained Paths
168. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+--------------------+---------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 Service Pack 0.01 SJ Full Version ;
; Revision Name      ; top_example_chaining_top                                            ;
; Device Family      ; Stratix IV                                                          ;
; Device Name        ; EP4S100G2F40I2                                                      ;
; Timing Models      ; Final                                                               ;
; Delay Model        ; Combined                                                            ;
; Rise/Fall Delays   ; Enabled                                                             ;
+--------------------+---------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.74        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  13.3%      ;
;     3-4 processors         ;   6.7%      ;
;     5-12 processors        ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                               ;
+-------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                           ; Status ; Read at                  ;
+-------------------------------------------------------------------------+--------+--------------------------+
; ../sonic_v1_15/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Mon Jul 18 10:12:52 2011 ;
; ../sonic_v1_15/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Mon Jul 18 10:12:52 2011 ;
; ../../top.sdc                                                           ; OK     ; Mon Jul 18 10:12:52 2011 ;
; top_example_chaining_top.sdc                                            ; OK     ; Mon Jul 18 10:12:52 2011 ;
+-------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------+---------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                       ; Type      ; Period  ; Frequency   ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                       ; Source                                                                                                                       ; Targets                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------+---------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                                              ; Base      ; 100.000 ; 10.0 MHz    ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { altera_reserved_tck }                                                                                                              ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0]                              ; Generated ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0] }                              ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0]                                  ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0] }                                  ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse                                   ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse }                                   ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                                          ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout }                                          ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock                                 ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock }                                 ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                   ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout                                       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout                                       ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0]                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]                                               ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]                                               ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0] }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0]                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]                                               ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]                                               ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0] }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0]                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]                                               ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]                                               ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0] }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0]                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]                                               ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]                                               ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0] }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0]                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]                                               ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]                                               ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0] }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0]                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]                                               ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]                                               ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0] }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0]                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]                                               ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]                                               ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0] }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0]                                           ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]                                               ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]                                               ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0] }                                           ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]                                                   ; Base      ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0] }                                                   ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]                                                   ; Base      ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0] }                                                   ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]                                                   ; Base      ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0] }                                                   ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]                                                   ; Base      ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0] }                                                   ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]                                                   ; Base      ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0] }                                                   ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]                                                   ; Base      ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0] }                                                   ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]                                                   ; Base      ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0] }                                                   ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]                                                   ; Base      ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0] }                                                   ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]                                                       ; Base      ; 0.400   ; 2500.0 MHz  ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] }                                                       ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                ; Generated ; 4.000   ; 250.0 MHz   ; 0.000 ; 2.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                           ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                           ; { core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout }                                ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                               ; Generated ; 2.000   ; 500.0 MHz   ; 0.000 ; 1.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock                             ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock                             ; { core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk }                               ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                                    ; Generated ; 20.000  ; 50.0 MHz    ; 0.000 ; 10.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; free_100MHz                                                                                                                  ; core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]                                                              ; { core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] }                                                                    ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                                    ; Generated ; 8.000   ; 125.0 MHz   ; 0.000 ; 4.000  ; 50.00      ; 4         ; 5           ;       ;        ;           ;            ; false    ; free_100MHz                                                                                                                  ; core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]                                                              ; { core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] }                                                                    ;
; free_100MHz                                                                                                                      ; Base      ; 10.000  ; 100.0 MHz   ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { free_100MHz }                                                                                                                      ;
; refclk                                                                                                                           ; Base      ; 10.000  ; 100.0 MHz   ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { refclk }                                                                                                                           ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                                      ; Generated ; 10.000  ; 100.0 MHz   ; 0.000 ; 5.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; refclk                                                                                                                       ; refclk~input|o                                                                                                               ; { refclk~input~INSERTED_REFCLK_DIVIDER|clkout }                                                                                      ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0] ; Generated ; 0.193   ; 5181.35 MHz ; 0.000 ; 0.096  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]                 ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]                 ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0] } ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]     ; Generated ; 0.965   ; 1036.27 MHz ; 0.000 ; 0.482  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]                 ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]                 ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0] }     ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse      ; Generated ; 0.965   ; 1036.27 MHz ; 0.000 ; 0.482  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]                 ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]                 ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse }      ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                ; Generated ; 3.860   ; 259.07 MHz  ; 0.000 ; 1.930  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk      ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk      ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout }                ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk          ; Generated ; 3.860   ; 259.07 MHz  ; 0.000 ; 1.930  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]     ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|clockout          ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk }          ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]         ; Generated ; 1.930   ; 518.13 MHz  ; 0.000 ; 0.965  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]             ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]             ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0] }         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]                 ; Base      ; 0.193   ; 5181.35 MHz ; 0.000 ; 0.096  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0] }                 ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout               ; Generated ; 3.860   ; 259.07 MHz  ; 0.000 ; 1.930  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk      ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk      ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout }               ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk          ; Generated ; 3.860   ; 259.07 MHz  ; 0.000 ; 1.930  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]     ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|clockout         ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk }          ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]         ; Generated ; 1.930   ; 518.13 MHz  ; 0.000 ; 0.965  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0] ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0] ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0] }         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]                     ; Base      ; 0.193   ; 5181.35 MHz ; 0.000 ; 0.096  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                              ;                                                                                                                              ; { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0] }                     ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------+---------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Fmax Summary                                                                                                                                                                  ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                         ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 108.35 MHz  ; 50.0 MHz        ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; limit due to minimum period restriction (tmin) ;
; 115.34 MHz  ; 115.34 MHz      ; altera_reserved_tck                                                                                                ;                                                ;
; 245.76 MHz  ; 245.76 MHz      ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ;                                                ;
; 254.91 MHz  ; 254.91 MHz      ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ;                                                ;
; 272.85 MHz  ; 272.85 MHz      ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ;                                                ;
; 1234.57 MHz ; 800.0 MHz       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; limit due to minimum period restriction (tmin) ;
; 1356.85 MHz ; 800.0 MHz       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Setup Summary                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; -1.896 ; -74.648       ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -1.077 ; -44.130       ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; -0.830 ; -11.002       ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 1.190  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; 7.263  ; 0.000         ;
; n/a                                                                                                                ; 10.557 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; 10.771 ; 0.000         ;
; altera_reserved_tck                                                                                                ; 45.665 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Hold Summary                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -0.735 ; -38.418       ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; -0.552 ; -7.387        ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; 0.265  ; 0.000         ;
; altera_reserved_tck                                                                                                ; 0.266  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; 0.266  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 0.275  ; 0.000         ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 0.582  ; 0.000         ;
; n/a                                                                                                                ; 1.484  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Recovery Summary                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; -3.845 ; -774.923      ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -1.147 ; -278.907      ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 0.533  ; 0.000         ;
; altera_reserved_tck                                                                                                ; 48.855 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Removal Summary                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -0.549 ; -121.363      ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 0.457  ; 0.000         ;
; altera_reserved_tck                                                                                                ; 0.486  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 0.963  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 100C Model Minimum Pulse Width Summary                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 0.000  ; 0.000         ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                                  ; 0.407  ; 0.000         ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                       ; 0.836  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0] ; 0.930  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0] ; 0.960  ; 0.000         ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock                         ; 1.000  ; 0.000         ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                        ; 1.163  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout       ; 1.241  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout        ; 1.243  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk  ; 1.930  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk  ; 1.930  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 3.427  ; 0.000         ;
; free_100MHz                                                                                                              ; 4.747  ; 0.000         ;
; refclk                                                                                                                   ; 5.000  ; 0.000         ;
; altera_reserved_tck                                                                                                      ; 49.317 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                            ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.493 ; 0.500 ; Rise       ; altera_reserved_tck                                           ;
; altera_reserved_tms ; altera_reserved_tck ; 2.191 ; 2.039 ; Rise       ; altera_reserved_tck                                           ;
; pcie_rstn           ; free_100MHz         ; 4.730 ; 4.850 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.439  ; 3.454  ; Rise       ; altera_reserved_tck                                           ;
; altera_reserved_tms ; altera_reserved_tck ; 2.579  ; 2.790  ; Rise       ; altera_reserved_tck                                           ;
; pcie_rstn           ; free_100MHz         ; -3.844 ; -3.992 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                    ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                          ; altera_reserved_tck                                                        ; 14.828 ; 14.808 ; Fall       ; altera_reserved_tck                                                                               ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.375  ; 2.422  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.661  ; 3.717  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.830  ; 4.839  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.884  ; 4.897  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.375  ; 2.422  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.142  ; 2.096  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.716  ; 1.791  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.716  ; 1.791  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.616  ; 3.669  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.616  ; 3.669  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.073  ; 4.125  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.830  ; 4.839  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.088  ; 2.160  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.991  ; 2.060  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.713  ; 1.791  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.661  ; 3.717  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.661  ; 3.717  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.661  ; 3.717  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.884  ; 4.897  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.884  ; 4.897  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; L0_led                                                                                                                                                       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.410 ; 13.242 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; alive_led                                                                                                                                                    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 10.891 ; 10.777 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; comp_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.102 ; 12.961 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; gen2_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 11.605 ; 11.559 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; lane_active_led[*]                                                                                                                                           ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 14.608 ; 14.674 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[0]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.701 ; 13.647 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[1]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 14.608 ; 14.674 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[2]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 14.107 ; 14.045 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[3]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 14.596 ; 14.439 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.899  ; 7.951  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 9.443  ; 9.434  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 6.544  ; 6.568  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 6.641  ; 6.581  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 5.882  ; 6.024  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 6.259  ; 6.305  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                    ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                          ; altera_reserved_tck                                                        ; 12.395 ; 12.359 ; Fall       ; altera_reserved_tck                                                                               ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.487  ; 1.557  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.484  ; 1.556  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.255  ; 3.305  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.297  ; 3.349  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.100  ; 2.144  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.883  ; 1.841  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.487  ; 1.557  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.487  ; 1.557  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.255  ; 3.305  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.255  ; 3.305  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.680  ; 3.728  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.385  ; 4.394  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.833  ; 1.900  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.742  ; 1.807  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.484  ; 1.556  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.297  ; 3.349  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.297  ; 3.349  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.297  ; 3.349  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.435  ; 4.447  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.435  ; 4.447  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; L0_led                                                                                                                                                       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.450 ; 12.295 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; alive_led                                                                                                                                                    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 10.112 ; 10.007 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; comp_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.163 ; 12.034 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; gen2_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 10.777 ; 10.735 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; lane_active_led[*]                                                                                                                                           ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.726 ; 12.676 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[0]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.726 ; 12.676 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[1]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.569 ; 13.632 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[2]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.097 ; 13.041 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[3]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.559 ; 13.413 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 6.737  ; 6.787  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.496  ; 7.534  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 5.726  ; 5.726  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 5.736  ; 5.686  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 5.109  ; 5.220  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 5.381  ; 5.429  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                  ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port     ; Output Port                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; local_rstn_ext ; phy_reset_n                                                                                                                                             ; 9.412 ;    ;    ; 9.488 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET   ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET  ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET  ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET  ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET  ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET ; 6.260 ;    ;    ; 6.309 ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                          ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port     ; Output Port                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; local_rstn_ext ; phy_reset_n                                                                                                                                             ; 8.991 ;    ;    ; 9.064 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.133 ;    ;    ; 5.182 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET   ; 5.939 ;    ;    ; 5.990 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.133 ;    ;    ; 5.182 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.133 ;    ;    ; 5.182 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.133 ;    ;    ; 5.182 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.133 ;    ;    ; 5.182 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET  ; 5.939 ;    ;    ; 5.990 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET  ; 5.939 ;    ;    ; 5.990 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET  ; 5.939 ;    ;    ; 5.990 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET  ; 5.939 ;    ;    ; 5.990 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.133 ;    ;    ; 5.182 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.133 ;    ;    ; 5.182 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.133 ;    ;    ; 5.182 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.133 ;    ;    ; 5.182 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET ; 5.939 ;    ;    ; 5.990 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET ; 5.939 ;    ;    ; 5.990 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET ; 5.939 ;    ;    ; 5.990 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET ; 5.939 ;    ;    ; 5.990 ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 34
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 7.024 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                                                             ; Synchronization Node                                                                                                                                                                                                                                                                            ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_4ia1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_0dk1:FIFOram|q_b[150]            ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                             ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                               ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                              ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                       ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                        ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                               ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                         ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                        ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                            ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 7.024                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;                        ;              ;                  ; 3.236        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][12] ;                        ;              ;                  ; 3.233        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][12] ;                        ;              ;                  ; 0.555        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 7.069                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;                        ;              ;                  ; 3.131        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][10] ;                        ;              ;                  ; 3.224        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][10] ;                        ;              ;                  ; 0.714        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 7.165                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;                        ;              ;                  ; 3.215        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][13] ;                        ;              ;                  ; 3.239        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][13] ;                        ;              ;                  ; 0.711        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 7.292                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;                        ;              ;                  ; 3.221        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][11] ;                        ;              ;                  ; 3.300        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][11] ;                        ;              ;                  ; 0.771        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 7.542                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;                        ;              ;                  ; 3.168        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][9] ;                        ;              ;                  ; 3.176        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][9] ;                        ;              ;                  ; 1.198        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 7.753                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;                        ;              ;                  ; 3.158        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][7] ;                        ;              ;                  ; 3.240        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][7] ;                        ;              ;                  ; 1.355        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 7.764                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;                        ;              ;                  ; 3.236        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][8] ;                        ;              ;                  ; 3.228        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][8] ;                        ;              ;                  ; 1.300        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.302                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;                        ;              ;                  ; 2.363        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][10] ;                        ;              ;                  ; 3.279        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][10] ;                        ;              ;                  ; 2.660        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.310                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;                        ;              ;                  ; 2.361        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][13] ;                        ;              ;                  ; 3.303        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][13] ;                        ;              ;                  ; 2.646        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.321                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;                        ;              ;                  ; 3.419        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][11] ;                        ;              ;                  ; 2.372        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][11] ;                        ;              ;                  ; 2.530        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.360                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;                        ;              ;                  ; 2.394        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][12] ;                        ;              ;                  ; 3.254        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][12] ;                        ;              ;                  ; 2.712        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.371                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;                        ;              ;                  ; 2.225        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][9] ;                        ;              ;                  ; 3.253        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][9] ;                        ;              ;                  ; 2.893        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.401                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;                        ;              ;                  ; 3.118        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][4] ;                        ;              ;                  ; 3.226        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][4] ;                        ;              ;                  ; 2.057        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.453                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;                        ;              ;                  ; 3.028        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][0] ;                        ;              ;                  ; 3.266        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][0] ;                        ;              ;                  ; 2.159        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.494                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;                        ;              ;                  ; 2.493        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][7] ;                        ;              ;                  ; 3.166        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][7] ;                        ;              ;                  ; 2.835        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.498                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;                        ;              ;                  ; 3.104        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][3] ;                        ;              ;                  ; 3.112        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][3] ;                        ;              ;                  ; 2.282        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.527                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;                        ;              ;                  ; 3.241        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][5] ;                        ;              ;                  ; 3.231        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][5] ;                        ;              ;                  ; 2.055        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.603                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;                        ;              ;                  ; 3.241        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][6] ;                        ;              ;                  ; 3.178        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][6] ;                        ;              ;                  ; 2.184        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.636                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;                        ;              ;                  ; 2.478        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][8] ;                        ;              ;                  ; 3.297        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][8] ;                        ;              ;                  ; 2.861        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.662                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;                        ;              ;                  ; 2.434        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][6] ;                        ;              ;                  ; 3.192        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][6] ;                        ;              ;                  ; 3.036        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.697                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;                        ;              ;                  ; 3.101        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][2] ;                        ;              ;                  ; 3.156        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][2] ;                        ;              ;                  ; 2.440        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.765                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;                        ;              ;                  ; 2.334        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][4] ;                        ;              ;                  ; 3.284        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][4] ;                        ;              ;                  ; 3.147        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.896                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;                        ;              ;                  ; 2.543        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][5] ;                        ;              ;                  ; 3.280        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][5] ;                        ;              ;                  ; 3.073        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.958                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;                        ;              ;                  ; 2.506        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][2] ;                        ;              ;                  ; 3.252        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][2] ;                        ;              ;                  ; 3.200        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.020                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;                        ;              ;                  ; 2.579        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][1] ;                        ;              ;                  ; 3.193        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][1] ;                        ;              ;                  ; 3.248        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.107                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;                        ;              ;                  ; 3.220        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][1] ;                        ;              ;                  ; 3.169        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][1] ;                        ;              ;                  ; 2.718        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.199                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;                        ;              ;                  ; 2.593        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][3] ;                        ;              ;                  ; 3.347        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][3] ;                        ;              ;                  ; 3.259        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.236                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;                        ;              ;                  ; 3.471        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][0] ;                        ;              ;                  ; 3.378        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][0] ;                        ;              ;                  ; 2.387        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_4ia1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_0dk1:FIFOram|q_b[150] ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                          ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                  ; 8                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                  ; 23.818                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                     ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                            ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                           ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_4ia1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_0dk1:FIFOram|q_b[150] ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle                                                                                 ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[17]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[18]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[19]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[20]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[21]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[22]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[23]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[24]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[25]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[26]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[0]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[1]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[2]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[3]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[4]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[5]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[6]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[7]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[8]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[9]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|transferring_data                                                                                    ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rcving_last_cpl_for_tag                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                          ;                        ;              ;                  ; 2.980        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                          ;                        ;              ;                  ; 3.229        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[5][0]                                          ;                        ;              ;                  ; 3.233        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[4][0]                                          ;                        ;              ;                  ; 2.729        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[3][0]                                          ;                        ;              ;                  ; 3.275        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[2][0]                                          ;                        ;              ;                  ; 3.129        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[1][0]                                          ;                        ;              ;                  ; 3.235        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[0][0]                                          ;                        ;              ;                  ; 2.008        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                         ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                         ; 198.505                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1  ;                        ;              ;                  ; 99.249       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0] ;                        ;              ;                  ; 99.256       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1] ;                        ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                        ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 297.527                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 99.218       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 99.304       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1] ;                        ;              ;                  ; 99.005       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                               ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                  ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                              ; 297.551                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                 ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1  ;                        ;              ;                  ; 99.240       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0] ;                        ;              ;                  ; 99.236       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1] ;                        ;              ;                  ; 99.075       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                             ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                   ; 297.557                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1  ;                        ;              ;                  ; 99.246       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0] ;                        ;              ;                  ; 99.242       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1] ;                        ;              ;                  ; 99.069       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                             ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 297.662                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1  ;                        ;              ;                  ; 99.261       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0] ;                        ;              ;                  ; 99.304       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1] ;                        ;              ;                  ; 99.097       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Fmax Summary                                                                                                                                                                    ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                         ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 108.54 MHz  ; 50.0 MHz        ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; limit due to minimum period restriction (tmin) ;
; 121.24 MHz  ; 121.24 MHz      ; altera_reserved_tck                                                                                                ;                                                ;
; 252.97 MHz  ; 252.97 MHz      ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ;                                                ;
; 266.81 MHz  ; 266.81 MHz      ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ;                                                ;
; 283.29 MHz  ; 283.29 MHz      ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ;                                                ;
; 1287.0 MHz  ; 800.0 MHz       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; limit due to minimum period restriction (tmin) ;
; 1418.44 MHz ; 800.0 MHz       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Setup Summary                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; -1.801 ; -70.794       ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -1.031 ; -40.416       ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; -0.841 ; -11.210       ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 1.223  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; 7.295  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; 10.787 ; 0.000         ;
; n/a                                                                                                                ; 11.117 ; 0.000         ;
; altera_reserved_tck                                                                                                ; 45.876 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Hold Summary                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -0.784 ; -39.198       ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; -0.503 ; -6.727        ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 0.229  ; 0.000         ;
; altera_reserved_tck                                                                                                ; 0.264  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; 0.264  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; 0.264  ; 0.000         ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 0.555  ; 0.000         ;
; n/a                                                                                                                ; 1.440  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Recovery Summary                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; -3.606 ; -728.113      ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -1.025 ; -251.160      ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 0.736  ; 0.000         ;
; altera_reserved_tck                                                                                                ; 48.851 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Removal Summary                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -0.554 ; -126.981      ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 0.441  ; 0.000         ;
; altera_reserved_tck                                                                                                ; 0.467  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 0.837  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 950mV 0C Model Minimum Pulse Width Summary                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 0.000  ; 0.000         ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                                  ; 0.397  ; 0.000         ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                       ; 0.811  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0] ; 0.931  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0] ; 0.959  ; 0.000         ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock                         ; 1.000  ; 0.000         ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                        ; 1.214  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout        ; 1.229  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout       ; 1.268  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk  ; 1.930  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk  ; 1.930  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 3.435  ; 0.000         ;
; free_100MHz                                                                                                              ; 4.748  ; 0.000         ;
; refclk                                                                                                                   ; 5.000  ; 0.000         ;
; altera_reserved_tck                                                                                                      ; 49.258 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                            ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.428 ; 0.320 ; Rise       ; altera_reserved_tck                                           ;
; altera_reserved_tms ; altera_reserved_tck ; 2.060 ; 1.788 ; Rise       ; altera_reserved_tck                                           ;
; pcie_rstn           ; free_100MHz         ; 4.472 ; 4.514 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.129  ; 3.223  ; Rise       ; altera_reserved_tck                                           ;
; altera_reserved_tms ; altera_reserved_tck ; 2.278  ; 2.579  ; Rise       ; altera_reserved_tck                                           ;
; pcie_rstn           ; free_100MHz         ; -3.661 ; -3.741 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                    ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                          ; altera_reserved_tck                                                        ; 13.877 ; 13.782 ; Fall       ; altera_reserved_tck                                                                               ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.297  ; 2.323  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.477  ; 3.484  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.546  ; 4.510  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.597  ; 4.554  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.297  ; 2.323  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.073  ; 2.010  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.669  ; 1.726  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.669  ; 1.726  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.431  ; 3.442  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.431  ; 3.442  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.840  ; 3.852  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.546  ; 4.510  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.022  ; 2.076  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.945  ; 1.994  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.668  ; 1.726  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.477  ; 3.484  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.477  ; 3.484  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.477  ; 3.484  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.597  ; 4.554  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.597  ; 4.554  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; L0_led                                                                                                                                                       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.538 ; 12.276 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; alive_led                                                                                                                                                    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 10.208 ; 10.058 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; comp_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.235 ; 12.028 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; gen2_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 10.854 ; 10.780 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; lane_active_led[*]                                                                                                                                           ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.618 ; 13.588 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[0]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.803 ; 12.679 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[1]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.599 ; 13.588 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[2]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.168 ; 13.023 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[3]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.618 ; 13.386 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.462  ; 7.475  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.883  ; 8.820  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 6.149  ; 6.121  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 6.256  ; 6.139  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 5.518  ; 5.616  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 5.888  ; 5.881  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                    ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                          ; altera_reserved_tck                                                        ; 11.745 ; 11.634 ; Fall       ; altera_reserved_tck                                                                               ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.442  ; 1.495  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.440  ; 1.495  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.081  ; 3.092  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.124  ; 3.131  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.026  ; 2.050  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.818  ; 1.759  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.442  ; 1.495  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.442  ; 1.495  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.081  ; 3.092  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.081  ; 3.092  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.462  ; 3.473  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.119  ; 4.086  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.770  ; 1.820  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.698  ; 1.744  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.440  ; 1.495  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.124  ; 3.131  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.124  ; 3.131  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.124  ; 3.131  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.167  ; 4.127  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.167  ; 4.127  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; L0_led                                                                                                                                                       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 11.643 ; 11.401 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; alive_led                                                                                                                                                    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 9.481  ; 9.343  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; comp_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 11.361 ; 11.170 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; gen2_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 10.083 ; 10.016 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; lane_active_led[*]                                                                                                                                           ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 11.894 ; 11.780 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[0]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 11.894 ; 11.780 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[1]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.636 ; 12.627 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[2]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.228 ; 12.095 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[3]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 12.653 ; 12.439 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 6.380  ; 6.400  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.085  ; 7.083  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 5.380  ; 5.337  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 5.391  ; 5.294  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 4.792  ; 4.867  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 5.048  ; 5.054  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                  ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port     ; Output Port                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; local_rstn_ext ; phy_reset_n                                                                                                                                             ; 8.827 ;    ;    ; 8.781 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.121 ;    ;    ; 5.102 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET   ; 5.957 ;    ;    ; 5.904 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.121 ;    ;    ; 5.102 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.121 ;    ;    ; 5.102 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.121 ;    ;    ; 5.102 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.121 ;    ;    ; 5.102 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET  ; 5.957 ;    ;    ; 5.904 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET  ; 5.957 ;    ;    ; 5.904 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET  ; 5.957 ;    ;    ; 5.904 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET  ; 5.957 ;    ;    ; 5.904 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.121 ;    ;    ; 5.102 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.121 ;    ;    ; 5.102 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.121 ;    ;    ; 5.102 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.121 ;    ;    ; 5.102 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET ; 5.957 ;    ;    ; 5.904 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET ; 5.957 ;    ;    ; 5.904 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET ; 5.957 ;    ;    ; 5.904 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET ; 5.957 ;    ;    ; 5.904 ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                          ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port     ; Output Port                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; local_rstn_ext ; phy_reset_n                                                                                                                                             ; 8.462 ;    ;    ; 8.421 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 4.905 ;    ;    ; 4.894 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET   ; 5.683 ;    ;    ; 5.641 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 4.905 ;    ;    ; 4.894 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 4.905 ;    ;    ; 4.894 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 4.905 ;    ;    ; 4.894 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 4.905 ;    ;    ; 4.894 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET  ; 5.683 ;    ;    ; 5.641 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET  ; 5.683 ;    ;    ; 5.641 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET  ; 5.683 ;    ;    ; 5.641 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET  ; 5.683 ;    ;    ; 5.641 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 4.905 ;    ;    ; 4.894 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 4.905 ;    ;    ; 4.894 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 4.905 ;    ;    ; 4.894 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 4.905 ;    ;    ; 4.894 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET ; 5.683 ;    ;    ; 5.641 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET ; 5.683 ;    ;    ; 5.641 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET ; 5.683 ;    ;    ; 5.641 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET ; 5.683 ;    ;    ; 5.641 ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 34
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 7.248 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                                                             ; Synchronization Node                                                                                                                                                                                                                                                                            ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_4ia1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_0dk1:FIFOram|q_b[150]            ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                             ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                               ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                              ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                       ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                        ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                        ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                               ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                         ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                            ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 7.248                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;                        ;              ;                  ; 3.256        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][12] ;                        ;              ;                  ; 3.254        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][12] ;                        ;              ;                  ; 0.738        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 7.289                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;                        ;              ;                  ; 3.153        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][10] ;                        ;              ;                  ; 3.247        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][10] ;                        ;              ;                  ; 0.889        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 7.391                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;                        ;              ;                  ; 3.240        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][13] ;                        ;              ;                  ; 3.259        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][13] ;                        ;              ;                  ; 0.892        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 7.510                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;                        ;              ;                  ; 3.244        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][11] ;                        ;              ;                  ; 3.319        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][11] ;                        ;              ;                  ; 0.947        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 7.744                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;                        ;              ;                  ; 3.186        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][9] ;                        ;              ;                  ; 3.200        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][9] ;                        ;              ;                  ; 1.358        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 7.946                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;                        ;              ;                  ; 3.182        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][7] ;                        ;              ;                  ; 3.260        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][7] ;                        ;              ;                  ; 1.504        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 7.955                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;                        ;              ;                  ; 3.253        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][8] ;                        ;              ;                  ; 3.249        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][8] ;                        ;              ;                  ; 1.453        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.460                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;                        ;              ;                  ; 3.436        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][11] ;                        ;              ;                  ; 2.450        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][11] ;                        ;              ;                  ; 2.574        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.465                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;                        ;              ;                  ; 2.452        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][13] ;                        ;              ;                  ; 3.321        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][13] ;                        ;              ;                  ; 2.692        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.470                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;                        ;              ;                  ; 2.471        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][10] ;                        ;              ;                  ; 3.297        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][10] ;                        ;              ;                  ; 2.702        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.516                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;                        ;              ;                  ; 2.490        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][12] ;                        ;              ;                  ; 3.273        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][12] ;                        ;              ;                  ; 2.753        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.537                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;                        ;              ;                  ; 2.337        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][9] ;                        ;              ;                  ; 3.272        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][9] ;                        ;              ;                  ; 2.928        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.544                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;                        ;              ;                  ; 3.139        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][4] ;                        ;              ;                  ; 3.247        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][4] ;                        ;              ;                  ; 2.158        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.621                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;                        ;              ;                  ; 3.072        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][0] ;                        ;              ;                  ; 3.287        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][0] ;                        ;              ;                  ; 2.262        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.636                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;                        ;              ;                  ; 3.132        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][3] ;                        ;              ;                  ; 3.133        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][3] ;                        ;              ;                  ; 2.371        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.647                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;                        ;              ;                  ; 2.581        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][7] ;                        ;              ;                  ; 3.190        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][7] ;                        ;              ;                  ; 2.876        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.674                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;                        ;              ;                  ; 3.259        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][5] ;                        ;              ;                  ; 3.254        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][5] ;                        ;              ;                  ; 2.161        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.739                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;                        ;              ;                  ; 3.261        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][6] ;                        ;              ;                  ; 3.196        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][6] ;                        ;              ;                  ; 2.282        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.778                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;                        ;              ;                  ; 2.569        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][8] ;                        ;              ;                  ; 3.311        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][8] ;                        ;              ;                  ; 2.898        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.814                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;                        ;              ;                  ; 2.528        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][6] ;                        ;              ;                  ; 3.214        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][6] ;                        ;              ;                  ; 3.072        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.819                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;                        ;              ;                  ; 3.129        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][2] ;                        ;              ;                  ; 3.185        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][2] ;                        ;              ;                  ; 2.505        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 8.916                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;                        ;              ;                  ; 2.434        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][4] ;                        ;              ;                  ; 3.300        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][4] ;                        ;              ;                  ; 3.182        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.031                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;                        ;              ;                  ; 2.630        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][5] ;                        ;              ;                  ; 3.298        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][5] ;                        ;              ;                  ; 3.103        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.100                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;                        ;              ;                  ; 2.600        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][2] ;                        ;              ;                  ; 3.271        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][2] ;                        ;              ;                  ; 3.229        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.157                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;                        ;              ;                  ; 2.662        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][1] ;                        ;              ;                  ; 3.216        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][1] ;                        ;              ;                  ; 3.279        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.216                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;                        ;              ;                  ; 3.243        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][1] ;                        ;              ;                  ; 3.193        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][1] ;                        ;              ;                  ; 2.780        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.324                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;                        ;              ;                  ; 2.672        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][3] ;                        ;              ;                  ; 3.364        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][3] ;                        ;              ;                  ; 3.288        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.334                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;                        ;              ;                  ; 3.487        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][0] ;                        ;              ;                  ; 3.397        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][0] ;                        ;              ;                  ; 2.450        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_4ia1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_0dk1:FIFOram|q_b[150] ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                          ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                  ; 8                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                  ; 24.103                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                     ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                            ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                           ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_4ia1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_0dk1:FIFOram|q_b[150] ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle                                                                                 ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[17]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[18]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[19]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[20]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[21]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[22]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[23]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[24]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[25]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[26]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[0]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[1]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[2]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[3]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[4]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[5]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[6]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[7]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[8]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[9]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|transferring_data                                                                                    ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rcving_last_cpl_for_tag                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                          ;                        ;              ;                  ; 3.032        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                          ;                        ;              ;                  ; 3.250        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[5][0]                                          ;                        ;              ;                  ; 3.254        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[4][0]                                          ;                        ;              ;                  ; 2.777        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[3][0]                                          ;                        ;              ;                  ; 3.293        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[2][0]                                          ;                        ;              ;                  ; 3.156        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[1][0]                                          ;                        ;              ;                  ; 3.259        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[0][0]                                          ;                        ;              ;                  ; 2.082        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                         ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                         ; 198.552                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1  ;                        ;              ;                  ; 99.270       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0] ;                        ;              ;                  ; 99.282       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1] ;                        ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                        ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 297.616                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 99.247       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 99.330       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1] ;                        ;              ;                  ; 99.039       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                             ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                   ; 297.636                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1  ;                        ;              ;                  ; 99.273       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0] ;                        ;              ;                  ; 99.263       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1] ;                        ;              ;                  ; 99.100       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                               ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                  ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                              ; 297.641                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                 ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1  ;                        ;              ;                  ; 99.270       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0] ;                        ;              ;                  ; 99.269       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1] ;                        ;              ;                  ; 99.102       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                             ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 297.749                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1  ;                        ;              ;                  ; 99.289       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0] ;                        ;              ;                  ; 99.328       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1] ;                        ;              ;                  ; 99.132       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Setup Summary                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; -1.212 ; -48.334       ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -0.706 ; -30.004       ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; -0.389 ; -5.028        ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 1.569  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; 7.597  ; 0.000         ;
; n/a                                                                                                                ; 13.923 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; 15.249 ; 0.000         ;
; altera_reserved_tck                                                                                                ; 47.672 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Hold Summary                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; -0.541 ; -7.347        ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -0.457 ; -23.562       ;
; altera_reserved_tck                                                                                                ; 0.153  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; 0.153  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; 0.154  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 0.175  ; 0.000         ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 0.317  ; 0.000         ;
; n/a                                                                                                                ; 0.892  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Recovery Summary                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; -2.583 ; -525.273      ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -0.816 ; -199.040      ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 1.812  ; 0.000         ;
; altera_reserved_tck                                                                                                ; 49.612 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Removal Summary                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; -0.305 ; -66.786       ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 0.265  ; 0.000         ;
; altera_reserved_tck                                                                                                ; 0.277  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 0.682  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 950mV 0C Model Minimum Pulse Width Summary                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 0.000  ; 0.000         ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                                  ; 0.615  ; 0.000         ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                       ; 0.901  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0] ; 0.945  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0] ; 0.964  ; 0.000         ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock                         ; 1.000  ; 0.000         ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                        ; 1.137  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout       ; 1.192  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout        ; 1.213  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk  ; 1.930  ; 0.000         ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk  ; 1.930  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 3.622  ; 0.000         ;
; free_100MHz                                                                                                              ; 4.862  ; 0.000         ;
; refclk                                                                                                                   ; 5.000  ; 0.000         ;
; altera_reserved_tck                                                                                                      ; 49.131 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                            ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.218 ; 0.539 ; Rise       ; altera_reserved_tck                                           ;
; altera_reserved_tms ; altera_reserved_tck ; 1.139 ; 1.351 ; Rise       ; altera_reserved_tck                                           ;
; pcie_rstn           ; free_100MHz         ; 2.844 ; 3.232 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.483  ; 2.178  ; Rise       ; altera_reserved_tck                                           ;
; altera_reserved_tms ; altera_reserved_tck ; 2.012  ; 1.809  ; Rise       ; altera_reserved_tck                                           ;
; pcie_rstn           ; free_100MHz         ; -2.349 ; -2.748 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                    ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                          ; altera_reserved_tck                                                        ; 9.881 ; 9.884 ; Fall       ; altera_reserved_tck                                                                               ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.513 ; 1.551 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.372 ; 2.423 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.155 ; 3.169 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.184 ; 3.207 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.513 ; 1.551 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.357 ; 1.335 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.071 ; 1.136 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.071 ; 1.136 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.344 ; 2.390 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.344 ; 2.390 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.651 ; 2.694 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.155 ; 3.169 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.334 ; 1.391 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.262 ; 1.310 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.071 ; 1.135 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.372 ; 2.423 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.372 ; 2.423 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.372 ; 2.423 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.184 ; 3.207 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.184 ; 3.207 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; L0_led                                                                                                                                                       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.739 ; 8.647 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; alive_led                                                                                                                                                    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.057 ; 6.989 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; comp_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.573 ; 8.500 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; gen2_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.567 ; 7.548 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; lane_active_led[*]                                                                                                                                           ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 9.599 ; 9.655 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[0]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.955 ; 8.930 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[1]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 9.599 ; 9.655 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[2]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 9.238 ; 9.219 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[3]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 9.593 ; 9.486 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 5.063 ; 5.107 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 6.077 ; 6.070 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 4.151 ; 4.163 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 4.196 ; 4.174 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 3.703 ; 3.798 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 3.934 ; 3.987 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                    ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                          ; altera_reserved_tck                                                        ; 8.085 ; 8.082 ; Fall       ; altera_reserved_tck                                                                               ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.893 ; 0.953 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.892 ; 0.952 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.082 ; 2.125 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.108 ; 2.156 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.306 ; 1.341 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.160 ; 1.139 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.893 ; 0.953 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.893 ; 0.953 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.082 ; 2.125 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.082 ; 2.125 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.370 ; 2.410 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.841 ; 2.854 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.139 ; 1.192 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.071 ; 1.116 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.892 ; 0.952 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.108 ; 2.156 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.108 ; 2.156 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.108 ; 2.156 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.868 ; 2.888 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.868 ; 2.888 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; L0_led                                                                                                                                                       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.126 ; 8.042 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; alive_led                                                                                                                                                    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 6.559 ; 6.496 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; comp_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.971 ; 7.904 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; gen2_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.036 ; 7.019 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; lane_active_led[*]                                                                                                                                           ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.332 ; 8.308 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[0]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.332 ; 8.308 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[1]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.935 ; 8.987 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[2]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.590 ; 8.574 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[3]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.928 ; 8.829 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.288 ; 4.326 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.797 ; 4.824 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 3.675 ; 3.675 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 3.681 ; 3.663 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 3.257 ; 3.334 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 3.437 ; 3.489 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                  ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port     ; Output Port                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; local_rstn_ext ; phy_reset_n                                                                                                                                             ; 5.974 ;    ;    ; 6.358 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.311 ;    ;    ; 3.660 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET   ; 3.835 ;    ;    ; 4.200 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.311 ;    ;    ; 3.660 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 3.311 ;    ;    ; 3.660 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 3.311 ;    ;    ; 3.660 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 3.311 ;    ;    ; 3.660 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET  ; 3.835 ;    ;    ; 4.200 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET  ; 3.835 ;    ;    ; 4.200 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET  ; 3.835 ;    ;    ; 4.200 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET  ; 3.835 ;    ;    ; 4.200 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.311 ;    ;    ; 3.660 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 3.311 ;    ;    ; 3.660 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 3.311 ;    ;    ; 3.660 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 3.311 ;    ;    ; 3.660 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET ; 3.835 ;    ;    ; 4.200 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET ; 3.835 ;    ;    ; 4.200 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET ; 3.835 ;    ;    ; 4.200 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET ; 3.835 ;    ;    ; 4.200 ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                          ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port     ; Output Port                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; local_rstn_ext ; phy_reset_n                                                                                                                                             ; 5.738 ;    ;    ; 6.114 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET   ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET  ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET  ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET  ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET  ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET ; 3.662 ;    ;    ; 4.024 ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 34
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.918 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                                                             ; Synchronization Node                                                                                                                                                                                                                                                                            ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12] ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]  ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_4ia1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_0dk1:FIFOram|q_b[150]            ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                             ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                               ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                              ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                       ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                        ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                        ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                               ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                         ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                            ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.918                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;                        ;              ;                  ; 3.507        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][12] ;                        ;              ;                  ; 3.502        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][12] ;                        ;              ;                  ; 1.909        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.937                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;                        ;              ;                  ; 3.438        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][10] ;                        ;              ;                  ; 3.498        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][10] ;                        ;              ;                  ; 2.001        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 8.994                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;                        ;              ;                  ; 3.492        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][13] ;                        ;              ;                  ; 3.509        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][13] ;                        ;              ;                  ; 1.993        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 9.066                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;                        ;              ;                  ; 3.495        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][11] ;                        ;              ;                  ; 3.542        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][11] ;                        ;              ;                  ; 2.029        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.218                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;                        ;              ;                  ; 3.466        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][9] ;                        ;              ;                  ; 3.473        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][9] ;                        ;              ;                  ; 2.279        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.337                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;                        ;              ;                  ; 3.460        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][7] ;                        ;              ;                  ; 3.507        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][7] ;                        ;              ;                  ; 2.370        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.340                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;                        ;              ;                  ; 3.502        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][8] ;                        ;              ;                  ; 3.499        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][8] ;                        ;              ;                  ; 2.339        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.704                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;                        ;              ;                  ; 3.362        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][0] ;                        ;              ;                  ; 3.516        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][0] ;                        ;              ;                  ; 2.826        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.726                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;                        ;              ;                  ; 3.439        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][4] ;                        ;              ;                  ; 3.495        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][4] ;                        ;              ;                  ; 2.792        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.779                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;                        ;              ;                  ; 3.429        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][3] ;                        ;              ;                  ; 3.434        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][3] ;                        ;              ;                  ; 2.916        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.788                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;                        ;              ;                  ; 3.510        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][5] ;                        ;              ;                  ; 3.497        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][5] ;                        ;              ;                  ; 2.781        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 9.798                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][10] ;                        ;              ;                  ; 2.967        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][10] ;                        ;              ;                  ; 3.598        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][10] ;                        ;              ;                  ; 3.233        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 9.805                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][13] ;                        ;              ;                  ; 2.967        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][13] ;                        ;              ;                  ; 3.611        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][13] ;                        ;              ;                  ; 3.227        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 9.816                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][11] ;                        ;              ;                  ; 3.675        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][11] ;                        ;              ;                  ; 2.978        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][11] ;                        ;              ;                  ; 3.163        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.841                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;                        ;              ;                  ; 3.510        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][6] ;                        ;              ;                  ; 3.474        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][6] ;                        ;              ;                  ; 2.857        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                     ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                     ; 9.843                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                        ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                               ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                               ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][12] ;                        ;              ;                  ; 2.997        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][12] ;                        ;              ;                  ; 3.588        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][12] ;                        ;              ;                  ; 3.258        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.856                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][9] ;                        ;              ;                  ; 2.898        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][9] ;                        ;              ;                  ; 3.588        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][9] ;                        ;              ;                  ; 3.370        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.918                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;                        ;              ;                  ; 3.428        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][2] ;                        ;              ;                  ; 3.459        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][2] ;                        ;              ;                  ; 3.031        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 9.933                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;                        ;              ;                  ; 3.061        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][7] ;                        ;              ;                  ; 3.536        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][7] ;                        ;              ;                  ; 3.336        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 10.012                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;                        ;              ;                  ; 3.042        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][8] ;                        ;              ;                  ; 3.613        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][8] ;                        ;              ;                  ; 3.357        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 10.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;                        ;              ;                  ; 3.025        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][6] ;                        ;              ;                  ; 3.552        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][6] ;                        ;              ;                  ; 3.449        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 10.074                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][4] ;                        ;              ;                  ; 2.959        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][4] ;                        ;              ;                  ; 3.602        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][4] ;                        ;              ;                  ; 3.513        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 10.150                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                                             ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;                        ;              ;                  ; 3.495        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][1] ;                        ;              ;                  ; 3.467        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][1] ;                        ;              ;                  ; 3.188        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 10.152                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;                        ;              ;                  ; 3.078        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][5] ;                        ;              ;                  ; 3.601        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][5] ;                        ;              ;                  ; 3.473        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 10.193                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;                        ;              ;                  ; 3.063        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][2] ;                        ;              ;                  ; 3.585        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][2] ;                        ;              ;                  ; 3.545        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 10.228                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;                        ;              ;                  ; 3.101        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][1] ;                        ;              ;                  ; 3.552        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][1] ;                        ;              ;                  ; 3.575        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 10.333                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;                        ;              ;                  ; 3.112        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][3] ;                        ;              ;                  ; 3.641        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][3] ;                        ;              ;                  ; 3.580        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                    ; 10.420                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                       ; 32.38                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout                                                                                                                                                                              ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                                              ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][0] ;                        ;              ;                  ; 3.704        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[1][0] ;                        ;              ;                  ; 3.651        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[0][0] ;                        ;              ;                  ; 3.065        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_4ia1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_0dk1:FIFOram|q_b[150] ;
; Synchronization Node    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                          ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                  ; 8                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                  ; 26.793                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                     ; 31.25                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                                                                                            ;                        ; 4.000        ; 250.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout                                                                                                                                                           ;                        ; 3.860        ; 259.07 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_4ia1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_0dk1:FIFOram|q_b[150] ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle                                                                                 ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[17]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[18]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[19]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[20]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[21]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[22]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[23]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[24]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[25]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_gm32:auto_generated|q_b[26]                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[0]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[1]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[2]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[3]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[4]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[5]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[6]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[7]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[8]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[9]                                                                          ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|transferring_data                                                                                    ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rcving_last_cpl_for_tag                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                          ;                        ;              ;                  ; 3.328        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                          ;                        ;              ;                  ; 3.501        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[5][0]                                          ;                        ;              ;                  ; 3.505        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[4][0]                                          ;                        ;              ;                  ; 3.171        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[3][0]                                          ;                        ;              ;                  ; 3.531        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[2][0]                                          ;                        ;              ;                  ; 3.443        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[1][0]                                          ;                        ;              ;                  ; 3.506        ;
;  sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[0][0]                                          ;                        ;              ;                  ; 2.808        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                         ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                         ; 199.148                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1  ;                        ;              ;                  ; 99.572       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0] ;                        ;              ;                  ; 99.576       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1] ;                        ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                        ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 298.586                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 99.551       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 99.601       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1] ;                        ;              ;                  ; 99.434       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                             ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                   ; 298.595                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1  ;                        ;              ;                  ; 99.568       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0] ;                        ;              ;                  ; 99.567       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1] ;                        ;              ;                  ; 99.460       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                               ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                  ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                              ; 298.597                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                 ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1  ;                        ;              ;                  ; 99.564       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0] ;                        ;              ;                  ; 99.563       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1] ;                        ;              ;                  ; 99.470       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                             ;
; Synchronization Node    ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 298.680                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1  ;                        ;              ;                  ; 99.576       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0] ;                        ;              ;                  ; 99.610       ;
;  sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1] ;                        ;              ;                  ; 99.494       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+---------------------+
; Clock                                                                                                                     ; Setup   ; Hold    ; Recovery ; Removal  ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+---------------------+
; Worst-case Slack                                                                                                          ; -1.896  ; -0.784  ; -3.845   ; -0.554   ; 0.000               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout        ; -1.896  ; 0.175   ; -3.845   ; 0.682    ; 1.213               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk  ; N/A     ; N/A     ; N/A      ; N/A      ; 1.930               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0] ; N/A     ; N/A     ; N/A      ; N/A      ; 0.959               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout       ; -1.077  ; -0.784  ; -1.147   ; -0.554   ; 1.192               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk  ; N/A     ; N/A     ; N/A      ; N/A      ; 1.930               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0] ; N/A     ; N/A     ; N/A      ; N/A      ; 0.930               ;
;  altera_reserved_tck                                                                                                      ; 45.665  ; 0.153   ; 48.851   ; 0.277    ; 49.131              ;
;  core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                                  ; 1.190   ; 0.317   ; N/A      ; N/A      ; 0.397               ;
;  core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock                         ; N/A     ; N/A     ; N/A      ; N/A      ; 1.000               ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                        ; -0.841  ; -0.552  ; 0.533    ; 0.265    ; 1.137               ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                       ; N/A     ; N/A     ; N/A      ; N/A      ; 0.811               ;
;  core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 10.771  ; 0.154   ; N/A      ; N/A      ; 0.000               ;
;  core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 7.263   ; 0.153   ; N/A      ; N/A      ; 3.427               ;
;  free_100MHz                                                                                                              ; N/A     ; N/A     ; N/A      ; N/A      ; 4.747               ;
;  n/a                                                                                                                      ; 10.557  ; 0.892   ; N/A      ; N/A      ; N/A                 ;
;  refclk                                                                                                                   ; N/A     ; N/A     ; N/A      ; N/A      ; 5.000               ;
; Design-wide TNS                                                                                                           ; -129.78 ; -45.925 ; -1053.83 ; -126.981 ; 0.0                 ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout        ; -74.648 ; 0.000   ; -774.923 ; 0.000    ; 0.000               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk  ; N/A     ; N/A     ; N/A      ; N/A      ; 0.000               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0] ; N/A     ; N/A     ; N/A      ; N/A      ; 0.000               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout       ; -44.130 ; -39.198 ; -278.907 ; -126.981 ; 0.000               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk  ; N/A     ; N/A     ; N/A      ; N/A      ; 0.000               ;
;  SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0] ; N/A     ; N/A     ; N/A      ; N/A      ; 0.000               ;
;  altera_reserved_tck                                                                                                      ; 0.000   ; 0.000   ; 0.000    ; 0.000    ; 0.000               ;
;  core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                                  ; 0.000   ; 0.000   ; N/A      ; N/A      ; 0.000               ;
;  core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock                         ; N/A     ; N/A     ; N/A      ; N/A      ; 0.000               ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                        ; -11.210 ; -7.387  ; 0.000    ; 0.000    ; 0.000               ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                       ; N/A     ; N/A     ; N/A      ; N/A      ; 0.000               ;
;  core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                            ; 0.000   ; 0.000   ; N/A      ; N/A      ; 0.000               ;
;  core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                            ; 0.000   ; 0.000   ; N/A      ; N/A      ; 0.000               ;
;  free_100MHz                                                                                                              ; N/A     ; N/A     ; N/A      ; N/A      ; 0.000               ;
;  n/a                                                                                                                      ; 0.000   ; 0.000   ; N/A      ; N/A      ; N/A                 ;
;  refclk                                                                                                                   ; N/A     ; N/A     ; N/A      ; N/A      ; 0.000               ;
+---------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                            ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.493 ; 0.539 ; Rise       ; altera_reserved_tck                                           ;
; altera_reserved_tms ; altera_reserved_tck ; 2.191 ; 2.039 ; Rise       ; altera_reserved_tck                                           ;
; pcie_rstn           ; free_100MHz         ; 4.730 ; 4.850 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.439  ; 3.454  ; Rise       ; altera_reserved_tck                                           ;
; altera_reserved_tms ; altera_reserved_tck ; 2.579  ; 2.790  ; Rise       ; altera_reserved_tck                                           ;
; pcie_rstn           ; free_100MHz         ; -2.349 ; -2.748 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                    ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                          ; altera_reserved_tck                                                        ; 14.828 ; 14.808 ; Fall       ; altera_reserved_tck                                                                               ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.375  ; 2.422  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.661  ; 3.717  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.830  ; 4.839  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.884  ; 4.897  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.375  ; 2.422  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.142  ; 2.096  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.716  ; 1.791  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.716  ; 1.791  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.616  ; 3.669  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.616  ; 3.669  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.073  ; 4.125  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.830  ; 4.839  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.088  ; 2.160  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.991  ; 2.060  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.713  ; 1.791  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.661  ; 3.717  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.661  ; 3.717  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 3.661  ; 3.717  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.884  ; 4.897  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.884  ; 4.897  ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; L0_led                                                                                                                                                       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.410 ; 13.242 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; alive_led                                                                                                                                                    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 10.891 ; 10.777 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; comp_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.102 ; 12.961 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; gen2_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 11.605 ; 11.559 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; lane_active_led[*]                                                                                                                                           ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 14.608 ; 14.674 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[0]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 13.701 ; 13.647 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[1]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 14.608 ; 14.674 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[2]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 14.107 ; 14.045 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[3]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 14.596 ; 14.439 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.899  ; 7.951  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 9.443  ; 9.434  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 6.544  ; 6.568  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 6.641  ; 6.581  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 5.882  ; 6.024  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 6.259  ; 6.305  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                    ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                          ; altera_reserved_tck                                                        ; 8.085 ; 8.082 ; Fall       ; altera_reserved_tck                                                                               ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.893 ; 0.953 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.892 ; 0.952 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.082 ; 2.125 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.108 ; 2.156 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.306 ; 1.341 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.160 ; 1.139 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.893 ; 0.953 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.893 ; 0.953 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.082 ; 2.125 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.082 ; 2.125 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.370 ; 2.410 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.841 ; 2.854 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.139 ; 1.192 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 1.071 ; 1.116 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 0.892 ; 0.952 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.108 ; 2.156 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.108 ; 2.156 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.108 ; 2.156 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.868 ; 2.888 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 2.868 ; 2.888 ; Rise       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout           ;
; L0_led                                                                                                                                                       ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.126 ; 8.042 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; alive_led                                                                                                                                                    ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 6.559 ; 6.496 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; comp_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.971 ; 7.904 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; gen2_led                                                                                                                                                     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 7.036 ; 7.019 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; lane_active_led[*]                                                                                                                                           ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.332 ; 8.308 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[0]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.332 ; 8.308 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[1]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.935 ; 8.987 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[2]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.590 ; 8.574 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
;  lane_active_led[3]                                                                                                                                          ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 8.928 ; 8.829 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.288 ; 4.326 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0] ; 4.797 ; 4.824 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 3.675 ; 3.675 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 3.681 ; 3.663 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                ; 3.257 ; 3.334 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                ; 3.437 ; 3.489 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Progagation Delay                                                                                                                                                                                  ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port     ; Output Port                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; local_rstn_ext ; phy_reset_n                                                                                                                                             ; 9.412 ;    ;    ; 9.488 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET   ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET  ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET  ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET  ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET  ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.394 ;    ;    ; 5.441 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET ; 6.260 ;    ;    ; 6.309 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET ; 6.260 ;    ;    ; 6.309 ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Progagation Delay                                                                                                                                                                          ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port     ; Output Port                                                                                                                                             ; RR    ; RF ; FR ; FF    ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; local_rstn_ext ; phy_reset_n                                                                                                                                             ; 5.738 ;    ;    ; 6.114 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET   ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET  ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET  ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET  ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET  ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 3.172 ;    ;    ; 3.520 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET ; 3.662 ;    ;    ; 4.024 ;
; pcie_rstn      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET ; 3.662 ;    ;    ; 4.024 ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; L0_led                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; alive_led                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; comp_led                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gen2_led                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lane_active_led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lane_active_led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lane_active_led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lane_active_led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mdc_from_the_mdio         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; phy_reset_n               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sfp1_tx_disable           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sfp2_tx_disable           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lane1_prwdn               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lane2_prwdn               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sfp1_rate_sel             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sfp2_rate_sel             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mdio_in_out_from_the_mdio ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+------------------------------+--------------+-----------------+-----------------+
; Pin                          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------------------+--------------+-----------------+-----------------+
; req_compliance_push_button_n ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mdio_in_out_from_the_mdio    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; local_rstn_ext               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pcie_rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_200MHz                   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; free_100MHz                  ; 1.5 V        ; 1200 ps         ; 1200 ps         ;
; sfp2_tx_fault                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sfp2_mod                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sfp1_mod                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sfp1_tx_fault                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_ntrst        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~               ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk_200MHz(n)                ; LVDS         ; 2000 ps         ; 2000 ps         ;
+------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 950mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; L0_led                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; alive_led                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; comp_led                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; gen2_led                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; mdc_from_the_mdio         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; phy_reset_n               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; sfp1_tx_disable           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; sfp2_tx_disable           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; lane1_prwdn               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; lane2_prwdn               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; sfp1_rate_sel             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; sfp2_rate_sel             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; mdio_in_out_from_the_mdio ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-07 V                   ; 2.36 V              ; -0.0117 V           ; 0.15 V                               ; 0.073 V                              ; 3.72e-10 s                  ; 4.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-07 V                  ; 2.36 V             ; -0.0117 V          ; 0.15 V                              ; 0.073 V                             ; 3.72e-10 s                 ; 4.02e-10 s                 ; No                        ; Yes                       ;
+---------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 950mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; L0_led                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.73e-05 V                   ; 2.34 V              ; -0.00505 V          ; 0.23 V                               ; 0.032 V                              ; 6.54e-10 s                  ; 6.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.73e-05 V                  ; 2.34 V             ; -0.00505 V         ; 0.23 V                              ; 0.032 V                             ; 6.54e-10 s                 ; 6.54e-10 s                 ; Yes                       ; Yes                       ;
; alive_led                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.73e-05 V                   ; 2.33 V              ; -0.00439 V          ; 0.122 V                              ; 0.047 V                              ; 5.2e-10 s                   ; 5.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.73e-05 V                  ; 2.33 V             ; -0.00439 V         ; 0.122 V                             ; 0.047 V                             ; 5.2e-10 s                  ; 5.29e-10 s                 ; Yes                       ; Yes                       ;
; comp_led                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.73e-05 V                   ; 2.34 V              ; -0.00505 V          ; 0.23 V                               ; 0.032 V                              ; 6.54e-10 s                  ; 6.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.73e-05 V                  ; 2.34 V             ; -0.00505 V         ; 0.23 V                              ; 0.032 V                             ; 6.54e-10 s                 ; 6.54e-10 s                 ; Yes                       ; Yes                       ;
; gen2_led                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.73e-05 V                   ; 2.33 V              ; -0.00439 V          ; 0.122 V                              ; 0.047 V                              ; 5.2e-10 s                   ; 5.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.73e-05 V                  ; 2.33 V             ; -0.00439 V         ; 0.122 V                             ; 0.047 V                             ; 5.2e-10 s                  ; 5.29e-10 s                 ; Yes                       ; Yes                       ;
; lane_active_led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.73e-05 V                   ; 2.33 V              ; -0.00439 V          ; 0.122 V                              ; 0.047 V                              ; 5.2e-10 s                   ; 5.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.73e-05 V                  ; 2.33 V             ; -0.00439 V         ; 0.122 V                             ; 0.047 V                             ; 5.2e-10 s                  ; 5.29e-10 s                 ; Yes                       ; Yes                       ;
; lane_active_led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.73e-05 V                   ; 2.33 V              ; -0.00439 V          ; 0.122 V                              ; 0.047 V                              ; 5.2e-10 s                   ; 5.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.73e-05 V                  ; 2.33 V             ; -0.00439 V         ; 0.122 V                             ; 0.047 V                             ; 5.2e-10 s                  ; 5.29e-10 s                 ; Yes                       ; Yes                       ;
; lane_active_led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.73e-05 V                   ; 2.34 V              ; -0.00505 V          ; 0.23 V                               ; 0.032 V                              ; 6.54e-10 s                  ; 6.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.73e-05 V                  ; 2.34 V             ; -0.00505 V         ; 0.23 V                              ; 0.032 V                             ; 6.54e-10 s                 ; 6.54e-10 s                 ; Yes                       ; Yes                       ;
; lane_active_led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.73e-05 V                   ; 2.33 V              ; -0.00439 V          ; 0.122 V                              ; 0.047 V                              ; 5.2e-10 s                   ; 5.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.73e-05 V                  ; 2.33 V             ; -0.00439 V         ; 0.122 V                             ; 0.047 V                             ; 5.2e-10 s                  ; 5.29e-10 s                 ; Yes                       ; Yes                       ;
; mdc_from_the_mdio         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.53e-05 V                   ; 2.33 V              ; -0.00377 V          ; 0.179 V                              ; 0.031 V                              ; 4.88e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.53e-05 V                  ; 2.33 V             ; -0.00377 V         ; 0.179 V                             ; 0.031 V                             ; 4.88e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; phy_reset_n               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.53e-05 V                   ; 2.33 V              ; -0.00377 V          ; 0.179 V                              ; 0.031 V                              ; 4.88e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.53e-05 V                  ; 2.33 V             ; -0.00377 V         ; 0.179 V                             ; 0.031 V                             ; 4.88e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; sfp1_tx_disable           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.53e-05 V                   ; 2.33 V              ; -0.00377 V          ; 0.179 V                              ; 0.031 V                              ; 4.88e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.53e-05 V                  ; 2.33 V             ; -0.00377 V         ; 0.179 V                             ; 0.031 V                             ; 4.88e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; sfp2_tx_disable           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.53e-05 V                   ; 2.33 V              ; -0.00377 V          ; 0.179 V                              ; 0.031 V                              ; 4.88e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.53e-05 V                  ; 2.33 V             ; -0.00377 V         ; 0.179 V                             ; 0.031 V                             ; 4.88e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; lane1_prwdn               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.53e-05 V                   ; 2.33 V              ; -0.00377 V          ; 0.179 V                              ; 0.031 V                              ; 4.88e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.53e-05 V                  ; 2.33 V             ; -0.00377 V         ; 0.179 V                             ; 0.031 V                             ; 4.88e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; lane2_prwdn               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.53e-05 V                   ; 2.33 V              ; -0.00377 V          ; 0.179 V                              ; 0.031 V                              ; 4.88e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.53e-05 V                  ; 2.33 V             ; -0.00377 V         ; 0.179 V                             ; 0.031 V                             ; 4.88e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; sfp1_rate_sel             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.53e-05 V                   ; 2.33 V              ; -0.00377 V          ; 0.179 V                              ; 0.031 V                              ; 4.88e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.53e-05 V                  ; 2.33 V             ; -0.00377 V         ; 0.179 V                             ; 0.031 V                             ; 4.88e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; sfp2_rate_sel             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.53e-05 V                   ; 2.33 V              ; -0.00377 V          ; 0.179 V                              ; 0.031 V                              ; 4.88e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.53e-05 V                  ; 2.33 V             ; -0.00377 V         ; 0.179 V                             ; 0.031 V                             ; 4.88e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; mdio_in_out_from_the_mdio ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.53e-05 V                   ; 2.33 V              ; -0.00377 V          ; 0.179 V                              ; 0.031 V                              ; 4.88e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.53e-05 V                  ; 2.33 V             ; -0.00377 V         ; 0.179 V                             ; 0.031 V                             ; 4.88e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.14e-05 V                   ; 2.34 V              ; -0.00396 V          ; 0.107 V                              ; 0.043 V                              ; 4.12e-10 s                  ; 5.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.14e-05 V                  ; 2.34 V             ; -0.00396 V         ; 0.107 V                             ; 0.043 V                             ; 4.12e-10 s                 ; 5.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 950mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; L0_led                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; alive_led                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; comp_led                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; gen2_led                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; lane_active_led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mdc_from_the_mdio         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; phy_reset_n               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; sfp1_tx_disable           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; sfp2_tx_disable           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; lane1_prwdn               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; lane2_prwdn               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; sfp1_rate_sel             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; sfp2_rate_sel             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; mdio_in_out_from_the_mdio ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.99e-07 V                   ; 2.68 V              ; -0.0221 V           ; 0.247 V                              ; 0.135 V                              ; 2.74e-10 s                  ; 3.58e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 6.99e-07 V                  ; 2.68 V             ; -0.0221 V          ; 0.247 V                             ; 0.135 V                             ; 2.74e-10 s                 ; 3.58e-10 s                 ; Yes                       ; Yes                       ;
+---------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                         ; To Clock                                                                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                ; altera_reserved_tck                                                                                                ; 37367      ; 0        ; 57       ; 1        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; altera_reserved_tck                                                                                                ; false path ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 4          ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 3          ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; false path ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 164917     ; 0        ; 318      ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                 ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 28         ; 0        ; 0        ; 0        ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 14         ; 0        ; 0        ; 0        ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; 9789       ; 0        ; 0        ; 0        ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; 20         ; 0        ; 0        ; 1        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 70         ; 0        ; 0        ; 0        ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 2119       ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; 97         ; 0        ; 0        ; 0        ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; 64945      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                         ; To Clock                                                                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                ; altera_reserved_tck                                                                                                ; 37367      ; 0        ; 57       ; 1        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; altera_reserved_tck                                                                                                ; false path ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 4          ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout                            ; 3          ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; false path ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 164917     ; 0        ; 318      ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                 ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 28         ; 0        ; 0        ; 0        ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 14         ; 0        ; 0        ; 0        ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                      ; 9789       ; 0        ; 0        ; 0        ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                      ; 20         ; 0        ; 0        ; 1        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 70         ; 0        ; 0        ; 0        ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 2119       ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; 97         ; 0        ; 0        ; 0        ;
; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; 64945      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                                                ; 3389       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                                               ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; false path ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 2172       ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 440        ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; 270        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                                                ; 3389       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                                               ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; false path ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                  ; 2172       ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout  ; 440        ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout ; 270        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 3     ; 3    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 157   ; 157  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning: Tcl Script File sonic_cross_clock_domain_fifo.qip not found
    Info: set_global_assignment -name QIP_FILE sonic_cross_clock_domain_fifo.qip
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 Service Pack 0.01 SJ Full Version
    Info: Processing started: Mon Jul 18 10:12:42 2011
Info: Command: quartus_sta top_example_chaining_top -c top_example_chaining_top
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 100 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_cal
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info: Entity alt_cal_edge_detect
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
    Info: Entity alt_cal_edge_detect_mm
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
    Info: Entity alt_cal_mm
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
    Info: Entity altera_avalon_st_clock_crosser
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: '../sonic_v1_15/synthesis/submodules/altera_reset_controller.sdc'
Warning: Ignored filter at altera_reset_controller.sdc(17): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr could not be matched with a pin
Warning: Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Info: Reading SDC File: '../sonic_v1_15/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info: Reading SDC File: '../../top.sdc'
Warning: Ignored filter at top.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net
Warning: Ignored create_clock at top.sdc(4): Argument <targets> is not an object ID
    Info: create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning: Ignored filter at top.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin
Warning: Ignored set_false_path at top.sdc(6): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Info: Reading SDC File: 'top_example_chaining_top.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}
    Info: create_generated_clock -source {pll_156|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 32 -multiply_by 25 -duty_cycle 50.00 -name {pll_156|altpll_component|auto_generated|pll1|clk[0]} {pll_156|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {pll_156|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll_156|altpll_component|auto_generated|pll1|clk[1]} {pll_156|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}
    Info: create_generated_clock -source {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} -divide_by 2 -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]} -divide_by 10 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout}
    Info: create_generated_clock -source {pll644|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 33 -duty_cycle 50.00 -name {pll644|altpll_component|auto_generated|pll1|clk[0]} {pll644|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {refclk~input|o} -duty_cycle 50.00 -name {refclk~input~INSERTED_REFCLK_DIVIDER|clkout} {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: Ignoring clock spec: pll644|altpll_component|auto_generated|pll1|clk[0] Reason: Clock derived from ignored clock: pll_156|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning: Node: clk_200MHz was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0  from: recoveredclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0  from: localrefclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0  from: refclk0in[0]  to: clockout
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit0|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit1|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[30]
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll644|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 6.400
Info: Analyzing Slow 950mV 100C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.896
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.896       -74.648 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:    -1.077       -44.130 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:    -0.830       -11.002 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     1.190         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout 
    Info:     7.263         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    10.557         0.000 n/a 
    Info:    10.771         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    45.665         0.000 altera_reserved_tck 
Info: Worst-case hold slack is -0.735
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.735       -38.418 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:    -0.552        -7.387 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.265         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.266         0.000 altera_reserved_tck 
    Info:     0.266         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.275         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:     0.582         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout 
    Info:     1.484         0.000 n/a 
Info: Worst-case recovery slack is -3.845
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.845      -774.923 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:    -1.147      -278.907 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     0.533         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:    48.855         0.000 altera_reserved_tck 
Info: Worst-case removal slack is -0.549
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.549      -121.363 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     0.457         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.486         0.000 altera_reserved_tck 
    Info:     0.963         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
Info: Worst-case minimum pulse width slack is 0.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.000         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.407         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout 
    Info:     0.836         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk 
    Info:     0.930         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0] 
    Info:     0.960         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0] 
    Info:     1.000         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock 
    Info:     1.163         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     1.241         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     1.243         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:     1.930         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk 
    Info:     1.930         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk 
    Info:     3.427         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     4.747         0.000 free_100MHz 
    Info:     5.000         0.000 refclk 
    Info:    49.317         0.000 altera_reserved_tck 
Info: Report Metastability: Found 34 synchronizer chains.
    Info: Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 34
    Info: Shortest Synchronizer Chain: 3 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 7.024 ns
    Info: 
    Info: Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info:   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9
Info: Analyzing Slow 950mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: Ignoring clock spec: pll644|altpll_component|auto_generated|pll1|clk[0] Reason: Clock derived from ignored clock: pll_156|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning: Node: clk_200MHz was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0  from: recoveredclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0  from: localrefclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0  from: refclk0in[0]  to: clockout
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit0|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit1|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[30]
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll644|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 6.400
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.801
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.801       -70.794 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:    -1.031       -40.416 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:    -0.841       -11.210 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     1.223         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout 
    Info:     7.295         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    10.787         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    11.117         0.000 n/a 
    Info:    45.876         0.000 altera_reserved_tck 
Info: Worst-case hold slack is -0.784
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.784       -39.198 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:    -0.503        -6.727 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.229         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:     0.264         0.000 altera_reserved_tck 
    Info:     0.264         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.264         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.555         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout 
    Info:     1.440         0.000 n/a 
Info: Worst-case recovery slack is -3.606
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.606      -728.113 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:    -1.025      -251.160 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     0.736         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:    48.851         0.000 altera_reserved_tck 
Info: Worst-case removal slack is -0.554
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.554      -126.981 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     0.441         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.467         0.000 altera_reserved_tck 
    Info:     0.837         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
Info: Worst-case minimum pulse width slack is 0.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.000         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.397         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout 
    Info:     0.811         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk 
    Info:     0.931         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0] 
    Info:     0.959         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0] 
    Info:     1.000         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock 
    Info:     1.214         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     1.229         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:     1.268         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     1.930         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk 
    Info:     1.930         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk 
    Info:     3.435         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     4.748         0.000 free_100MHz 
    Info:     5.000         0.000 refclk 
    Info:    49.258         0.000 altera_reserved_tck 
Info: Report Metastability: Found 34 synchronizer chains.
    Info: Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 34
    Info: Shortest Synchronizer Chain: 3 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 7.248 ns
    Info: 
    Info: Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info:   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9
Info: Analyzing Fast 950mV 0C Model
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: Ignoring clock spec: pll644|altpll_component|auto_generated|pll1|clk[0] Reason: Clock derived from ignored clock: pll_156|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning: Node: clk_200MHz was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0  from: recoveredclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0  from: localrefclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0  from: refclk0in[0]  to: clockout
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit0|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit1|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[30]
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll644|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 6.400
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.212
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.212       -48.334 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:    -0.706       -30.004 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:    -0.389        -5.028 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     1.569         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout 
    Info:     7.597         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    13.923         0.000 n/a 
    Info:    15.249         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    47.672         0.000 altera_reserved_tck 
Info: Worst-case hold slack is -0.541
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.541        -7.347 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:    -0.457       -23.562 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     0.153         0.000 altera_reserved_tck 
    Info:     0.153         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.154         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.175         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:     0.317         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout 
    Info:     0.892         0.000 n/a 
Info: Worst-case recovery slack is -2.583
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.583      -525.273 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:    -0.816      -199.040 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     1.812         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:    49.612         0.000 altera_reserved_tck 
Info: Worst-case removal slack is -0.305
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.305       -66.786 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     0.265         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.277         0.000 altera_reserved_tck 
    Info:     0.682         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
Info: Worst-case minimum pulse width slack is 0.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.000         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.615         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout 
    Info:     0.901         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk 
    Info:     0.945         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0] 
    Info:     0.964         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0] 
    Info:     1.000         0.000 core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock 
    Info:     1.137         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     1.192         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout 
    Info:     1.213         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout 
    Info:     1.930         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk 
    Info:     1.930         0.000 SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk 
    Info:     3.622         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     4.862         0.000 free_100MHz 
    Info:     5.000         0.000 refclk 
    Info:    49.131         0.000 altera_reserved_tck 
Info: Report Metastability: Found 34 synchronizer chains.
    Info: Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 34
    Info: Shortest Synchronizer Chain: 3 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 8.918 ns
    Info: 
    Info: Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info:   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 702 megabytes
    Info: Processing ended: Mon Jul 18 10:13:15 2011
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:42


