=====
SETUP
5.140
8.158
13.297
master_clk_ibuf
0.000
2.088
CONTROL_SHIFTER/LOADER/count_2_s0
3.097
3.436
CONTROL_SHIFTER/LOADER/n96_s103
4.050
4.864
CONTROL_SHIFTER/LOADER/n96_s127
5.470
6.235
CONTROL_SHIFTER/LOADER/n96_s124
6.235
6.346
CONTROL_SHIFTER/LOADER/n96_s94
6.346
6.466
CONTROL_SHIFTER/LOADER/DS_s0
8.158
=====
SETUP
5.416
7.881
13.297
master_clk_ibuf
0.000
2.088
GREEN_SHIFTER/count_0_s0
3.097
3.436
GREEN_SHIFTER/n33_s25
4.430
5.245
GREEN_SHIFTER/n33_s22
5.245
5.355
GREEN_SHIFTER/n33_s21
5.355
5.476
GREEN_SHIFTER/DS_s1
7.881
=====
SETUP
12.439
10.626
23.065
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.084
CLK_DIV/out_clk_s2
8.712
9.499
CLK_DIV/out_clk_s0
10.626
=====
SETUP
12.935
9.865
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/n96_s3
7.323
8.138
CLK_DIV/n95_s2
9.101
9.865
CLK_DIV/count_18_s0
9.865
=====
SETUP
13.110
9.691
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/n96_s3
7.323
8.138
CLK_DIV/n94_s2
9.227
9.691
CLK_DIV/count_19_s0
9.691
=====
SETUP
13.297
9.504
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.084
CLK_DIV/n104_s2
8.739
9.504
CLK_DIV/count_9_s0
9.504
=====
SETUP
13.297
9.504
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.084
CLK_DIV/n98_s2
8.739
9.504
CLK_DIV/count_15_s0
9.504
=====
SETUP
13.310
9.490
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.084
CLK_DIV/n91_s2
8.726
9.490
CLK_DIV/count_22_s0
9.490
=====
SETUP
13.353
9.448
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.084
CLK_DIV/n97_s2
8.838
9.448
CLK_DIV/count_16_s0
9.448
=====
SETUP
13.374
9.426
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/n92_s3
7.194
8.008
CLK_DIV/n92_s2
8.612
9.426
CLK_DIV/count_21_s0
9.426
=====
SETUP
13.482
9.318
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.084
CLK_DIV/n99_s2
8.709
9.318
CLK_DIV/count_14_s0
9.318
=====
SETUP
13.585
9.215
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.080
CLK_DIV/n100_s2
8.400
9.215
CLK_DIV/count_13_s0
9.215
=====
SETUP
13.597
9.203
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.084
CLK_DIV/n103_s2
8.739
9.203
CLK_DIV/count_10_s0
9.203
=====
SETUP
13.629
9.171
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.080
CLK_DIV/n102_s2
8.406
9.171
CLK_DIV/count_11_s0
9.171
=====
SETUP
13.629
9.171
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.080
CLK_DIV/n101_s2
8.406
9.171
CLK_DIV/count_12_s0
9.171
=====
SETUP
13.635
9.165
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_10_s0
3.097
3.436
CLK_DIV/n99_s4
4.041
4.855
CLK_DIV/out_clk_s5
5.825
6.589
CLK_DIV/out_clk_s3
7.320
8.080
CLK_DIV/n90_s2
8.400
9.165
CLK_DIV/count_23_s0
9.165
=====
SETUP
7.163
15.902
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.305
14.768
CONTROL_SHIFTER/LOADER/count_5_s0
15.902
=====
SETUP
7.163
15.902
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.305
14.768
CONTROL_SHIFTER/LOADER/count_1_s0
15.902
=====
SETUP
7.163
15.902
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.305
14.768
CONTROL_SHIFTER/LOADER/count_2_s0
15.902
=====
SETUP
7.163
15.902
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.305
14.768
CONTROL_SHIFTER/LOADER/count_3_s0
15.902
=====
SETUP
7.163
15.902
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.305
14.768
CONTROL_SHIFTER/LOADER/count_4_s0
15.902
=====
SETUP
7.799
15.001
22.800
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n17_s3
14.537
15.001
CONTROL_SHIFTER/LOADER/count_0_s1
15.001
=====
SETUP
8.088
5.473
13.562
master_clk_ibuf
0.000
2.088
CONTROL_SHIFTER/LOADER/count_5_s0
3.097
3.436
CONTROL_SHIFTER/LOADER/n55_s5
3.808
4.622
CONTROL_SHIFTER/LOADER/n55_s4
4.630
5.224
CONTROL_SHIFTER/LOADER/finish_s0
5.473
=====
SETUP
8.296
14.768
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/STCP_s0
14.768
=====
SETUP
8.607
14.458
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/SHCP_s0
14.458
=====
HOLD
-0.724
1.415
2.138
CONTROL_SHIFTER/r_addr_11_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_11_s0
1.415
=====
HOLD
-0.711
1.427
2.138
CONTROL_SHIFTER/r_addr_7_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_7_s0
1.427
=====
HOLD
-0.495
1.643
2.138
CONTROL_SHIFTER/r_addr_8_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_8_s0
1.643
=====
HOLD
-0.494
1.644
2.138
r_addr_7_s0
0.716
0.963
pre_r_addr_7_s0
1.644
=====
HOLD
-0.491
1.647
2.138
r_addr_1_s0
0.716
0.963
pre_r_addr_1_s0
1.647
=====
HOLD
-0.490
1.648
2.138
CONTROL_SHIFTER/r_addr_1_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_1_s0
1.648
=====
HOLD
-0.481
1.657
2.138
CONTROL_SHIFTER/r_addr_10_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_10_s0
1.657
=====
HOLD
-0.480
1.658
2.138
r_addr_0_s0
0.716
0.963
pre_r_addr_0_s0
1.658
=====
HOLD
-0.466
1.672
2.138
r_addr_4_s0
0.716
0.963
pre_r_addr_4_s0
1.672
=====
HOLD
-0.466
1.672
2.138
r_addr_9_s0
0.716
0.963
pre_r_addr_9_s0
1.672
=====
HOLD
-0.465
1.673
2.138
r_addr_3_s0
0.716
0.963
pre_r_addr_3_s0
1.673
=====
HOLD
-0.465
1.673
2.138
r_addr_10_s0
0.716
0.963
pre_r_addr_10_s0
1.673
=====
HOLD
-0.464
1.674
2.138
r_addr_11_s0
0.716
0.963
pre_r_addr_11_s0
1.674
=====
HOLD
-0.461
1.677
2.138
CONTROL_SHIFTER/r_addr_0_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_0_s1
1.677
=====
HOLD
-0.320
1.818
2.138
r_addr_8_s0
0.716
0.963
pre_r_addr_8_s0
1.818
=====
HOLD
-0.315
1.823
2.138
r_addr_2_s0
0.716
0.963
pre_r_addr_2_s0
1.823
=====
HOLD
-0.270
1.868
2.138
CONTROL_SHIFTER/r_addr_6_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_6_s0
1.868
=====
HOLD
-0.270
1.868
2.138
r_addr_5_s0
0.716
0.963
pre_r_addr_5_s0
1.868
=====
HOLD
-0.270
1.868
2.138
r_addr_6_s0
0.716
0.963
pre_r_addr_6_s0
1.868
=====
HOLD
-0.268
1.870
2.138
r_addr_12_s0
0.716
0.963
pre_r_addr_12_s0
1.870
=====
HOLD
-0.267
1.871
2.138
CONTROL_SHIFTER/r_addr_5_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_5_s0
1.871
=====
HOLD
-0.266
1.872
2.138
CONTROL_SHIFTER/r_addr_4_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_4_s0
1.872
=====
HOLD
-0.253
1.885
2.138
CONTROL_SHIFTER/r_addr_3_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_3_s0
1.885
=====
HOLD
-0.094
2.044
2.138
CONTROL_SHIFTER/r_addr_9_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_9_s0
2.044
=====
HOLD
-0.073
2.065
2.138
CONTROL_SHIFTER/r_addr_2_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_2_s0
2.065
