# Reading D:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab6_slc3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:20 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:45:21 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:21 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 17:45:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/test_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:21 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 17:45:22 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/SLC3_2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:22 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 17:45:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/Mem2IO.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:22 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 17:45:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/ISDU.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:22 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 17:45:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:22 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:45:23 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/reg_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:23 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/reg_unit.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 17:45:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/'a.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:23 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/'a.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:45:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/sext.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:23 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/sext.sv 
# -- Compiling module sext
# 
# Top level modules:
# 	sext
# End time: 17:45:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/slc3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:23 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 17:45:24 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/memory_contents.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:24 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 17:45:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/lab6_toplevel.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:24 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 17:45:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab6_slc3 {D:/Users/Dean/Documents/ECE 385/lab6_slc3/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:45:25 on Feb 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab6_slc3" D:/Users/Dean/Documents/ECE 385/lab6_slc3/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:45:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "lab6_slc3_run_msim_rtl_verilog.do" 
# Start time: 17:45:25 on Feb 27,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.reg_file
# Loading work.sext
# Loading work.ALU
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Success!
# Break key hit
# Simulation stop requested.
# End time: 17:48:23 on Feb 27,2018, Elapsed time: 0:02:58
# Errors: 0, Warnings: 0
