// Seed: 1550020977
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    inout id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6
);
  logic id_7 = id_2;
endmodule
