# Simplified AES Encryption (Verilog)

This repository contains a hardware implementation of a simplified Advanced Encryption Standard (AES) block cipher. The design implements core cryptographic primitives including S-Box substitution, row shifting, and key expansion.

## ðŸ‘¥ Authors
* **Nitheesh Kumar Vennela**
---

## ðŸ“‚ Project Structure

Based on the `SIMPLIFIED-AES` workspace:

```text
.
â”œâ”€â”€ module.v                # Core Verilog logic (Encrypt, Round, NextKey, etc.)
â”œâ”€â”€ add_round_key_tb.v      # Testbench for the AddRoundKey transformation
â”œâ”€â”€ encrypt_tb.v            # Top-level testbench for the encryption path
â”œâ”€â”€ next_key_tb.v           # Testbench for the Key Expansion logic
â”œâ”€â”€ round_tb.v              # Testbench for a single AES round
â”œâ”€â”€ add_expected.txt        # Expected output vectors for AddRoundKey
â”œâ”€â”€ encrypt_expected.txt    # Expected output vectors for Full Encryption
â”œâ”€â”€ next_expected.txt       # Expected output vectors for Key Expansion
â”œâ”€â”€ round_expected.txt      # Expected output vectors for Round logic
â”œâ”€â”€ problem_statement.pdf   # Project requirements and specifications
â”œâ”€â”€ README.md               # Project documentation
â””â”€â”€ LICENSE                 # Project license
```

## ðŸš€ How to Run

### Prerequisites
You will need a Verilog simulator installed (e.g., **Icarus Verilog**) and a waveform viewer (e.g., **GTKWave**).

### 1. Compilation
To simulate the full encryption path, run the following command in your terminal:

```bash
iverilog -o aes_sim module.v encrypt_tb.v
```

### 2. Execution
Run the compiled simulation file:

```bash
vvp aes_sim
```

### 3. Viewing Waveforms (Optional)
If your testbench generates a `.vcd` file, you can view the timing diagrams using:

```bash
gtkwave dump.vcd
```

## ðŸ›  Features

Modular Design: Separate modules for S-Box, ShiftRows, and Key Expansion.

Automated Testing: Includes expected output text files to verify hardware logic against golden models.

Optimized for FPGA: Written in synthesizable Verilog.