

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_60_4'
================================================================
* Date:           Sat Sep 21 02:17:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      748|      748|  4.987 us|  4.987 us|  639|  639|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_4  |      746|      746|       110|          1|          1|   638|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 110


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 110
* Pipeline : 1
  Pipeline-0 : II = 1, D = 110, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:30->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 113 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 114 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_cast42_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %p_cast42"   --->   Operation 115 'read' 'p_cast42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%icmp_ln55_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln55"   --->   Operation 116 'read' 'icmp_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%normal_factor_2_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %normal_factor_2_reload"   --->   Operation 117 'read' 'normal_factor_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %empty"   --->   Operation 118 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %empty_29"   --->   Operation 119 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_10 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %empty_28"   --->   Operation 120 'read' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_cast42_cast = zext i19 %p_cast42_read"   --->   Operation 121 'zext' 'p_cast42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln30 = store i10 0, i10 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:30->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 123 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_63_5.i"   --->   Operation 124 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%c_1 = load i10 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 125 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.78ns)   --->   "%icmp_ln60 = icmp_eq  i10 %c_1, i10 638" [../EdgedetectBaseline_host/src/edgedetect.cpp:60->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 127 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i10 %c_1, i10 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 128 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %VITIS_LOOP_63_5.i.split, void %for.inc53.i.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:60->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 129 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i10 %c_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:60->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 130 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.88ns)   --->   "%add_ln67 = add i19 %zext_ln60_1, i19 %tmp_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 131 'add' 'add_ln67' <Predicate = (!icmp_ln60)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln67_8 = zext i19 %add_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 132 'zext' 'zext_ln67_8' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (2.56ns)   --->   "%mul_ln67 = mul i39 %zext_ln67_8, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 133 'mul' 'mul_ln67' <Predicate = (!icmp_ln60)> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 134 'partselect' 'tmp_11' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 135 [23/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 135 'urem' 'urem_ln67' <Predicate = (!icmp_ln60)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln30 = store i10 %add_ln67_1, i10 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:30->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 136 'store' 'store_ln30' <Predicate = (!icmp_ln60)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 137 [22/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 137 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.52>
ST_3 : Operation 138 [21/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 138 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.52>
ST_4 : Operation 139 [20/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 139 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.52>
ST_5 : Operation 140 [19/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 140 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.52>
ST_6 : Operation 141 [18/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 141 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.52>
ST_7 : Operation 142 [17/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 142 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.52>
ST_8 : Operation 143 [16/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 143 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.52>
ST_9 : Operation 144 [15/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 144 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.52>
ST_10 : Operation 145 [14/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 145 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.52>
ST_11 : Operation 146 [13/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 146 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.52>
ST_12 : Operation 147 [12/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 147 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.52>
ST_13 : Operation 148 [11/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 148 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.52>
ST_14 : Operation 149 [10/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 149 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.52>
ST_15 : Operation 150 [9/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 150 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.52>
ST_16 : Operation 151 [8/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 151 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.52>
ST_17 : Operation 152 [7/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 152 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.52>
ST_18 : Operation 153 [6/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 153 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.52>
ST_19 : Operation 154 [5/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 154 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.52>
ST_20 : Operation 155 [4/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 155 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.52>
ST_21 : Operation 156 [3/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 156 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.52>
ST_22 : Operation 157 [2/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 157 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.52>
ST_23 : Operation 158 [1/23] (1.52ns)   --->   "%urem_ln67 = urem i19 %add_ln67, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 158 'urem' 'urem_ln67' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i3 %urem_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 159 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.78ns)   --->   "%add_ln67_3 = add i10 %c_1, i10 2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 160 'add' 'add_ln67_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.68>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i17 %tmp_11" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 161 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%image_gray_addr = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 162 'getelementptr' 'image_gray_addr' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%image_gray_1_addr = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 163 'getelementptr' 'image_gray_1_addr' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%image_gray_2_addr = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 164 'getelementptr' 'image_gray_2_addr' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%image_gray_3_addr = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 165 'getelementptr' 'image_gray_3_addr' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%image_gray_4_addr = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 166 'getelementptr' 'image_gray_4_addr' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%image_gray_5_addr = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 167 'getelementptr' 'image_gray_5_addr' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_24 : Operation 168 [2/2] (1.23ns)   --->   "%image_gray_load = load i16 %image_gray_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 168 'load' 'image_gray_load' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 169 [2/2] (1.23ns)   --->   "%image_gray_1_load = load i16 %image_gray_1_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 169 'load' 'image_gray_1_load' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 170 [2/2] (1.23ns)   --->   "%image_gray_2_load = load i16 %image_gray_2_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 170 'load' 'image_gray_2_load' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 171 [2/2] (1.23ns)   --->   "%image_gray_3_load = load i16 %image_gray_3_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 171 'load' 'image_gray_3_load' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 172 [2/2] (1.23ns)   --->   "%image_gray_4_load = load i16 %image_gray_4_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 172 'load' 'image_gray_4_load' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 173 [2/2] (1.23ns)   --->   "%image_gray_5_load = load i16 %image_gray_5_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 173 'load' 'image_gray_5_load' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i10 %add_ln67_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 174 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.88ns)   --->   "%add_ln67_2 = add i19 %zext_ln67_1, i19 %tmp_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 175 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln67_18 = zext i19 %add_ln67_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 176 'zext' 'zext_ln67_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (2.56ns)   --->   "%mul_ln67_1 = mul i39 %zext_ln67_18, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 177 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_1, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 178 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i17 %tmp_12" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 179 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%image_gray_addr_1 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 180 'getelementptr' 'image_gray_addr_1' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%image_gray_1_addr_1 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 181 'getelementptr' 'image_gray_1_addr_1' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%image_gray_2_addr_1 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 182 'getelementptr' 'image_gray_2_addr_1' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%image_gray_3_addr_1 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 183 'getelementptr' 'image_gray_3_addr_1' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%image_gray_4_addr_1 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 184 'getelementptr' 'image_gray_4_addr_1' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%image_gray_5_addr_1 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 185 'getelementptr' 'image_gray_5_addr_1' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_24 : Operation 186 [2/2] (1.23ns)   --->   "%image_gray_load_1 = load i16 %image_gray_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 186 'load' 'image_gray_load_1' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 187 [2/2] (1.23ns)   --->   "%image_gray_1_load_1 = load i16 %image_gray_1_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 187 'load' 'image_gray_1_load_1' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 188 [2/2] (1.23ns)   --->   "%image_gray_2_load_1 = load i16 %image_gray_2_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 188 'load' 'image_gray_2_load_1' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 189 [2/2] (1.23ns)   --->   "%image_gray_3_load_1 = load i16 %image_gray_3_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 189 'load' 'image_gray_3_load_1' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 190 [2/2] (1.23ns)   --->   "%image_gray_4_load_1 = load i16 %image_gray_4_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 190 'load' 'image_gray_4_load_1' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 191 [2/2] (1.23ns)   --->   "%image_gray_5_load_1 = load i16 %image_gray_5_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 191 'load' 'image_gray_5_load_1' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i10 %add_ln67_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 192 'zext' 'zext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.88ns)   --->   "%add_ln67_4 = add i19 %zext_ln67_3, i19 %tmp_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 193 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln67_19 = zext i19 %add_ln67_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 194 'zext' 'zext_ln67_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (2.56ns)   --->   "%mul_ln67_2 = mul i39 %zext_ln67_19, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 195 'mul' 'mul_ln67_2' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_2, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 196 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i17 %tmp_13" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 197 'zext' 'zext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%image_gray_addr_2 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 198 'getelementptr' 'image_gray_addr_2' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%image_gray_1_addr_2 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 199 'getelementptr' 'image_gray_1_addr_2' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%image_gray_2_addr_2 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 200 'getelementptr' 'image_gray_2_addr_2' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%image_gray_3_addr_2 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 201 'getelementptr' 'image_gray_3_addr_2' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%image_gray_4_addr_2 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 202 'getelementptr' 'image_gray_4_addr_2' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%image_gray_5_addr_2 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 203 'getelementptr' 'image_gray_5_addr_2' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_24 : Operation 204 [2/2] (1.23ns)   --->   "%image_gray_load_2 = load i16 %image_gray_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 204 'load' 'image_gray_load_2' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 205 [2/2] (1.23ns)   --->   "%image_gray_1_load_2 = load i16 %image_gray_1_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 205 'load' 'image_gray_1_load_2' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 206 [2/2] (1.23ns)   --->   "%image_gray_2_load_2 = load i16 %image_gray_2_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 206 'load' 'image_gray_2_load_2' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 207 [2/2] (1.23ns)   --->   "%image_gray_3_load_2 = load i16 %image_gray_3_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 207 'load' 'image_gray_3_load_2' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 208 [2/2] (1.23ns)   --->   "%image_gray_4_load_2 = load i16 %image_gray_4_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 208 'load' 'image_gray_4_load_2' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 209 [2/2] (1.23ns)   --->   "%image_gray_5_load_2 = load i16 %image_gray_5_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 209 'load' 'image_gray_5_load_2' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 210 [1/1] (0.88ns)   --->   "%add_ln67_5 = add i19 %zext_ln60_1, i19 %tmp_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 210 'add' 'add_ln67_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln67_20 = zext i19 %add_ln67_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 211 'zext' 'zext_ln67_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (2.56ns)   --->   "%mul_ln67_3 = mul i39 %zext_ln67_20, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 212 'mul' 'mul_ln67_3' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_3, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 213 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln67_6 = zext i17 %tmp_14" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 214 'zext' 'zext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%image_gray_addr_3 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 215 'getelementptr' 'image_gray_addr_3' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%image_gray_1_addr_3 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 216 'getelementptr' 'image_gray_1_addr_3' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%image_gray_2_addr_3 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 217 'getelementptr' 'image_gray_2_addr_3' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%image_gray_3_addr_3 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 218 'getelementptr' 'image_gray_3_addr_3' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%image_gray_4_addr_3 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 219 'getelementptr' 'image_gray_4_addr_3' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%image_gray_5_addr_3 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 220 'getelementptr' 'image_gray_5_addr_3' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_24 : Operation 221 [2/2] (1.23ns)   --->   "%image_gray_load_3 = load i16 %image_gray_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 221 'load' 'image_gray_load_3' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 222 [2/2] (1.23ns)   --->   "%image_gray_1_load_3 = load i16 %image_gray_1_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 222 'load' 'image_gray_1_load_3' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 223 [2/2] (1.23ns)   --->   "%image_gray_2_load_3 = load i16 %image_gray_2_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 223 'load' 'image_gray_2_load_3' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 224 [2/2] (1.23ns)   --->   "%image_gray_3_load_3 = load i16 %image_gray_3_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 224 'load' 'image_gray_3_load_3' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 225 [2/2] (1.23ns)   --->   "%image_gray_4_load_3 = load i16 %image_gray_4_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 225 'load' 'image_gray_4_load_3' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 226 [2/2] (1.23ns)   --->   "%image_gray_5_load_3 = load i16 %image_gray_5_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 226 'load' 'image_gray_5_load_3' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 227 [1/1] (0.88ns)   --->   "%add_ln67_6 = add i19 %zext_ln67_1, i19 %tmp_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 227 'add' 'add_ln67_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln67_21 = zext i19 %add_ln67_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 228 'zext' 'zext_ln67_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 229 [1/1] (2.56ns)   --->   "%mul_ln67_4 = mul i39 %zext_ln67_21, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 229 'mul' 'mul_ln67_4' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_4, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 230 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln67_7 = zext i17 %tmp_15" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 231 'zext' 'zext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%image_gray_addr_4 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 232 'getelementptr' 'image_gray_addr_4' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%image_gray_1_addr_4 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 233 'getelementptr' 'image_gray_1_addr_4' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%image_gray_2_addr_4 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 234 'getelementptr' 'image_gray_2_addr_4' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%image_gray_3_addr_4 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 235 'getelementptr' 'image_gray_3_addr_4' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%image_gray_4_addr_4 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 236 'getelementptr' 'image_gray_4_addr_4' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%image_gray_5_addr_4 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 237 'getelementptr' 'image_gray_5_addr_4' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_24 : Operation 238 [2/2] (1.23ns)   --->   "%image_gray_load_4 = load i16 %image_gray_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 238 'load' 'image_gray_load_4' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 239 [2/2] (1.23ns)   --->   "%image_gray_1_load_4 = load i16 %image_gray_1_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 239 'load' 'image_gray_1_load_4' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 240 [2/2] (1.23ns)   --->   "%image_gray_2_load_4 = load i16 %image_gray_2_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 240 'load' 'image_gray_2_load_4' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 241 [2/2] (1.23ns)   --->   "%image_gray_3_load_4 = load i16 %image_gray_3_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 241 'load' 'image_gray_3_load_4' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 242 [2/2] (1.23ns)   --->   "%image_gray_4_load_4 = load i16 %image_gray_4_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 242 'load' 'image_gray_4_load_4' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 243 [2/2] (1.23ns)   --->   "%image_gray_5_load_4 = load i16 %image_gray_5_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 243 'load' 'image_gray_5_load_4' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 244 [1/1] (0.88ns)   --->   "%add_ln67_7 = add i19 %zext_ln67_3, i19 %tmp_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 244 'add' 'add_ln67_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln67_22 = zext i19 %add_ln67_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 245 'zext' 'zext_ln67_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (2.56ns)   --->   "%mul_ln67_5 = mul i39 %zext_ln67_22, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 246 'mul' 'mul_ln67_5' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_5, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 247 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln67_9 = zext i17 %tmp_16" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 248 'zext' 'zext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%image_gray_addr_5 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_9" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 249 'getelementptr' 'image_gray_addr_5' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%image_gray_1_addr_5 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_9" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 250 'getelementptr' 'image_gray_1_addr_5' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%image_gray_2_addr_5 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_9" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 251 'getelementptr' 'image_gray_2_addr_5' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%image_gray_3_addr_5 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_9" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 252 'getelementptr' 'image_gray_3_addr_5' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "%image_gray_4_addr_5 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_9" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 253 'getelementptr' 'image_gray_4_addr_5' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%image_gray_5_addr_5 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_9" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 254 'getelementptr' 'image_gray_5_addr_5' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_24 : Operation 255 [2/2] (1.23ns)   --->   "%image_gray_load_5 = load i16 %image_gray_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 255 'load' 'image_gray_load_5' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 256 [2/2] (1.23ns)   --->   "%image_gray_1_load_5 = load i16 %image_gray_1_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 256 'load' 'image_gray_1_load_5' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 257 [2/2] (1.23ns)   --->   "%image_gray_2_load_5 = load i16 %image_gray_2_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 257 'load' 'image_gray_2_load_5' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 258 [2/2] (1.23ns)   --->   "%image_gray_3_load_5 = load i16 %image_gray_3_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 258 'load' 'image_gray_3_load_5' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 259 [2/2] (1.23ns)   --->   "%image_gray_4_load_5 = load i16 %image_gray_4_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 259 'load' 'image_gray_4_load_5' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 260 [2/2] (1.23ns)   --->   "%image_gray_5_load_5 = load i16 %image_gray_5_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 260 'load' 'image_gray_5_load_5' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 261 [1/1] (0.88ns)   --->   "%add_ln67_8 = add i19 %zext_ln60_1, i19 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 261 'add' 'add_ln67_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln67_23 = zext i19 %add_ln67_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 262 'zext' 'zext_ln67_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (2.56ns)   --->   "%mul_ln67_6 = mul i39 %zext_ln67_23, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 263 'mul' 'mul_ln67_6' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_6, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 264 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln67_10 = zext i17 %tmp_17" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 265 'zext' 'zext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%image_gray_addr_6 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 266 'getelementptr' 'image_gray_addr_6' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%image_gray_1_addr_6 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 267 'getelementptr' 'image_gray_1_addr_6' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%image_gray_2_addr_6 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 268 'getelementptr' 'image_gray_2_addr_6' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%image_gray_3_addr_6 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 269 'getelementptr' 'image_gray_3_addr_6' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%image_gray_4_addr_6 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 270 'getelementptr' 'image_gray_4_addr_6' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%image_gray_5_addr_6 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 271 'getelementptr' 'image_gray_5_addr_6' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_24 : Operation 272 [2/2] (1.23ns)   --->   "%image_gray_load_6 = load i16 %image_gray_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 272 'load' 'image_gray_load_6' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 273 [2/2] (1.23ns)   --->   "%image_gray_1_load_6 = load i16 %image_gray_1_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 273 'load' 'image_gray_1_load_6' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 274 [2/2] (1.23ns)   --->   "%image_gray_2_load_6 = load i16 %image_gray_2_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 274 'load' 'image_gray_2_load_6' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 275 [2/2] (1.23ns)   --->   "%image_gray_3_load_6 = load i16 %image_gray_3_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 275 'load' 'image_gray_3_load_6' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 276 [2/2] (1.23ns)   --->   "%image_gray_4_load_6 = load i16 %image_gray_4_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 276 'load' 'image_gray_4_load_6' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 277 [2/2] (1.23ns)   --->   "%image_gray_5_load_6 = load i16 %image_gray_5_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 277 'load' 'image_gray_5_load_6' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 278 [1/1] (0.88ns)   --->   "%add_ln67_9 = add i19 %zext_ln67_1, i19 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 278 'add' 'add_ln67_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln67_24 = zext i19 %add_ln67_9" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 279 'zext' 'zext_ln67_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (2.56ns)   --->   "%mul_ln67_7 = mul i39 %zext_ln67_24, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 280 'mul' 'mul_ln67_7' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_7, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 281 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln67_12 = zext i17 %tmp_18" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 282 'zext' 'zext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%image_gray_addr_7 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_12" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 283 'getelementptr' 'image_gray_addr_7' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "%image_gray_1_addr_7 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_12" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 284 'getelementptr' 'image_gray_1_addr_7' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%image_gray_2_addr_7 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_12" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 285 'getelementptr' 'image_gray_2_addr_7' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.00ns)   --->   "%image_gray_3_addr_7 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_12" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 286 'getelementptr' 'image_gray_3_addr_7' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_24 : Operation 287 [1/1] (0.00ns)   --->   "%image_gray_4_addr_7 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_12" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 287 'getelementptr' 'image_gray_4_addr_7' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "%image_gray_5_addr_7 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_12" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 288 'getelementptr' 'image_gray_5_addr_7' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_24 : Operation 289 [2/2] (1.23ns)   --->   "%image_gray_load_7 = load i16 %image_gray_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 289 'load' 'image_gray_load_7' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 290 [2/2] (1.23ns)   --->   "%image_gray_1_load_7 = load i16 %image_gray_1_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 290 'load' 'image_gray_1_load_7' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 291 [2/2] (1.23ns)   --->   "%image_gray_2_load_7 = load i16 %image_gray_2_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 291 'load' 'image_gray_2_load_7' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 292 [2/2] (1.23ns)   --->   "%image_gray_3_load_7 = load i16 %image_gray_3_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 292 'load' 'image_gray_3_load_7' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 293 [2/2] (1.23ns)   --->   "%image_gray_4_load_7 = load i16 %image_gray_4_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 293 'load' 'image_gray_4_load_7' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 294 [2/2] (1.23ns)   --->   "%image_gray_5_load_7 = load i16 %image_gray_5_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 294 'load' 'image_gray_5_load_7' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 295 [1/1] (0.88ns)   --->   "%add_ln67_10 = add i19 %zext_ln67_3, i19 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 295 'add' 'add_ln67_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln67_25 = zext i19 %add_ln67_10" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 296 'zext' 'zext_ln67_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 297 [1/1] (2.56ns)   --->   "%mul_ln67_8 = mul i39 %zext_ln67_25, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 297 'mul' 'mul_ln67_8' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln67_8, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 298 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln67_13 = zext i17 %tmp_19" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 299 'zext' 'zext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%image_gray_addr_8 = getelementptr i8 %image_gray, i64 0, i64 %zext_ln67_13" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 300 'getelementptr' 'image_gray_addr_8' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%image_gray_1_addr_8 = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln67_13" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 301 'getelementptr' 'image_gray_1_addr_8' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%image_gray_2_addr_8 = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln67_13" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 302 'getelementptr' 'image_gray_2_addr_8' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%image_gray_3_addr_8 = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln67_13" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 303 'getelementptr' 'image_gray_3_addr_8' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%image_gray_4_addr_8 = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln67_13" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 304 'getelementptr' 'image_gray_4_addr_8' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%image_gray_5_addr_8 = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln67_13" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 305 'getelementptr' 'image_gray_5_addr_8' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_24 : Operation 306 [2/2] (1.23ns)   --->   "%image_gray_load_8 = load i16 %image_gray_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 306 'load' 'image_gray_load_8' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 307 [2/2] (1.23ns)   --->   "%image_gray_1_load_8 = load i16 %image_gray_1_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 307 'load' 'image_gray_1_load_8' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 308 [2/2] (1.23ns)   --->   "%image_gray_2_load_8 = load i16 %image_gray_2_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 308 'load' 'image_gray_2_load_8' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 309 [2/2] (1.23ns)   --->   "%image_gray_3_load_8 = load i16 %image_gray_3_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 309 'load' 'image_gray_3_load_8' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 310 [2/2] (1.23ns)   --->   "%image_gray_4_load_8 = load i16 %image_gray_4_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 310 'load' 'image_gray_4_load_8' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_24 : Operation 311 [2/2] (1.23ns)   --->   "%image_gray_5_load_8 = load i16 %image_gray_5_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 311 'load' 'image_gray_5_load_8' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>

State 25 <SV = 24> <Delay = 4.19>
ST_25 : Operation 312 [1/2] (1.23ns)   --->   "%image_gray_load = load i16 %image_gray_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 312 'load' 'image_gray_load' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 313 [1/2] (1.23ns)   --->   "%image_gray_1_load = load i16 %image_gray_1_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 313 'load' 'image_gray_1_load' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 314 [1/2] (1.23ns)   --->   "%image_gray_2_load = load i16 %image_gray_2_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 314 'load' 'image_gray_2_load' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 315 [1/2] (1.23ns)   --->   "%image_gray_3_load = load i16 %image_gray_3_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 315 'load' 'image_gray_3_load' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 316 [1/2] (1.23ns)   --->   "%image_gray_4_load = load i16 %image_gray_4_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 316 'load' 'image_gray_4_load' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 317 [1/2] (1.23ns)   --->   "%image_gray_5_load = load i16 %image_gray_5_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 317 'load' 'image_gray_5_load' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 318 [1/1] (0.62ns)   --->   "%sum = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %image_gray_load, i3 1, i8 %image_gray_1_load, i3 2, i8 %image_gray_2_load, i3 3, i8 %image_gray_3_load, i3 4, i8 %image_gray_4_load, i3 5, i8 %image_gray_5_load, i8 0, i3 %trunc_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 318 'sparsemux' 'sum' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i8 %sum" [../EdgedetectBaseline_host/src/edgedetect.cpp:33->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 319 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/2] (1.23ns)   --->   "%image_gray_load_1 = load i16 %image_gray_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 320 'load' 'image_gray_load_1' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 321 [1/2] (1.23ns)   --->   "%image_gray_1_load_1 = load i16 %image_gray_1_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 321 'load' 'image_gray_1_load_1' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 322 [1/2] (1.23ns)   --->   "%image_gray_2_load_1 = load i16 %image_gray_2_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 322 'load' 'image_gray_2_load_1' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 323 [1/2] (1.23ns)   --->   "%image_gray_3_load_1 = load i16 %image_gray_3_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 323 'load' 'image_gray_3_load_1' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 324 [1/2] (1.23ns)   --->   "%image_gray_4_load_1 = load i16 %image_gray_4_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 324 'load' 'image_gray_4_load_1' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 325 [1/2] (1.23ns)   --->   "%image_gray_5_load_1 = load i16 %image_gray_5_addr_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 325 'load' 'image_gray_5_load_1' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 326 [1/1] (0.62ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 5, i8 %image_gray_load_1, i3 0, i8 %image_gray_1_load_1, i3 1, i8 %image_gray_2_load_1, i3 2, i8 %image_gray_3_load_1, i3 3, i8 %image_gray_4_load_1, i3 4, i8 %image_gray_5_load_1, i8 0, i3 %trunc_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 326 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 327 [1/2] (1.23ns)   --->   "%image_gray_load_2 = load i16 %image_gray_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 327 'load' 'image_gray_load_2' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 328 [1/2] (1.23ns)   --->   "%image_gray_1_load_2 = load i16 %image_gray_1_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 328 'load' 'image_gray_1_load_2' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 329 [1/2] (1.23ns)   --->   "%image_gray_2_load_2 = load i16 %image_gray_2_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 329 'load' 'image_gray_2_load_2' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 330 [1/2] (1.23ns)   --->   "%image_gray_3_load_2 = load i16 %image_gray_3_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 330 'load' 'image_gray_3_load_2' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 331 [1/2] (1.23ns)   --->   "%image_gray_4_load_2 = load i16 %image_gray_4_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 331 'load' 'image_gray_4_load_2' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 332 [1/2] (1.23ns)   --->   "%image_gray_5_load_2 = load i16 %image_gray_5_addr_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 332 'load' 'image_gray_5_load_2' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 333 [1/1] (0.62ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 4, i8 %image_gray_load_2, i3 5, i8 %image_gray_1_load_2, i3 0, i8 %image_gray_2_load_2, i3 1, i8 %image_gray_3_load_2, i3 2, i8 %image_gray_4_load_2, i3 3, i8 %image_gray_5_load_2, i8 0, i3 %trunc_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 333 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i8 %tmp_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 334 'zext' 'zext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 335 [1/2] (1.23ns)   --->   "%image_gray_load_3 = load i16 %image_gray_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 335 'load' 'image_gray_load_3' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 336 [1/2] (1.23ns)   --->   "%image_gray_1_load_3 = load i16 %image_gray_1_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 336 'load' 'image_gray_1_load_3' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 337 [1/2] (1.23ns)   --->   "%image_gray_2_load_3 = load i16 %image_gray_2_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 337 'load' 'image_gray_2_load_3' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 338 [1/2] (1.23ns)   --->   "%image_gray_3_load_3 = load i16 %image_gray_3_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 338 'load' 'image_gray_3_load_3' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 339 [1/2] (1.23ns)   --->   "%image_gray_4_load_3 = load i16 %image_gray_4_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 339 'load' 'image_gray_4_load_3' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 340 [1/2] (1.23ns)   --->   "%image_gray_5_load_3 = load i16 %image_gray_5_addr_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 340 'load' 'image_gray_5_load_3' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 341 [1/1] (0.62ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 2, i8 %image_gray_load_3, i3 3, i8 %image_gray_1_load_3, i3 4, i8 %image_gray_2_load_3, i3 5, i8 %image_gray_3_load_3, i3 0, i8 %image_gray_4_load_3, i3 1, i8 %image_gray_5_load_3, i8 0, i3 %trunc_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 341 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 342 [1/2] (1.23ns)   --->   "%image_gray_load_4 = load i16 %image_gray_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 342 'load' 'image_gray_load_4' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 343 [1/2] (1.23ns)   --->   "%image_gray_1_load_4 = load i16 %image_gray_1_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 343 'load' 'image_gray_1_load_4' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 344 [1/2] (1.23ns)   --->   "%image_gray_2_load_4 = load i16 %image_gray_2_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 344 'load' 'image_gray_2_load_4' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 345 [1/2] (1.23ns)   --->   "%image_gray_3_load_4 = load i16 %image_gray_3_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 345 'load' 'image_gray_3_load_4' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 346 [1/2] (1.23ns)   --->   "%image_gray_4_load_4 = load i16 %image_gray_4_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 346 'load' 'image_gray_4_load_4' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 347 [1/2] (1.23ns)   --->   "%image_gray_5_load_4 = load i16 %image_gray_5_addr_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 347 'load' 'image_gray_5_load_4' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 348 [1/1] (0.62ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 1, i8 %image_gray_load_4, i3 2, i8 %image_gray_1_load_4, i3 3, i8 %image_gray_2_load_4, i3 4, i8 %image_gray_3_load_4, i3 5, i8 %image_gray_4_load_4, i3 0, i8 %image_gray_5_load_4, i8 0, i3 %trunc_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 348 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 349 [1/2] (1.23ns)   --->   "%image_gray_load_5 = load i16 %image_gray_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 349 'load' 'image_gray_load_5' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 350 [1/2] (1.23ns)   --->   "%image_gray_1_load_5 = load i16 %image_gray_1_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 350 'load' 'image_gray_1_load_5' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 351 [1/2] (1.23ns)   --->   "%image_gray_2_load_5 = load i16 %image_gray_2_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 351 'load' 'image_gray_2_load_5' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 352 [1/2] (1.23ns)   --->   "%image_gray_3_load_5 = load i16 %image_gray_3_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 352 'load' 'image_gray_3_load_5' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 353 [1/2] (1.23ns)   --->   "%image_gray_4_load_5 = load i16 %image_gray_4_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 353 'load' 'image_gray_4_load_5' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 354 [1/2] (1.23ns)   --->   "%image_gray_5_load_5 = load i16 %image_gray_5_addr_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 354 'load' 'image_gray_5_load_5' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 355 [1/1] (0.62ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %image_gray_load_5, i3 1, i8 %image_gray_1_load_5, i3 2, i8 %image_gray_2_load_5, i3 3, i8 %image_gray_3_load_5, i3 4, i8 %image_gray_4_load_5, i3 5, i8 %image_gray_5_load_5, i8 0, i3 %trunc_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 355 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 356 [1/2] (1.23ns)   --->   "%image_gray_load_6 = load i16 %image_gray_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 356 'load' 'image_gray_load_6' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 357 [1/2] (1.23ns)   --->   "%image_gray_1_load_6 = load i16 %image_gray_1_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 357 'load' 'image_gray_1_load_6' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 358 [1/2] (1.23ns)   --->   "%image_gray_2_load_6 = load i16 %image_gray_2_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 358 'load' 'image_gray_2_load_6' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 359 [1/2] (1.23ns)   --->   "%image_gray_3_load_6 = load i16 %image_gray_3_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 359 'load' 'image_gray_3_load_6' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 360 [1/2] (1.23ns)   --->   "%image_gray_4_load_6 = load i16 %image_gray_4_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 360 'load' 'image_gray_4_load_6' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 361 [1/2] (1.23ns)   --->   "%image_gray_5_load_6 = load i16 %image_gray_5_addr_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 361 'load' 'image_gray_5_load_6' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 362 [1/1] (0.62ns)   --->   "%tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 4, i8 %image_gray_load_6, i3 5, i8 %image_gray_1_load_6, i3 0, i8 %image_gray_2_load_6, i3 1, i8 %image_gray_3_load_6, i3 2, i8 %image_gray_4_load_6, i3 3, i8 %image_gray_5_load_6, i8 0, i3 %trunc_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 362 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln67_11 = zext i8 %tmp_9" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 363 'zext' 'zext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [1/2] (1.23ns)   --->   "%image_gray_load_7 = load i16 %image_gray_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 364 'load' 'image_gray_load_7' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 365 [1/2] (1.23ns)   --->   "%image_gray_1_load_7 = load i16 %image_gray_1_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 365 'load' 'image_gray_1_load_7' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 366 [1/2] (1.23ns)   --->   "%image_gray_2_load_7 = load i16 %image_gray_2_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 366 'load' 'image_gray_2_load_7' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 367 [1/2] (1.23ns)   --->   "%image_gray_3_load_7 = load i16 %image_gray_3_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 367 'load' 'image_gray_3_load_7' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 368 [1/2] (1.23ns)   --->   "%image_gray_4_load_7 = load i16 %image_gray_4_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 368 'load' 'image_gray_4_load_7' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 369 [1/2] (1.23ns)   --->   "%image_gray_5_load_7 = load i16 %image_gray_5_addr_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 369 'load' 'image_gray_5_load_7' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 370 [1/1] (0.62ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 3, i8 %image_gray_load_7, i3 4, i8 %image_gray_1_load_7, i3 5, i8 %image_gray_2_load_7, i3 0, i8 %image_gray_3_load_7, i3 1, i8 %image_gray_4_load_7, i3 2, i8 %image_gray_5_load_7, i8 0, i3 %trunc_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 370 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [1/2] (1.23ns)   --->   "%image_gray_load_8 = load i16 %image_gray_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 371 'load' 'image_gray_load_8' <Predicate = (trunc_ln67 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 372 [1/2] (1.23ns)   --->   "%image_gray_1_load_8 = load i16 %image_gray_1_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 372 'load' 'image_gray_1_load_8' <Predicate = (trunc_ln67 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 373 [1/2] (1.23ns)   --->   "%image_gray_2_load_8 = load i16 %image_gray_2_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 373 'load' 'image_gray_2_load_8' <Predicate = (trunc_ln67 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 374 [1/2] (1.23ns)   --->   "%image_gray_3_load_8 = load i16 %image_gray_3_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 374 'load' 'image_gray_3_load_8' <Predicate = (trunc_ln67 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 375 [1/2] (1.23ns)   --->   "%image_gray_4_load_8 = load i16 %image_gray_4_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 375 'load' 'image_gray_4_load_8' <Predicate = (trunc_ln67 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 376 [1/2] (1.23ns)   --->   "%image_gray_5_load_8 = load i16 %image_gray_5_addr_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 376 'load' 'image_gray_5_load_8' <Predicate = (trunc_ln67 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_25 : Operation 377 [1/1] (0.62ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 2, i8 %image_gray_load_8, i3 3, i8 %image_gray_1_load_8, i3 4, i8 %image_gray_2_load_8, i3 5, i8 %image_gray_3_load_8, i3 0, i8 %image_gray_4_load_8, i3 1, i8 %image_gray_5_load_8, i8 0, i3 %trunc_ln67" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 377 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln67_14 = zext i8 %tmp_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 378 'zext' 'zext_ln67_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %tmp_4" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 379 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i8 %tmp_6" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 380 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i8 %tmp_8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 381 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i8 %tmp_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 382 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.76ns)   --->   "%tmp8 = add i9 %tmp_6_cast, i9 %tmp_4_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 383 'add' 'tmp8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i9 %tmp8" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 384 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (0.76ns)   --->   "%tmp9 = add i9 %tmp_8_cast, i9 %tmp_1_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 385 'add' 'tmp9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 386 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i9 %tmp9" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 386 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 387 [1/1] (0.77ns)   --->   "%tmp21 = add i10 %tmp9_cast, i10 %tmp8_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 387 'add' 'tmp21' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 388 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp21, i1 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 388 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln67_15 = zext i11 %tmp3" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 389 'zext' 'zext_ln67_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 390 [1/1] (0.79ns)   --->   "%add_ln67_11 = add i12 %zext_ln67_15, i12 %zext_ln67_5" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 390 'add' 'add_ln67_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 391 [1/1] (0.76ns)   --->   "%add_ln67_13 = add i9 %zext_ln67_11, i9 %zext_ln67_14" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 391 'add' 'add_ln67_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln67_16 = zext i9 %add_ln67_13" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 392 'zext' 'zext_ln67_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 393 [1/1] (0.77ns)   --->   "%add_ln67_14 = add i10 %zext_ln67_16, i10 %zext_ln33" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 393 'add' 'add_ln67_14' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.16>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_7, i2 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 394 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln67_cast = zext i10 %shl_ln1" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 395 'zext' 'shl_ln67_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_12 = add i12 %add_ln67_11, i12 %shl_ln67_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 396 'add' 'add_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln67_17 = zext i10 %add_ln67_14" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 397 'zext' 'zext_ln67_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 398 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%sum_1 = add i12 %zext_ln67_17, i12 %add_ln67_12" [../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 398 'add' 'sum_1' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 399 [1/1] (0.38ns)   --->   "%select_ln70 = select i1 %icmp_ln55_read, i6 1, i6 %normal_factor_2_reload_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 399 'select' 'select_ln70' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %select_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 400 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 401 [16/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 401 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 402 [1/1] (0.00ns)   --->   "%p2y = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln70, i8 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 402 'bitconcatenate' 'p2y' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i12 %sum_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 403 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 404 [1/1] (0.83ns)   --->   "%icmp_ln70 = icmp_ult  i14 %zext_ln70_1, i14 %p2y" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 404 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 405 [15/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 405 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 406 [14/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 406 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 407 [13/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 407 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 408 [12/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 408 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 409 [11/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 409 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.29>
ST_32 : Operation 410 [10/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 410 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 411 [9/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 411 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.29>
ST_34 : Operation 412 [8/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 412 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.29>
ST_35 : Operation 413 [7/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 413 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.29>
ST_36 : Operation 414 [6/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 414 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.29>
ST_37 : Operation 415 [5/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 415 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.29>
ST_38 : Operation 416 [4/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 416 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.29>
ST_39 : Operation 417 [3/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 417 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.61>
ST_40 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %c_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:60->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 418 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 419 [2/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 419 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_1 = add i64 %p_cast42_cast, i64 %output_r_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 420 'add' 'add_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 421 [1/1] (0.79ns)   --->   "%add_ln71_2 = add i11 %zext_ln60, i11 641" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 421 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i11 %add_ln71_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 422 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 423 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln71 = add i64 %zext_ln71, i64 %add_ln71_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 423 'add' 'add_ln71' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i64 %add_ln71" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 424 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln71, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 425 'partselect' 'trunc_ln71_1' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 426 [1/16] (1.29ns)   --->   "%udiv_ln70 = udiv i12 %sum_1, i12 %zext_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 426 'udiv' 'udiv_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71_1)   --->   "%xor_ln70 = xor i1 %icmp_ln70, i1 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 427 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71_1)   --->   "%trunc_ln70 = trunc i8 %udiv_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 428 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71_1)   --->   "%pixel = select i1 %xor_ln70, i8 255, i8 %trunc_ln70" [../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 429 'select' 'pixel' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71_1)   --->   "%zext_ln71_1 = zext i8 %pixel" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 430 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i6 %trunc_ln71" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 431 'zext' 'zext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 432 [1/1] (0.73ns)   --->   "%shl_ln71 = shl i64 1, i64 %zext_ln71_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 432 'shl' 'shl_ln71' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71_1)   --->   "%shl_ln71_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln71, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 433 'bitconcatenate' 'shl_ln71_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71_1)   --->   "%zext_ln71_3 = zext i9 %shl_ln71_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 434 'zext' 'zext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 435 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln71_1 = shl i512 %zext_ln71_1, i512 %zext_ln71_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 435 'shl' 'shl_ln71_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i58 %trunc_ln71_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 436 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 437 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln71" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 437 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 438 [1/1] (4.86ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 438 'writereq' 'empty_30' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 439 [1/1] (4.86ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %shl_ln71_1, i64 %shl_ln71" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 439 'write' 'write_ln71' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 440 [68/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 440 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 441 [67/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 441 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 442 [66/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 442 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 443 [65/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 443 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 444 [64/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 444 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 445 [63/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 445 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 446 [62/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 446 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 447 [61/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 447 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 448 [60/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 448 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 449 [59/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 449 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 450 [58/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 450 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 451 [57/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 451 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 452 [56/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 452 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 453 [55/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 453 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 454 [54/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 454 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 455 [53/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 455 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 456 [52/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 456 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 457 [51/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 457 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 458 [50/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 458 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 459 [49/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 459 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 460 [48/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 460 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 461 [47/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 461 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 462 [46/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 462 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 463 [45/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 463 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 464 [44/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 464 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 465 [43/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 465 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 466 [42/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 466 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 467 [41/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 467 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.86>
ST_71 : Operation 468 [40/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 468 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 469 [39/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 469 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.86>
ST_73 : Operation 470 [38/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 470 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 4.86>
ST_74 : Operation 471 [37/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 471 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 4.86>
ST_75 : Operation 472 [36/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 472 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 4.86>
ST_76 : Operation 473 [35/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 473 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 4.86>
ST_77 : Operation 474 [34/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 474 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 4.86>
ST_78 : Operation 475 [33/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 475 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 4.86>
ST_79 : Operation 476 [32/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 476 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 4.86>
ST_80 : Operation 477 [31/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 477 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 4.86>
ST_81 : Operation 478 [30/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 478 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 4.86>
ST_82 : Operation 479 [29/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 479 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 4.86>
ST_83 : Operation 480 [28/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 480 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 4.86>
ST_84 : Operation 481 [27/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 481 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 4.86>
ST_85 : Operation 482 [26/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 482 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 4.86>
ST_86 : Operation 483 [25/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 483 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 4.86>
ST_87 : Operation 484 [24/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 484 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 4.86>
ST_88 : Operation 485 [23/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 485 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 4.86>
ST_89 : Operation 486 [22/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 486 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 4.86>
ST_90 : Operation 487 [21/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 487 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 4.86>
ST_91 : Operation 488 [20/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 488 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 4.86>
ST_92 : Operation 489 [19/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 489 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 4.86>
ST_93 : Operation 490 [18/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 490 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 4.86>
ST_94 : Operation 491 [17/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 491 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 4.86>
ST_95 : Operation 492 [16/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 492 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 4.86>
ST_96 : Operation 493 [15/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 493 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 4.86>
ST_97 : Operation 494 [14/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 494 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 4.86>
ST_98 : Operation 495 [13/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 495 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 4.86>
ST_99 : Operation 496 [12/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 496 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 4.86>
ST_100 : Operation 497 [11/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 497 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 4.86>
ST_101 : Operation 498 [10/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 498 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 4.86>
ST_102 : Operation 499 [9/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 499 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 4.86>
ST_103 : Operation 500 [8/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 500 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 4.86>
ST_104 : Operation 501 [7/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 501 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 4.86>
ST_105 : Operation 502 [6/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 502 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 4.86>
ST_106 : Operation 503 [5/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 503 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 4.86>
ST_107 : Operation 504 [4/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 504 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 4.86>
ST_108 : Operation 505 [3/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 505 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 4.86>
ST_109 : Operation 506 [2/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 506 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 512 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 512 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.42>

State 110 <SV = 109> <Delay = 4.86>
ST_110 : Operation 507 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:30->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 507 'specpipeline' 'specpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 508 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 638, i64 638, i64 638" [../EdgedetectBaseline_host/src/edgedetect.cpp:30->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 508 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 509 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:60->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 509 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 510 [1/68] (4.86ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 510 'writeresp' 'empty_31' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_63_5.i" [../EdgedetectBaseline_host/src/edgedetect.cpp:60->../EdgedetectBaseline_host/src/edgedetect.cpp:203]   --->   Operation 511 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 3.871ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln30', ../EdgedetectBaseline_host/src/edgedetect.cpp:30->../EdgedetectBaseline_host/src/edgedetect.cpp:203) of constant 0 on local variable 'c', ../EdgedetectBaseline_host/src/edgedetect.cpp:30->../EdgedetectBaseline_host/src/edgedetect.cpp:203 [25]  (0.427 ns)
	'load' operation 10 bit ('c', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on local variable 'c', ../EdgedetectBaseline_host/src/edgedetect.cpp:30->../EdgedetectBaseline_host/src/edgedetect.cpp:203 [28]  (0.000 ns)
	'add' operation 19 bit ('add_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [39]  (0.884 ns)
	'mul' operation 39 bit ('mul_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [41]  (2.560 ns)

 <State 2>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 3>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 4>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 5>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 6>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 7>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 8>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 9>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 10>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 11>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 12>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 13>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 14>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 15>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 16>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 17>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 18>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 19>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 20>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 21>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 22>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 23>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln67', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [44]  (1.524 ns)

 <State 24>: 4.681ns
The critical path consists of the following:
	'add' operation 19 bit ('add_ln67_2', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [61]  (0.884 ns)
	'mul' operation 39 bit ('mul_ln67_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [63]  (2.560 ns)
	'getelementptr' operation 16 bit ('image_gray_addr_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [66]  (0.000 ns)
	'load' operation 8 bit ('image_gray_load_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on array 'image_gray' [72]  (1.237 ns)

 <State 25>: 4.199ns
The critical path consists of the following:
	'load' operation 8 bit ('image_gray_load_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on array 'image_gray' [72]  (1.237 ns)
	'sparsemux' operation 8 bit ('tmp_4', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [78]  (0.623 ns)
	'add' operation 9 bit ('tmp8', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [216]  (0.765 ns)
	'add' operation 10 bit ('tmp21', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [220]  (0.776 ns)
	'add' operation 12 bit ('add_ln67_11', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [223]  (0.798 ns)

 <State 26>: 2.164ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln67_12', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [224]  (0.000 ns)
	'add' operation 12 bit ('sum', ../EdgedetectBaseline_host/src/edgedetect.cpp:67->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [229]  (0.869 ns)
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 27>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 28>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 29>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 30>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 31>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 32>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 33>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 34>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 35>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 36>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 37>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 38>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 39>: 1.295ns
The critical path consists of the following:
	'udiv' operation 8 bit ('udiv_ln70', ../EdgedetectBaseline_host/src/edgedetect.cpp:70->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [232]  (1.295 ns)

 <State 40>: 1.617ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln71_2', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [240]  (0.798 ns)
	'add' operation 64 bit ('add_ln71', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [242]  (0.819 ns)

 <State 41>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [252]  (0.000 ns)
	bus request operation ('empty_30', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [253]  (4.867 ns)

 <State 42>: 4.867ns
The critical path consists of the following:
	bus write operation ('write_ln71', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [254]  (4.867 ns)

 <State 43>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 44>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 45>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 46>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 47>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 48>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 49>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 50>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 51>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 52>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 53>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 54>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 55>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 56>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 57>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 58>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 59>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 60>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 61>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 62>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 63>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 64>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 65>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 66>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 67>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 68>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 69>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 70>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 71>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 72>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 73>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 74>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 75>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 76>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 77>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 78>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 79>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 80>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 81>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 82>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 83>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 84>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 85>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 86>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 87>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 88>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 89>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 90>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 91>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 92>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 93>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 94>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 95>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 96>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 97>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 98>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 99>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 100>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 101>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 102>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 103>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 104>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 105>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 106>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 107>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 108>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 109>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)

 <State 110>: 4.867ns
The critical path consists of the following:
	bus response operation ('empty_31', ../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:71->../EdgedetectBaseline_host/src/edgedetect.cpp:203) [255]  (4.867 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
