<def f='tvm/include/tvm/tir/stmt.h' l='1536' type='const char *const'/>
<doc f='tvm/include/tvm/tir/stmt.h' l='1535'>/*! \brief Mark the stage of a statement in the software pipeline */</doc>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling_tensor_core.cc' l='355' u='r' c='_ZNK3tvm13meta_schedule30MultiLevelTilingTensorCoreNode19AddSoftwarePipelineENS0_15TensorCoreStateE'/>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling_tensor_core.cc' l='399' u='r' c='_ZNK3tvm13meta_schedule30MultiLevelTilingTensorCoreNode19AddSoftwarePipelineENS0_15TensorCoreStateE'/>
<use f='tvm/src/tir/transforms/inject_software_pipeline.cc' l='1090' u='r' c='_ZN3tvm3tir17software_pipeline16PipelineInjector10VisitStmt_EPKNS0_7ForNodeE'/>
<use f='tvm/src/tir/transforms/inject_software_pipeline.cc' l='1167' u='r' c='_ZNK3tvm3tir17software_pipeline16PipelineInjector21HasPipelineAnnotationEPKNS0_7ForNodeE'/>
