(S (NP (NP (NN Graph) (NNP Convolutional) (NNP Networks)) (-LRB- -LRB-) (NP (NNS GCNs)) (-RRB- -RRB-)) (VP (VBP have) (VP (VBN emerged) (PP (IN as) (NP (NP (DT the) (ADJP (NN state) (HYPH -) (IN of) (HYPH -) (DT the) (HYPH -) (NN art)) (NML (JJ deep) (NN learning)) (NN model)) (PP (IN for) (NP (NN representation) (NN learning))))) (PP (IN on) (NP (NNS graphs))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBG challenging) (S (VP (TO to) (VP (VB accelerate) (NP (NP (NN training)) (PP (IN of) (NP (NNS GCNs)))) (, ,) (PP (IN due) (IN to) (NP (NP (NP (-LRB- -LRB-) (CD 1) (-RRB- -RRB-)) (SBAR (S (NP (NP (ADJP (JJ substantial) (CC and) (JJ irregular)) (NNS data)) (PP (NP (NN communication)) (IN to))) (VP (VB propagate) (NP (NN information)) (PP (IN within) (NP (DT the) (NN graph))))))) (, ,) (CC and) (NP (LST (-LRB- -LRB-) (LS 2) (-RRB- -RRB-)) (NP (JJ intensive) (NN computation)) (PP (IN to) (NP (NML (S (VP (VB propagate) (NP (NN information)) (PP (IN along) (NP (DT the) (JJ neural) (NN network)))))) (NNS layers))))))))))) (. .))
(S (S (VP (TO To) (VP (VB address) (NP (DT these) (NNS challenges))))) (, ,) (NP (PRP we)) (VP (VBP design) (NP (NP (DT a) (JJ novel) (NN accelerator)) (PP (IN for) (NP (NP (NN training) (NNS GCNs)) (PP (IN on) (NP (ADJP (NP (NN CPU) (HYPH -) (NN FPGA)) (JJ heterogeneous)) (NNS systems)))))) (, ,) (PP (IN by) (S (VP (VBG incorporating) (NP (JJ multiple) (NN algorithm) (HYPH -) (NN architecture) (NNS co-optimizations)))))) (. .))
(S (NP (PRP We)) (ADVP (RB first)) (VP (VP (VB analyze) (NP (NP (DT the) (NML (NN computation) (CC and) (NN communication)) (NNS characteristics)) (PP (IN of) (NP (JJ various) (NN GCN) (NN training) (NNS algorithms))))) (, ,) (CC and) (VP (VB select) (NP (NP (DT a) (ADJP (NP (NN subgraph)) (HYPH -) (VBN based)) (NN algorithm)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (ADJP (RB well) (JJ suited) (PP (IN for) (NP (NN hardware) (NN execution)))))))))) (. .))
(S (S (VP (TO To) (VP (VB optimize) (NP (DT the) (NN feature) (NN propagation)) (PP (IN within) (NP (NNS subgraphs)))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (DT a) (JJ lightweight) (JJ pre-processing) (NN step)) (PP (VBN based) (PP (IN on) (NP (DT a) (NN graph) (JJ theoretic) (NN approach))))) (. .))
(S (NP (NP (JJ Such) (JJ pre-processing)) (VP (VBN performed) (PP (IN on) (NP (DT the) (NN CPU))))) (ADVP (RB significantly)) (VP (VBZ reduces) (NP (DT the) (NN memory)) (NP (NP (NN access) (NNS requirements)) (CC and) (NP (DT the) (NN computation))) (S (VP (TO to) (VP (VB be) (VP (VBN performed) (PP (IN on) (NP (DT the) (NNP FPGA)))))))) (. .))
(S (S (VP (TO To) (VP (VB accelerate) (NP (DT the) (NN weight) (NN update)) (PP (IN in) (NP (NNP GCN) (NNS layers)))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (DT a) (JJ systolic) (NN array)) (PP (VBN based) (NP (NP (NN design)) (PP (IN for) (NP (JJ efficient) (NN parallelization)))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP integrate) (NP (DT the) (JJ above) (NNS optimizations)) (PP (IN into) (NP (DT a) (JJ complete) (NN hardware) (NN pipeline)))) (, ,) (CC and) (VP (VB analyze) (NP (PRP$ its) (NML (NML (NN load) (HYPH -) (NN balance)) (CC and) (NML (NN resource))) (NN utilization)) (PP (IN by) (NP (JJ accurate) (NN performance) (NN modeling))))) (. .))
(S (NP (PRP We)) (VP (VBP evaluate) (NP (PRP$ our) (NN design)) (PP (IN on) (NP (NP (DT a) (NML (NNP Xilinx) (NNP Alveo) (NNP U200)) (NN board)) (VP (VBN hosted) (PP (IN by) (NP (DT a) (NML (CD 40) (HYPH -) (NN core)) (NN Xeon) (NN server))))))) (. .))
(S (PP (IN On) (NP (CD three) (JJ large) (NNS graphs))) (, ,) (NP (PRP we)) (VP (VBP achieve) (NP (NP (DT an) (NN order)) (PP (IN of) (NP (NP (NN magnitude) (NN training) (NN speedup)) (PP (IN with) (NP (JJ negligible) (NN accuracy) (NN loss)))))) (, ,) (PP (VBN compared) (PP (IN with) (NP (NP (NML (NML (NN state)) (HYPH -) (PP (IN of) (HYPH -) (NP (DT the) (HYPH -) (NN art)))) (NN implementation)) (PP (IN on) (NP (DT a) (JJ multi-core) (NN platform))))))) (. .))
