
#define SDMA0_GFX_IB_OFFSET__OFFSET__SHIFT 0x2
#define SDMA0_GFX_IB_BASE_LO__ADDR_MASK 0xffffffe0
#define SDMA0_GFX_IB_BASE_LO__ADDR__SHIFT 0x5
#define SDMA0_GFX_IB_BASE_HI__ADDR_MASK 0xffffffff
#define SDMA0_GFX_IB_BASE_HI__ADDR__SHIFT 0x0
#define SDMA0_GFX_IB_SIZE__SIZE_MASK 0xfffff
#define SDMA0_GFX_IB_SIZE__SIZE__SHIFT 0x0
#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT_MASK 0x3fff
#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT__SHIFT 0x0
#define SDMA0_GFX_CONTEXT_STATUS__SELECTED_MASK 0x1
#define SDMA0_GFX_CONTEXT_STATUS__SELECTED__SHIFT 0x0
#define SDMA0_GFX_CONTEXT_STATUS__IDLE_MASK 0x4
#define SDMA0_GFX_CONTEXT_STATUS__IDLE__SHIFT 0x2
#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED_MASK 0x8
#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED__SHIFT 0x3
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION_MASK 0x70
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT 0x4
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE__SHIFT 0x7
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY_MASK 0x100
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY__SHIFT 0x8
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED_MASK 0x200
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED__SHIFT 0x9
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x400
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0xa
#define SDMA0_GFX_DOORBELL__OFFSET_MASK 0x1fffff
#define SDMA0_GFX_DOORBELL__OFFSET__SHIFT 0x0
#define SDMA0_GFX_DOORBELL__ENABLE_MASK 0x10000000
#define SDMA0_GFX_DOORBELL__ENABLE__SHIFT 0x1c
#define SDMA0_GFX_DOORBELL__CAPTURED_MASK 0x40000000
#define SDMA0_GFX_DOORBELL__CAPTURED__SHIFT 0x1e
#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX_MASK 0x10000
#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX__SHIFT 0x10
#define SDMA0_GFX_CONTEXT_CNTL__SESSION_SEL_MASK 0xf000000
#define SDMA0_GFX_CONTEXT_CNTL__SESSION_SEL__SHIFT 0x18
#define SDMA0_GFX_VIRTUAL_ADDR__ATC_MASK 0x1
#define SDMA0_GFX_VIRTUAL_ADDR__ATC__SHIFT 0x0
#define SDMA0_GFX_VIRTUAL_ADDR__INVAL_MASK 0x2
#define SDMA0_GFX_VIRTUAL_ADDR__INVAL__SHIFT 0x1
#define SDMA0_GFX_VIRTUAL_ADDR__PTR32_MASK 0x10
#define SDMA0_GFX_VIRTUAL_ADDR__PTR32__SHIFT 0x4
#define SDMA0_GFX_VIRTUAL_ADDR__SHARED_BASE_MASK 0x700
#define SDMA0_GFX_VIRTUAL_ADDR__SHARED_BASE__SHIFT 0x8
#define SDMA0_GFX_VIRTUAL_ADDR__VM_HOLE_MASK 0x40000000
#define SDMA0_GFX_VIRTUAL_ADDR__VM_HOLE__SHIFT 0x1e
#define SDMA0_GFX_APE1_CNTL__BASE_MASK 0xffff
#define SDMA0_GFX_APE1_CNTL__BASE__SHIFT 0x0
#define SDMA0_GFX_APE1_CNTL__LIMIT_MASK 0xffff0000
#define SDMA0_GFX_APE1_CNTL__LIMIT__SHIFT 0x10
#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR_MASK 0x1
#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR__SHIFT 0x0
#define SDMA0_GFX_DOORBELL_LOG__DATA_MASK 0xfffffffc
#define SDMA0_GFX_DOORBELL_LOG__DATA__SHIFT 0x2
#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING_MASK 0xfff
#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING__SHIFT 0x0
#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING_MASK 0x1ff0000
#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING__SHIFT 0x10
#define SDMA0_GFX_CSA_ADDR_LO__ADDR_MASK 0xfffffffc
#define SDMA0_GFX_CSA_ADDR_LO__ADDR__SHIFT 0x2
#define SDMA0_GFX_CSA_ADDR_HI__ADDR_MASK 0xffffffff
#define SDMA0_GFX_CSA_ADDR_HI__ADDR__SHIFT 0x0
#define SDMA0_GFX_IB_SUB_REMAIN__SIZE_MASK 0x3fff
#define SDMA0_GFX_IB_SUB_REMAIN__SIZE__SHIFT 0x0
#define SDMA0_GFX_PREEMPT__IB_PREEMPT_MASK 0x1
#define SDMA0_GFX_PREEMPT__IB_PREEMPT__SHIFT 0x0
#define SDMA0_GFX_DUMMY_REG__DUMMY_MASK 0xffffffff
#define SDMA0_GFX_DUMMY_REG__DUMMY__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_DATA0__DATA0_MASK 0xffffffff
#define SDMA0_GFX_MIDCMD_DATA0__DATA0__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_DATA1__DATA1_MASK 0xffffffff
#define SDMA0_GFX_MIDCMD_DATA1__DATA1__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_DATA2__DATA2_MASK 0xffffffff
#define SDMA0_GFX_MIDCMD_DATA2__DATA2__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_DATA3__DATA3_MASK 0xffffffff
#define SDMA0_GFX_MIDCMD_DATA3__DATA3__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_DATA4__DATA4_MASK 0xffffffff
#define SDMA0_GFX_MIDCMD_DATA4__DATA4__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_DATA5__DATA5_MASK 0xffffffff
#define SDMA0_GFX_MIDCMD_DATA5__DATA5__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_DATA6__DATA6_MASK 0xffffffff
#define SDMA0_GFX_MIDCMD_DATA6__DATA6__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_DATA7__DATA7_MASK 0xffffffff
#define SDMA0_GFX_MIDCMD_DATA7__DATA7__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_DATA8__DATA8_MASK 0xffffffff
#define SDMA0_GFX_MIDCMD_DATA8__DATA8__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID_MASK 0x1
#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID__SHIFT 0x0
#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE_MASK 0x2
#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE__SHIFT 0x1
#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK 0xf0
#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE__SHIFT 0x4
#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x100
#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT 0x8
#define SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK 0x1
#define SDMA0_RLC0_RB_CNTL__RB_ENABLE__SHIFT 0x0
#define SDMA0_RLC0_RB_CNTL__RB_SIZE_MASK 0x3e
#define SDMA0_RLC0_RB_CNTL__RB_SIZE__SHIFT 0x1
#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK 0x200
#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE__SHIFT 0x9
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x1000
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0xc
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x2000
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0xd
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x1f0000
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT 0x10
#define SDMA0_RLC0_RB_CNTL__RB_PRIV_MASK 0x800000
#define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT 0x17
#define SDMA0_RLC0_RB_CNTL__RB_VMID_MASK 0xf000000
#define SDMA0_RLC0_RB_CNTL__RB_VMID__SHIFT 0x18
#define SDMA0_RLC0_RB_BASE__ADDR_MASK 0xffffffff
#define SDMA0_RLC0_RB_BASE__ADDR__SHIFT 0x0
#define SDMA0_RLC0_RB_BASE_HI__ADDR_MASK 0xffffff
#define SDMA0_RLC0_RB_BASE_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC0_RB_RPTR__OFFSET_MASK 0xfffffffc
#define SDMA0_RLC0_RB_RPTR__OFFSET__SHIFT 0x2
#define SDMA0_RLC0_RB_WPTR__OFFSET_MASK 0xfffffffc
#define SDMA0_RLC0_RB_WPTR__OFFSET__SHIFT 0x2
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE__SHIFT 0x0
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x2
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x1
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x4
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x2
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0xfff0
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT 0x4
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x10
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffff
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffc
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT 0x2
#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffff
#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffc
#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR__SHIFT 0x2
#define SDMA0_RLC0_IB_CNTL__IB_ENABLE_MASK 0x1
#define SDMA0_RLC0_IB_CNTL__IB_ENABLE__SHIFT 0x0
#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK 0x10
#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE__SHIFT 0x4
#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x100
#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB__SHIFT 0x8
#define SDMA0_RLC0_IB_CNTL__CMD_VMID_MASK 0xf0000
#define SDMA0_RLC0_IB_CNTL__CMD_VMID__SHIFT 0x10
#define SDMA0_RLC0_IB_RPTR__OFFSET_MASK 0x3ffffc
#define SDMA0_RLC0_IB_RPTR__OFFSET__SHIFT 0x2
#define SDMA0_RLC0_IB_OFFSET__OFFSET_MASK 0x3ffffc
#define SDMA0_RLC0_IB_OFFSET__OFFSET__SHIFT 0x2
#define SDMA0_RLC0_IB_BASE_LO__ADDR_MASK 0xffffffe0
#define SDMA0_RLC0_IB_BASE_LO__ADDR__SHIFT 0x5
#define SDMA0_RLC0_IB_BASE_HI__ADDR_MASK 0xffffffff
#define SDMA0_RLC0_IB_BASE_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC0_IB_SIZE__SIZE_MASK 0xfffff
#define SDMA0_RLC0_IB_SIZE__SIZE__SHIFT 0x0
#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT_MASK 0x3fff
#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT__SHIFT 0x0
#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED_MASK 0x1
#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED__SHIFT 0x0
#define SDMA0_RLC0_CONTEXT_STATUS__IDLE_MASK 0x4
#define SDMA0_RLC0_CONTEXT_STATUS__IDLE__SHIFT 0x2
#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED_MASK 0x8
#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED__SHIFT 0x3
#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION_MASK 0x70
#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION__SHIFT 0x4
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE__SHIFT 0x7
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK 0x100
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY__SHIFT 0x8
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED_MASK 0x200
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED__SHIFT 0x9
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x400
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0xa
#define SDMA0_RLC0_DOORBELL__OFFSET_MASK 0x1fffff
#define SDMA0_RLC0_DOORBELL__OFFSET__SHIFT 0x0
#define SDMA0_RLC0_DOORBELL__ENABLE_MASK 0x10000000
#define SDMA0_RLC0_DOORBELL__ENABLE__SHIFT 0x1c
#define SDMA0_RLC0_DOORBELL__CAPTURED_MASK 0x40000000
#define SDMA0_RLC0_DOORBELL__CAPTURED__SHIFT 0x1e
#define SDMA0_RLC0_VIRTUAL_ADDR__ATC_MASK 0x1
#define SDMA0_RLC0_VIRTUAL_ADDR__ATC__SHIFT 0x0
#define SDMA0_RLC0_VIRTUAL_ADDR__INVAL_MASK 0x2
#define SDMA0_RLC0_VIRTUAL_ADDR__INVAL__SHIFT 0x1
#define SDMA0_RLC0_VIRTUAL_ADDR__PTR32_MASK 0x10
#define SDMA0_RLC0_VIRTUAL_ADDR__PTR32__SHIFT 0x4
#define SDMA0_RLC0_VIRTUAL_ADDR__SHARED_BASE_MASK 0x700
#define SDMA0_RLC0_VIRTUAL_ADDR__SHARED_BASE__SHIFT 0x8
#define SDMA0_RLC0_VIRTUAL_ADDR__VM_HOLE_MASK 0x40000000
#define SDMA0_RLC0_VIRTUAL_ADDR__VM_HOLE__SHIFT 0x1e
#define SDMA0_RLC0_APE1_CNTL__BASE_MASK 0xffff
#define SDMA0_RLC0_APE1_CNTL__BASE__SHIFT 0x0
#define SDMA0_RLC0_APE1_CNTL__LIMIT_MASK 0xffff0000
#define SDMA0_RLC0_APE1_CNTL__LIMIT__SHIFT 0x10
#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR_MASK 0x1
#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR__SHIFT 0x0
#define SDMA0_RLC0_DOORBELL_LOG__DATA_MASK 0xfffffffc
#define SDMA0_RLC0_DOORBELL_LOG__DATA__SHIFT 0x2
#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING_MASK 0xfff
#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING__SHIFT 0x0
#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING_MASK 0x1ff0000
#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING__SHIFT 0x10
#define SDMA0_RLC0_CSA_ADDR_LO__ADDR_MASK 0xfffffffc
#define SDMA0_RLC0_CSA_ADDR_LO__ADDR__SHIFT 0x2
#define SDMA0_RLC0_CSA_ADDR_HI__ADDR_MASK 0xffffffff
#define SDMA0_RLC0_CSA_ADDR_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE_MASK 0x3fff
#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE__SHIFT 0x0
#define SDMA0_RLC0_PREEMPT__IB_PREEMPT_MASK 0x1
#define SDMA0_RLC0_PREEMPT__IB_PREEMPT__SHIFT 0x0
#define SDMA0_RLC0_DUMMY_REG__DUMMY_MASK 0xffffffff
#define SDMA0_RLC0_DUMMY_REG__DUMMY__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_DATA0__DATA0_MASK 0xffffffff
#define SDMA0_RLC0_MIDCMD_DATA0__DATA0__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_DATA1__DATA1_MASK 0xffffffff
#define SDMA0_RLC0_MIDCMD_DATA1__DATA1__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_DATA2__DATA2_MASK 0xffffffff
#define SDMA0_RLC0_MIDCMD_DATA2__DATA2__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_DATA3__DATA3_MASK 0xffffffff
#define SDMA0_RLC0_MIDCMD_DATA3__DATA3__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_DATA4__DATA4_MASK 0xffffffff
#define SDMA0_RLC0_MIDCMD_DATA4__DATA4__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_DATA5__DATA5_MASK 0xffffffff
#define SDMA0_RLC0_MIDCMD_DATA5__DATA5__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_DATA6__DATA6_MASK 0xffffffff
#define SDMA0_RLC0_MIDCMD_DATA6__DATA6__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_DATA7__DATA7_MASK 0xffffffff
#define SDMA0_RLC0_MIDCMD_DATA7__DATA7__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_DATA8__DATA8_MASK 0xffffffff
#define SDMA0_RLC0_MIDCMD_DATA8__DATA8__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID_MASK 0x1
#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID__SHIFT 0x0
#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE_MASK 0x2
#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE__SHIFT 0x1
#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK 0xf0
#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE__SHIFT 0x4
#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x100
#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT 0x8
#define SDMA0_RLC1_RB_CNTL__RB_ENABLE_MASK 0x1
#define SDMA0_RLC1_RB_CNTL__RB_ENABLE__SHIFT 0x0
#define SDMA0_RLC1_RB_CNTL__RB_SIZE_MASK 0x3e
#define SDMA0_RLC1_RB_CNTL__RB_SIZE__SHIFT 0x1
#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK 0x200
#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE__SHIFT 0x9
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK 0x1000
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT 0xc
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x2000
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT 0xd
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK 0x1f0000
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT 0x10
#define SDMA0_RLC1_RB_CNTL__RB_PRIV_MASK 0x800000
#define SDMA0_RLC1_RB_CNTL__RB_PRIV__SHIFT 0x17
#define SDMA0_RLC1_RB_CNTL__RB_VMID_MASK 0xf000000
#define SDMA0_RLC1_RB_CNTL__RB_VMID__SHIFT 0x18
#define SDMA0_RLC1_RB_BASE__ADDR_MASK 0xffffffff
#define SDMA0_RLC1_RB_BASE__ADDR__SHIFT 0x0
#define SDMA0_RLC1_RB_BASE_HI__ADDR_MASK 0xffffff
#define SDMA0_RLC1_RB_BASE_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC1_RB_RPTR__OFFSET_MASK 0xfffffffc
#define SDMA0_RLC1_RB_RPTR__OFFSET__SHIFT 0x2
#define SDMA0_RLC1_RB_WPTR__OFFSET_MASK 0xfffffffc
#define SDMA0_RLC1_RB_WPTR__OFFSET__SHIFT 0x2
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT 0x0
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK 0x2
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT 0x1
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x4
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT 0x2
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK 0xfff0
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT 0x4
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT 0x10
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK 0xffffffff
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK 0xfffffffc
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT 0x2
#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK 0xffffffff
#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK 0xfffffffc
#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR__SHIFT 0x2
#define SDMA0_RLC1_IB_CNTL__IB_ENABLE_MASK 0x1
#define SDMA0_RLC1_IB_CNTL__IB_ENABLE__SHIFT 0x0
#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK 0x10
#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE__SHIFT 0x4
#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK 0x100
#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB__SHIFT 0x8
#define SDMA0_RLC1_IB_CNTL__CMD_VMID_MASK 0xf0000
#define SDMA0_RLC1_IB_CNTL__CMD_VMID__SHIFT 0x10
#define SDMA0_RLC1_IB_RPTR__OFFSET_MASK 0x3ffffc
#define SDMA0_RLC1_IB_RPTR__OFFSET__SHIFT 0x2
#define SDMA0_RLC1_IB_OFFSET__OFFSET_MASK 0x3ffffc
#define SDMA0_RLC1_IB_OFFSET__OFFSET__SHIFT 0x2
#define SDMA0_RLC1_IB_BASE_LO__ADDR_MASK 0xffffffe0
#define SDMA0_RLC1_IB_BASE_LO__ADDR__SHIFT 0x5
#define SDMA0_RLC1_IB_BASE_HI__ADDR_MASK 0xffffffff
#define SDMA0_RLC1_IB_BASE_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC1_IB_SIZE__SIZE_MASK 0xfffff
#define SDMA0_RLC1_IB_SIZE__SIZE__SHIFT 0x0
#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT_MASK 0x3fff
#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT__SHIFT 0x0
#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED_MASK 0x1
#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED__SHIFT 0x0
#define SDMA0_RLC1_CONTEXT_STATUS__IDLE_MASK 0x4
#define SDMA0_RLC1_CONTEXT_STATUS__IDLE__SHIFT 0x2
#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED_MASK 0x8
#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED__SHIFT 0x3
#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION_MASK 0x70
#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION__SHIFT 0x4
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK 0x80
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE__SHIFT 0x7
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK 0x100
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY__SHIFT 0x8
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED_MASK 0x200
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED__SHIFT 0x9
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x400
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT 0xa
#define SDMA0_RLC1_DOORBELL__OFFSET_MASK 0x1fffff
#define SDMA0_RLC1_DOORBELL__OFFSET__SHIFT 0x0
#define SDMA0_RLC1_DOORBELL__ENABLE_MASK 0x10000000
#define SDMA0_RLC1_DOORBELL__ENABLE__SHIFT 0x1c
#define SDMA0_RLC1_DOORBELL__CAPTURED_MASK 0x40000000
#define SDMA0_RLC1_DOORBELL__CAPTURED__SHIFT 0x1e
#define SDMA0_RLC1_VIRTUAL_ADDR__ATC_MASK 0x1
#define SDMA0_RLC1_VIRTUAL_ADDR__ATC__SHIFT 0x0
#define SDMA0_RLC1_VIRTUAL_ADDR__INVAL_MASK 0x2
#define SDMA0_RLC1_VIRTUAL_ADDR__INVAL__SHIFT 0x1
#define SDMA0_RLC1_VIRTUAL_ADDR__PTR32_MASK 0x10
#define SDMA0_RLC1_VIRTUAL_ADDR__PTR32__SHIFT 0x4
#define SDMA0_RLC1_VIRTUAL_ADDR__SHARED_BASE_MASK 0x700
#define SDMA0_RLC1_VIRTUAL_ADDR__SHARED_BASE__SHIFT 0x8
#define SDMA0_RLC1_VIRTUAL_ADDR__VM_HOLE_MASK 0x40000000
#define SDMA0_RLC1_VIRTUAL_ADDR__VM_HOLE__SHIFT 0x1e
#define SDMA0_RLC1_APE1_CNTL__BASE_MASK 0xffff
#define SDMA0_RLC1_APE1_CNTL__BASE__SHIFT 0x0
#define SDMA0_RLC1_APE1_CNTL__LIMIT_MASK 0xffff0000
#define SDMA0_RLC1_APE1_CNTL__LIMIT__SHIFT 0x10
#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR_MASK 0x1
#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR__SHIFT 0x0
#define SDMA0_RLC1_DOORBELL_LOG__DATA_MASK 0xfffffffc
#define SDMA0_RLC1_DOORBELL_LOG__DATA__SHIFT 0x2
#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING_MASK 0xfff
#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING__SHIFT 0x0
#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING_MASK 0x1ff0000
#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING__SHIFT 0x10
#define SDMA0_RLC1_CSA_ADDR_LO__ADDR_MASK 0xfffffffc
#define SDMA0_RLC1_CSA_ADDR_LO__ADDR__SHIFT 0x2
#define SDMA0_RLC1_CSA_ADDR_HI__ADDR_MASK 0xffffffff
#define SDMA0_RLC1_CSA_ADDR_HI__ADDR__SHIFT 0x0
#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE_MASK 0x3fff
#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE__SHIFT 0x0
#define SDMA0_RLC1_PREEMPT__IB_PREEMPT_MASK 0x1
#define SDMA0_RLC1_PREEMPT__IB_PREEMPT__SHIFT 0x0
#define SDMA0_RLC1_DUMMY_REG__DUMMY_MASK 0xffffffff
#define SDMA0_RLC1_DUMMY_REG__DUMMY__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_DATA0__DATA0_MASK 0xffffffff
#define SDMA0_RLC1_MIDCMD_DATA0__DATA0__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_DATA1__DATA1_MASK 0xffffffff
#define SDMA0_RLC1_MIDCMD_DATA1__DATA1__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_DATA2__DATA2_MASK 0xffffffff
#define SDMA0_RLC1_MIDCMD_DATA2__DATA2__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_DATA3__DATA3_MASK 0xffffffff
#define SDMA0_RLC1_MIDCMD_DATA3__DATA3__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_DATA4__DATA4_MASK 0xffffffff
#define SDMA0_RLC1_MIDCMD_DATA4__DATA4__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_DATA5__DATA5_MASK 0xffffffff
#define SDMA0_RLC1_MIDCMD_DATA5__DATA5__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_DATA6__DATA6_MASK 0xffffffff
#define SDMA0_RLC1_MIDCMD_DATA6__DATA6__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_DATA7__DATA7_MASK 0xffffffff
#define SDMA0_RLC1_MIDCMD_DATA7__DATA7__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_DATA8__DATA8_MASK 0xffffffff
#define SDMA0_RLC1_MIDCMD_DATA8__DATA8__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID_MASK 0x1
#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID__SHIFT 0x0
#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE_MASK 0x2
#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE__SHIFT 0x1
#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK 0xf0
#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE__SHIFT 0x4
#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK 0x100
#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT 0x8
#define SDMA1_UCODE_ADDR__VALUE_MASK 0x1fff
#define SDMA1_UCODE_ADDR__VALUE__SHIFT 0x0
#define SDMA1_UCODE_DATA__VALUE_MASK 0xffffffff
#define SDMA1_UCODE_DATA__VALUE__SHIFT 0x0
#define SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE_MASK 0x100
#define SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE__SHIFT 0x8
#define SDMA1_POWER_CNTL__MEM_POWER_LS_EN_MASK 0x200
#define SDMA1_POWER_CNTL__MEM_POWER_LS_EN__SHIFT 0x9
#define SDMA1_POWER_CNTL__MEM_POWER_DS_EN_MASK 0x400
#define SDMA1_POWER_CNTL__MEM_POWER_DS_EN__SHIFT 0xa
#define SDMA1_POWER_CNTL__MEM_POWER_SD_EN_MASK 0x800
#define SDMA1_POWER_CNTL__MEM_POWER_SD_EN__SHIFT 0xb
#define SDMA1_POWER_CNTL__MEM_POWER_DELAY_MASK 0x3ff000
#define SDMA1_POWER_CNTL__MEM_POWER_DELAY__SHIFT 0xc
#define SDMA1_CLK_CTRL__ON_DELAY_MASK 0xf
#define SDMA1_CLK_CTRL__ON_DELAY__SHIFT 0x0
#define SDMA1_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0
#define SDMA1_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x1000000
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE7__SHIFT 0x18
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x2000000
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE6__SHIFT 0x19
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x4000000
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE5__SHIFT 0x1a
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x8000000
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE4__SHIFT 0x1b
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE3__SHIFT 0x1c
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE2__SHIFT 0x1d
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE1__SHIFT 0x1e
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE0__SHIFT 0x1f
#define SDMA1_CNTL__TRAP_ENABLE_MASK 0x1
#define SDMA1_CNTL__TRAP_ENABLE__SHIFT 0x0
#define SDMA1_CNTL__ATC_L1_ENABLE_MASK 0x2
#define SDMA1_CNTL__ATC_L1_ENABLE__SHIFT 0x1
#define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK 0x4
#define SDMA1_CNTL__SEM_WAIT_INT_ENABLE__SHIFT 0x2
#define SDMA1_CNTL__DATA_SWAP_ENABLE_MASK 0x8
#define SDMA1_CNTL__DATA_SWAP_ENABLE__SHIFT 0x3
#define SDMA1_CNTL__FENCE_SWAP_ENABLE_MASK 0x10
#define SDMA1_CNTL__FENCE_SWAP_ENABLE__SHIFT 0x4
#define SDMA1_CNTL__MIDCMD_PREEMPT_ENABLE_MASK 0x20
#define SDMA1_CNTL__MIDCMD_PREEMPT_ENABLE__SHIFT 0x5
#define SDMA1_CNTL__MC_WRREQ_CREDIT_MASK 0x1f800
#define SDMA1_CNTL__MC_WRREQ_CREDIT__SHIFT 0xb
#define SDMA1_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK 0x20000
#define SDMA1_CNTL__MIDCMD_WORLDSWITCH_ENABLE__SHIFT 0x11
#define SDMA1_CNTL__AUTO_CTXSW_ENABLE_MASK 0x40000
#define SDMA1_CNTL__AUTO_CTXSW_ENABLE__SHIFT 0x12
#define SDMA1_CNTL__MC_RDREQ_CREDIT_MASK 0xfc00000
#define SDMA1_CNTL__MC_RDREQ_CREDIT__SHIFT 0x16
#define SDMA1_CNTL__CTXEMPTY_INT_ENABLE_MASK 0x10000000
#define SDMA1_CNTL__CTXEMPTY_INT_ENABLE__SHIFT 0x1c
#define SDMA1_CNTL__FROZEN_INT_ENABLE_MASK 0x20000000
#define SDMA1_CNTL__FROZEN_INT_ENABLE__SHIFT 0x1d
#define SDMA1_CNTL__IB_PREEMPT_INT_ENABLE_MASK 0x40000000
#define SDMA1_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT 0x1e
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK 0x1
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE__SHIFT 0x0
#define SDMA1_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK 0x2
#define SDMA1_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE__SHIFT 0x1
#define SDMA1_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK 0x4
#define SDMA1_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE__SHIFT 0x2
#define SDMA1_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK 0x10000
#define SDMA1_CHICKEN_BITS__COPY_OVERLAP_ENABLE__SHIFT 0x10
#define SDMA1_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK 0x100000
#define SDMA1_CHICKEN_BITS__SRBM_POLL_RETRYING__SHIFT 0x14
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK 0x800000
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT 0x17
#define SDMA1_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK 0xc000000
#define SDMA1_CHICKEN_BITS__CE_AFIFO_WATERMARK__SHIFT 0x1a
#define SDMA1_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK 0x30000000
#define SDMA1_CHICKEN_BITS__CE_DFIFO_WATERMARK__SHIFT 0x1c
#define SDMA1_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK 0xc0000000
#define SDMA1_CHICKEN_BITS__CE_LFIFO_WATERMARK__SHIFT 0x1e
#define SDMA1_TILING_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x70
#define SDMA1_TILING_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x4
#define SDMA1_HASH__CHANNEL_BITS_MASK 0x7
#define SDMA1_HASH__CHANNEL_BITS__SHIFT 0x0
#define SDMA1_HASH__BANK_BITS_MASK 0x70
#define SDMA1_HASH__BANK_BITS__SHIFT 0x4
#define SDMA1_HASH__CHANNEL_XOR_COUNT_MASK 0x700
#define SDMA1_HASH__CHANNEL_XOR_COUNT__SHIFT 0x8
#define SDMA1_HASH__BANK_XOR_COUNT_MASK 0x7000
#define SDMA1_HASH__BANK_XOR_COUNT__SHIFT 0xc
#define SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK 0xffffffff
#define SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__TIMER__SHIFT 0x0
#define SDMA1_RB_RPTR_FETCH__OFFSET_MASK 0xfffffffc
#define SDMA1_RB_RPTR_FETCH__OFFSET__SHIFT 0x2
#define SDMA1_IB_OFFSET_FETCH__OFFSET_MASK 0x3ffffc
#define SDMA1_IB_OFFSET_FETCH__OFFSET__SHIFT 0x2
#define SDMA1_PROGRAM__STREAM_MASK 0xffffffff
#define SDMA1_PROGRAM__STREAM__SHIFT 0x0
#define SDMA1_STATUS_REG__IDLE_MASK 0x1
#define SDMA1_STATUS_REG__IDLE__SHIFT 0x0
#define SDMA1_STATUS_REG__REG_IDLE_MASK 0x2
#define SDMA1_STATUS_REG__REG_IDLE__SHIFT 0x1
#define SDMA1_STATUS_REG__RB_EMPTY_MASK 0x4
#define SDMA1_STATUS_REG__RB_EMPTY__SHIFT 0x2
#define SDMA1_STATUS_REG__RB_FULL_MASK 0x8
#define SDMA1_STATUS_REG__RB_FULL__SHIFT 0x3
#define SDMA1_STATUS_REG__RB_CMD_IDLE_MASK 0x10
#define SDMA1_STATUS_REG__RB_CMD_IDLE__SHIFT 0x4
#define SDMA1_STATUS_REG__RB_CMD_FULL_MASK 0x20
#define SDMA1_STATUS_REG__RB_CMD_FULL__SHIFT 0x5
#define SDMA1_STATUS_REG__IB_CMD_IDLE_MASK 0x40
#define SDMA1_STATUS_REG__IB_CMD_IDLE__SHIFT 0x6
#define SDMA1_STATUS_REG__IB_CMD_FULL_MASK 0x80
#define SDMA1_STATUS_REG__IB_CMD_FULL__SHIFT 0x7
#define SDMA1_STATUS_REG__BLOCK_IDLE_MASK 0x100
#define SDMA1_STATUS_REG__BLOCK_IDLE__SHIFT 0x8
#define SDMA1_STATUS_REG__INSIDE_IB_MASK 0x200
#define SDMA1_STATUS_REG__INSIDE_IB__SHIFT 0x9
#define SDMA1_STATUS_REG__EX_IDLE_MASK 0x400
#define SDMA1_STATUS_REG__EX_IDLE__SHIFT 0xa
#define SDMA1_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK 0x800
#define SDMA1_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE__SHIFT 0xb
#define SDMA1_STATUS_REG__PACKET_READY_MASK 0x1000
#define SDMA1_STATUS_REG__PACKET_READY__SHIFT 0xc
#define SDMA1_STATUS_REG__MC_WR_IDLE_MASK 0x2000
#define SDMA1_STATUS_REG__MC_WR_IDLE__SHIFT 0xd
#define SDMA1_STATUS_REG__SRBM_IDLE_MASK 0x4000
#define SDMA1_STATUS_REG__SRBM_IDLE__SHIFT 0xe
#define SDMA1_STATUS_REG__CONTEXT_EMPTY_MASK 0x8000
#define SDMA1_STATUS_REG__CONTEXT_EMPTY__SHIFT 0xf
#define SDMA1_STATUS_REG__DELTA_RPTR_FULL_MASK 0x10000
#define SDMA1_STATUS_REG__DELTA_RPTR_FULL__SHIFT 0x10
#define SDMA1_STATUS_REG__RB_MC_RREQ_IDLE_MASK 0x20000
#define SDMA1_STATUS_REG__RB_MC_RREQ_IDLE__SHIFT 0x11
#define SDMA1_STATUS_REG__IB_MC_RREQ_IDLE_MASK 0x40000
#define SDMA1_STATUS_REG__IB_MC_RREQ_IDLE__SHIFT 0x12
#define SDMA1_STATUS_REG__MC_RD_IDLE_MASK 0x80000
#define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT 0x13
#define SDMA1_STATUS_REG__DELTA_RPTR_EMPTY_MASK 0x100000
#define SDMA1_STATUS_REG__DELTA_RPTR_EMPTY__SHIFT 0x14
#define SDMA1_STATUS_REG__MC_RD_RET_STALL_MASK 0x200000
#define SDMA1_STATUS_REG__MC_RD_RET_STALL__SHIFT 0x15
#define SDMA1_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK 0x400000
#define SDMA1_STATUS_REG__MC_RD_NO_POLL_IDLE__SHIFT 0x16
#define SDMA1_STATUS_REG__PREV_CMD_IDLE_MASK 0x2000000
#define SDMA1_STATUS_REG__PREV_CMD_IDLE__SHIFT 0x19
#define SDMA1_STATUS_REG__SEM_IDLE_MASK 0x4000000
#define SDMA1_STATUS_REG__SEM_IDLE__SHIFT 0x1a
#define SDMA1_STATUS_REG__SEM_REQ_STALL_MASK 0x8000000
#define SDMA1_STATUS_REG__SEM_REQ_STALL__SHIFT 0x1b
#define SDMA1_STATUS_REG__SEM_RESP_STATE_MASK 0x30000000
#define SDMA1_STATUS_REG__SEM_RESP_STATE__SHIFT 0x1c
#define SDMA1_STATUS_REG__INT_IDLE_MASK 0x40000000
#define SDMA1_STATUS_REG__INT_IDLE__SHIFT 0x1e
#define SDMA1_STATUS_REG__INT_REQ_STALL_MASK 0x80000000
#define SDMA1_STATUS_REG__INT_REQ_STALL__SHIFT 0x1f
#define SDMA1_STATUS1_REG__CE_WREQ_IDLE_MASK 0x1
#define SDMA1_STATUS1_REG__CE_WREQ_IDLE__SHIFT 0x0
#define SDMA1_STATUS1_REG__CE_WR_IDLE_MASK 0x2
#define SDMA1_STATUS1_REG__CE_WR_IDLE__SHIFT 0x1
#define SDMA1_STATUS1_REG__CE_SPLIT_IDLE_MASK 0x4
#define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT 0x2
#define SDMA1_STATUS1_REG__CE_RREQ_IDLE_MASK 0x8
#define SDMA1_STATUS1_REG__CE_RREQ_IDLE__SHIFT 0x3
#define SDMA1_STATUS1_REG__CE_OUT_IDLE_MASK 0x10
#define SDMA1_STATUS1_REG__CE_OUT_IDLE__SHIFT 0x4
#define SDMA1_STATUS1_REG__CE_IN_IDLE_MASK 0x20
#define SDMA1_STATUS1_REG__CE_IN_IDLE__SHIFT 0x5
#define SDMA1_STATUS1_REG__CE_DST_IDLE_MASK 0x40
#define SDMA1_STATUS1_REG__CE_DST_IDLE__SHIFT 0x6
#define SDMA1_STATUS1_REG__CE_CMD_IDLE_MASK 0x200
#define SDMA1_STATUS1_REG__CE_CMD_IDLE__SHIFT 0x9
#define SDMA1_STATUS1_REG__CE_AFIFO_FULL_MASK 0x400
#define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT 0xa
#define SDMA1_STATUS1_REG__CE_INFO_FULL_MASK 0x2000
#define SDMA1_STATUS1_REG__CE_INFO_FULL__SHIFT 0xd
#define SDMA1_STATUS1_REG__CE_INFO1_FULL_MASK 0x4000
#define SDMA1_STATUS1_REG__CE_INFO1_FULL__SHIFT 0xe
#define SDMA1_STATUS1_REG__CE_RD_STALL_MASK 0x20000
#define SDMA1_STATUS1_REG__CE_RD_STALL__SHIFT 0x11
#define SDMA1_STATUS1_REG__CE_WR_STALL_MASK 0x40000
#define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT 0x12
#define SDMA1_RD_BURST_CNTL__RD_BURST_MASK 0x3
#define SDMA1_RD_BURST_CNTL__RD_BURST__SHIFT 0x0
#define SDMA1_PERFMON_CNTL__PERF_ENABLE0_MASK 0x1
#define SDMA1_PERFMON_CNTL__PERF_ENABLE0__SHIFT 0x0
#define SDMA1_PERFMON_CNTL__PERF_CLEAR0_MASK 0x2
#define SDMA1_PERFMON_CNTL__PERF_CLEAR0__SHIFT 0x1
#define SDMA1_PERFMON_CNTL__PERF_SEL0_MASK 0x3fc
#define SDMA1_PERFMON_CNTL__PERF_SEL0__SHIFT 0x2
#define SDMA1_PERFMON_CNTL__PERF_ENABLE1_MASK 0x400
#define SDMA1_PERFMON_CNTL__PERF_ENABLE1__SHIFT 0xa
#define SDMA1_PERFMON_CNTL__PERF_CLEAR1_MASK 0x800
#define SDMA1_PERFMON_CNTL__PERF_CLEAR1__SHIFT 0xb
#define SDMA1_PERFMON_CNTL__PERF_SEL1_MASK 0xff000
#define SDMA1_PERFMON_CNTL__PERF_SEL1__SHIFT 0xc
#define SDMA1_PERFCOUNTER0_RESULT__PERF_COUNT_MASK 0xffffffff
#define SDMA1_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT 0x0
#define SDMA1_PERFCOUNTER1_RESULT__PERF_COUNT_MASK 0xffffffff
#define SDMA1_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT 0x0
#define SDMA1_F32_CNTL__HALT_MASK 0x1
#define SDMA1_F32_CNTL__HALT__SHIFT 0x0
#define SDMA1_F32_CNTL__STEP_MASK 0x2
#define SDMA1_F32_CNTL__STEP__SHIFT 0x1
#define SDMA1_F32_CNTL__DBG_SELECT_BITS_MASK 0xfc
#define SDMA1_F32_CNTL__DBG_SELECT_BITS__SHIFT 0x2
#define SDMA1_FREEZE__FREEZE_MASK 0x10
#define SDMA1_FREEZE__FREEZE__SHIFT 0x4
#define SDMA1_FREEZE__FROZEN_MASK 0x20
#define SDMA1_FREEZE__FROZEN__SHIFT 0x5
#define SDMA1_FREEZE__F32_FREEZE_MASK 0x40
#define SDMA1_FREEZE__F32_FREEZE__SHIFT 0x6
#define SDMA1_PHASE0_QUANTUM__UNIT_MASK 0xf
#define SDMA1_PHASE0_QUANTUM__UNIT__SHIFT 0x0
#define SDMA1_PHASE0_QUANTUM__VALUE_MASK 0xffff00
#define SDMA1_PHASE0_QUANTUM__VALUE__SHIFT 0x8
#define SDMA1_PHASE0_QUANTUM__PREFER_MASK 0x40000000
#define SDMA1_PHASE0_QUANTUM__PREFER__SHIFT 0x1e
#define SDMA1_PHASE1_QUANTUM__UNIT_MASK 0xf
#define SDMA1_PHASE1_QUANTUM__UNIT__SHIFT 0x0
#define SDMA1_PHASE1_QUANTUM__VALUE_MASK 0xffff00
#define SDMA1_PHASE1_QUANTUM__VALUE__SHIFT 0x8
#define SDMA1_PHASE1_QUANTUM__PREFER_MASK 0x40000000
#define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT 0x1e
#define SDMA1_EDC_CONFIG__DIS_EDC_MASK 0x2
#define SDMA1_EDC_CONFIG__DIS_EDC__SHIFT 0x1
#define SDMA1_EDC_CONFIG__ECC_INT_ENABLE_MASK 0x4
#define SDMA1_EDC_CONFIG__ECC_INT_ENABLE__SHIFT 0x2
#define SDMA1_BA_THRESHOLD__READ_THRES_MASK 0x3ff
#define SDMA1_BA_THRESHOLD__READ_THRES__SHIFT 0x0
#define SDMA1_BA_THRESHOLD__WRITE_THRES_MASK 0x3ff0000
#define SDMA1_BA_THRESHOLD__WRITE_THRES__SHIFT 0x10
#define SDMA1_ID__DEVICE_ID_MASK 0xff
#define SDMA1_ID__DEVICE_ID__SHIFT 0x0
#define SDMA1_VERSION__VALUE_MASK 0xffff
#define SDMA1_VERSION__VALUE__SHIFT 0x0
#define SDMA1_VM_CNTL__CMD_MASK 0xf
#define SDMA1_VM_CNTL__CMD__SHIFT 0x0
#define SDMA1_VM_CTX_LO__ADDR_MASK 0xfffffffc
#define SDMA1_VM_CTX_LO__ADDR__SHIFT 0x2
#define SDMA1_VM_CTX_HI__ADDR_MASK 0xffffffff
#define SDMA1_VM_CTX_HI__ADDR__SHIFT 0x0
#define SDMA1_STATUS2_REG__ID_MASK 0x3
#define SDMA1_STATUS2_REG__ID__SHIFT 0x0
#define SDMA1_STATUS2_REG__F32_INSTR_PTR_MASK 0xfffc
#define SDMA1_STATUS2_REG__F32_INSTR_PTR__SHIFT 0x2
#define SDMA1_STATUS2_REG__CMD_OP_MASK 0xffff0000
#define SDMA1_STATUS2_REG__CMD_OP__SHIFT 0x10
#define SDMA1_ACTIVE_FCN_ID__VFID_MASK 0xf
#define SDMA1_ACTIVE_FCN_ID__VFID__SHIFT 0x0
#define SDMA1_ACTIVE_FCN_ID__VF_MASK 0x80000000
#define SDMA1_ACTIVE_FCN_ID__VF__SHIFT 0x1f
#define SDMA1_VM_CTX_CNTL__PRIV_MASK 0x1
#define SDMA1_VM_CTX_CNTL__PRIV__SHIFT 0x0
#define SDMA1_VM_CTX_CNTL__VMID_MASK 0xf0
#define SDMA1_VM_CTX_CNTL__VMID__SHIFT 0x4
#define SDMA1_VIRT_RESET_REQ__VF_MASK 0xffff
#define SDMA1_VIRT_RESET_REQ__VF__SHIFT 0x0
#define SDMA1_VIRT_RESET_REQ__PF_MASK 0x80000000
#define SDMA1_VIRT_RESET_REQ__PF__SHIFT 0x1f
#define SDMA1_VF_ENABLE__VF_ENABLE_MASK 0x1
#define SDMA1_VF_ENABLE__VF_ENABLE__SHIFT 0x0
#define SDMA1_ATOMIC_CNTL__LOOP_TIMER_MASK 0x7fffffff
#define SDMA1_ATOMIC_CNTL__LOOP_TIMER__SHIFT 0x0
#define SDMA1_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK 0x80000000
#define SDMA1_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE__SHIFT 0x1f
#define SDMA1_ATOMIC_PREOP_LO__DATA_MASK 0xffffffff
#define SDMA1_ATOMIC_PREOP_LO__DATA__SHIFT 0x0
#define SDMA1_ATOMIC_PREOP_HI__DATA_MASK 0xffffffff
#define SDMA1_ATOMIC_PREOP_HI__DATA__SHIFT 0x0
#define SDMA1_ATCL1_CNTL__REDO_ENABLE_MASK 0x1
#define SDMA1_ATCL1_CNTL__REDO_ENABLE__SHIFT 0x0
#define SDMA1_ATCL1_CNTL__REDO_DELAY_MASK 0x7fe
#define SDMA1_ATCL1_CNTL__REDO_DELAY__SHIFT 0x1
#define SDMA1_ATCL1_CNTL__REDO_WATERMK_MASK 0x3800
#define SDMA1_ATCL1_CNTL__REDO_WATERMK__SHIFT 0xb
#define SDMA1_ATCL1_CNTL__INVACK_DELAY_MASK 0xffc000
#define SDMA1_ATCL1_CNTL__INVACK_DELAY__SHIFT 0xe
#define SDMA1_ATCL1_CNTL__REQL2_CREDIT_MASK 0xf000000
#define SDMA1_ATCL1_CNTL__REQL2_CREDIT__SHIFT 0x18
#define SDMA1_ATCL1_CNTL__VADDR_WATERMK_MASK 0x70000000
#define SDMA1_ATCL1_CNTL__VADDR_WATERMK__SHIFT 0x1c
#define SDMA1_ATCL1_WATERMK__REQMC_WATERMK_MASK 0x3ff
#define SDMA1_ATCL1_WATERMK__REQMC_WATERMK__SHIFT 0x0
#define SDMA1_ATCL1_WATERMK__REQPG_WATERMK_MASK 0x3fc00
#define SDMA1_ATCL1_WATERMK__REQPG_WATERMK__SHIFT 0xa
#define SDMA1_ATCL1_WATERMK__INVREQ_WATERMK_MASK 0xfc0000
#define SDMA1_ATCL1_WATERMK__INVREQ_WATERMK__SHIFT 0x12
#define SDMA1_ATCL1_WATERMK__XNACK_WATERMK_MASK 0x7f000000
#define SDMA1_ATCL1_WATERMK__XNACK_WATERMK__SHIFT 0x18
#define SDMA1_ATCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x1
#define SDMA1_ATCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY__SHIFT 0x0
#define SDMA1_ATCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY_MASK 0x2
#define SDMA1_ATCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY__SHIFT 0x1
#define SDMA1_ATCL1_RD_STATUS__RTPG_RET_BUF_EMPTY_MASK 0x4
#define SDMA1_ATCL1_RD_STATUS__RTPG_RET_BUF_EMPTY__SHIFT 0x2
#define SDMA1_ATCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK 0x8
#define SDMA1_ATCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY__SHIFT 0x3
#define SDMA1_ATCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK 0x10
#define SDMA1_ATCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY__SHIFT 0x4
#define SDMA1_ATCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY_MASK 0x20
#define SDMA1_ATCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY__SHIFT 0x5
#define SDMA1_ATCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK 0x40
#define SDMA1_ATCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY__SHIFT 0x6
#define SDMA1_ATCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK 0x80
#define SDMA1_ATCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY__SHIFT 0x7
#define SDMA1_ATCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK 0x100
#define SDMA1_ATCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY__SHIFT 0x8
#define SDMA1_ATCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK 0x200
#define SDMA1_ATCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL__SHIFT 0x9
#define SDMA1_ATCL1_RD_STATUS__RQMC_REQ_FIFO_FULL_MASK 0x400
#define SDMA1_ATCL1_RD_STATUS__RQMC_REQ_FIFO_FULL__SHIFT 0xa
#define SDMA1_ATCL1_RD_STATUS__RTPG_RET_BUF_FULL_MASK 0x800
#define SDMA1_ATCL1_RD_STATUS__RTPG_RET_BUF_FULL__SHIFT 0xb
#define SDMA1_ATCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL_MASK 0x1000
#define SDMA1_ATCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL__SHIFT 0xc
#define SDMA1_ATCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK 0x2000
#define SDMA1_ATCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL__SHIFT 0xd
#define SDMA1_ATCL1_RD_STATUS__RQPG_REDO_FIFO_FULL_MASK 0x4000
#define SDMA1_ATCL1_RD_STATUS__RQPG_REDO_FIFO_FULL__SHIFT 0xe
#define SDMA1_ATCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK 0x8000
#define SDMA1_ATCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL__SHIFT 0xf
#define SDMA1_ATCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL_MASK 0x10000
#define SDMA1_ATCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL__SHIFT 0x10
#define SDMA1_ATCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL_MASK 0x20000
#define SDMA1_ATCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL__SHIFT 0x11
#define SDMA1_ATCL1_RD_STATUS__ALL_IDLE_MASK 0x40000
#define SDMA1_ATCL1_RD_STATUS__ALL_IDLE__SHIFT 0x12
#define SDMA1_ATCL1_RD_STATUS__REQL2_IDLE_MASK 0x80000
#define SDMA1_ATCL1_RD_STATUS__REQL2_IDLE__SHIFT 0x13
#define SDMA1_ATCL1_RD_STATUS__REQMC_IDLE_MASK 0x100000
#define SDMA1_ATCL1_RD_STATUS__REQMC_IDLE__SHIFT 0x14
#define SDMA1_ATCL1_RD_STATUS__CE_L1_STALL_MASK 0x200000
#define SDMA1_ATCL1_RD_STATUS__CE_L1_STALL__SHIFT 0x15
#define SDMA1_ATCL1_RD_STATUS__NEXT_RD_VECTOR_MASK 0x3c00000
#define SDMA1_ATCL1_RD_STATUS__NEXT_RD_VECTOR__SHIFT 0x16
#define SDMA1_ATCL1_RD_STATUS__MERGE_STATE_MASK 0x1c000000
#define SDMA1_ATCL1_RD_STATUS__MERGE_STATE__SHIFT 0x1a
#define SDMA1_ATCL1_RD_STATUS__RESERVED_MASK 0xe0000000
#define SDMA1_ATCL1_RD_STATUS__RESERVED__SHIFT 0x1d
#define SDMA1_ATCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x1
#define SDMA1_ATCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY__SHIFT 0x0
#define SDMA1_ATCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY_MASK 0x2
#define SDMA1_ATCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY__SHIFT 0x1
#define SDMA1_ATCL1_WR_STATUS__RTPG_RET_BUF_EMPTY_MASK 0x4
#define SDMA1_ATCL1_WR_STATUS__RTPG_RET_BUF_EMPTY__SHIFT 0x2
#define SDMA1_ATCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK 0x8
#define SDMA1_ATCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY__SHIFT 0x3
#define SDMA1_ATCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK 0x10
#define SDMA1_ATCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY__SHIFT 0x4
#define SDMA1_ATCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY_MASK 0x20
#define SDMA1_ATCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY__SHIFT 0x5
#define SDMA1_ATCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK 0x40
#define SDMA1_ATCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY__SHIFT 0x6
#define SDMA1_ATCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK 0x80
#define SDMA1_ATCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY__SHIFT 0x7
#define SDMA1_ATCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK 0x100
#define SDMA1_ATCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY__SHIFT 0x8
#define SDMA1_ATCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK 0x200
#define SDMA1_ATCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL__SHIFT 0x9
#define SDMA1_ATCL1_WR_STATUS__RQMC_REQ_FIFO_FULL_MASK 0x400
#define SDMA1_ATCL1_WR_STATUS__RQMC_REQ_FIFO_FULL__SHIFT 0xa
#define SDMA1_ATCL1_WR_STATUS__RTPG_RET_BUF_FULL_MASK 0x800
#define SDMA1_ATCL1_WR_STATUS__RTPG_RET_BUF_FULL__SHIFT 0xb
#define SDMA1_ATCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL_MASK 0x1000
#define SDMA1_ATCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL__SHIFT 0xc
#define SDMA1_ATCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK 0x2000
#define SDMA1_ATCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL__SHIFT 0xd
#define SDMA1_ATCL1_WR_STATUS__RQPG_REDO_FIFO_FULL_MASK 0x4000
#define SDMA1_ATCL1_WR_STATUS__RQPG_REDO_FIFO_FULL__SHIFT 0xe
#define SDMA1_ATCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK 0x8000
#define SDMA1_ATCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL__SHIFT 0xf
#define SDMA1_ATCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL_MASK 0x10000
#define SDMA1_ATCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL__SHIFT 0x10
#define SDMA1_ATCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL_MASK 0x20000
#define SDMA1_ATCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL__SHIFT 0x11
#define SDMA1_ATCL1_WR_STATUS__ALL_IDLE_MASK 0x40000
#define SDMA1_ATCL1_WR_STATUS__ALL_IDLE__SHIFT 0x12
#define SDMA1_ATCL1_WR_STATUS__REQL2_IDLE_MASK 0x80000
#define SDMA1_ATCL1_WR_STATUS__REQL2_IDLE__SHIFT 0x13
#define SDMA1_ATCL1_WR_STATUS__REQMC_IDLE_MASK 0x100000
#define SDMA1_ATCL1_WR_STATUS__REQMC_IDLE__SHIFT 0x14
#define SDMA1_ATCL1_WR_STATUS__F32_WR_RTR_MASK 0x200000
#define SDMA1_ATCL1_WR_STATUS__F32_WR_RTR__SHIFT 0x15
#define SDMA1_ATCL1_WR_STATUS__NEXT_WR_VECTOR_MASK 0x3c00000
#define SDMA1_ATCL1_WR_STATUS__NEXT_WR_VECTOR__SHIFT 0x16
#define SDMA1_ATCL1_WR_STATUS__MERGE_STATE_MASK 0x1c000000
#define SDMA1_ATCL1_WR_STATUS__MERGE_STATE__SHIFT 0x1a
#define SDMA1_ATCL1_WR_STATUS__RESERVED_MASK 0xe0000000
#define SDMA1_ATCL1_WR_STATUS__RESERVED__SHIFT 0x1d
#define SDMA1_ATCL1_INV0__INV_MIDDLE_MASK 0x1
#define SDMA1_ATCL1_INV0__INV_MIDDLE__SHIFT 0x0
#define SDMA1_ATCL1_INV0__RD_TIMEOUT_MASK 0x2
#define SDMA1_ATCL1_INV0__RD_TIMEOUT__SHIFT 0x1
#define SDMA1_ATCL1_INV0__WR_TIMEOUT_MASK 0x4
#define SDMA1_ATCL1_INV0__WR_TIMEOUT__SHIFT 0x2
#define SDMA1_ATCL1_INV0__RD_IN_INVADR_MASK 0x8
#define SDMA1_ATCL1_INV0__RD_IN_INVADR__SHIFT 0x3
#define SDMA1_ATCL1_INV0__WR_IN_INVADR_MASK 0x10
#define SDMA1_ATCL1_INV0__WR_IN_INVADR__SHIFT 0x4
#define SDMA1_ATCL1_INV0__RD_WT_INVADR_MASK 0x20
#define SDMA1_ATCL1_INV0__RD_WT_INVADR__SHIFT 0x5
#define SDMA1_ATCL1_INV0__WR_WT_INVADR_MASK 0x40
#define SDMA1_ATCL1_INV0__WR_WT_INVADR__SHIFT 0x6
#define SDMA1_ATCL1_INV0__RD_INV_EN_MASK 0x80
#define SDMA1_ATCL1_INV0__RD_INV_EN__SHIFT 0x7
#define SDMA1_ATCL1_INV0__WR_INV_EN_MASK 0x100
#define SDMA1_ATCL1_INV0__WR_INV_EN__SHIFT 0x8
#define SDMA1_ATCL1_INV0__RD_INV_IDLE_MASK 0x200
#define SDMA1_ATCL1_INV0__RD_INV_IDLE__SHIFT 0x9
#define SDMA1_ATCL1_INV0__WR_INV_IDLE_MASK 0x400
#define SDMA1_ATCL1_INV0__WR_INV_IDLE__SHIFT 0xa
#define SDMA1_ATCL1_INV0__INV_FLUSHT