/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_misc2.h $
 * $brcm_Revision: Hydra_Software_Devel/4 $
 * $brcm_Date: 11/9/10 4:36p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Nov  9 15:57:32 2010
 *                 MD5 Checksum         06d1d82bb69aa82337907497f8e5e951
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/a0/bchp_ufe_misc2.h $
 * 
 * Hydra_Software_Devel/4   11/9/10 4:36p farshidf
 * SW3461-1: update RDB
 *
 ***************************************************************************/

#ifndef BCHP_UFE_MISC2_H__
#define BCHP_UFE_MISC2_H__

/***************************************************************************
 *UFE_MISC2 - UFE Misc 2 Register Set
 ***************************************************************************/
#define BCHP_UFE_MISC2_CLK_RESET                 0x000f0780 /* Clock reset registers */
#define BCHP_UFE_MISC2_TP_TEST_MISC0             0x000f0784 /* TP Test Miscellaneous Register */
#define BCHP_UFE_MISC2_TP_TEST_MISC1             0x000f0788 /* TP Test Miscellaneous Register */
#define BCHP_UFE_MISC2_TP_TEST_MISC2             0x000f078c /* TP Test Miscellaneous Register */
#define BCHP_UFE_MISC2_TP_TEST_MODE              0x000f0790 /* TP Test Mode Register */

/***************************************************************************
 *CLK_RESET - Clock reset registers
 ***************************************************************************/
/* UFE_MISC2 :: CLK_RESET :: reserved0 [31:03] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved0_MASK                    0xfffffff8
#define BCHP_UFE_MISC2_CLK_RESET_reserved0_SHIFT                   3

/* UFE_MISC2 :: CLK_RESET :: CLK_DAC_RESET [02:02] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_MASK                0x00000004
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_SHIFT               2
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_DEASSERT            0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_ASSERT              1

/* UFE_MISC2 :: CLK_RESET :: CLK_WBADC_RESET [01:01] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_MASK              0x00000002
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_SHIFT             1
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_DEASSERT          0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_ASSERT            1

/* UFE_MISC2 :: CLK_RESET :: CLK_SDADC_RESET [00:00] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_MASK              0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_SHIFT             0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_DEASSERT          0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_ASSERT            1

/***************************************************************************
 *TP_TEST_MISC0 - TP Test Miscellaneous Register
 ***************************************************************************/
/* UFE_MISC2 :: TP_TEST_MISC0 :: VAL [31:00] */
#define BCHP_UFE_MISC2_TP_TEST_MISC0_VAL_MASK                      0xffffffff
#define BCHP_UFE_MISC2_TP_TEST_MISC0_VAL_SHIFT                     0

/***************************************************************************
 *TP_TEST_MISC1 - TP Test Miscellaneous Register
 ***************************************************************************/
/* UFE_MISC2 :: TP_TEST_MISC1 :: VAL [31:00] */
#define BCHP_UFE_MISC2_TP_TEST_MISC1_VAL_MASK                      0xffffffff
#define BCHP_UFE_MISC2_TP_TEST_MISC1_VAL_SHIFT                     0

/***************************************************************************
 *TP_TEST_MISC2 - TP Test Miscellaneous Register
 ***************************************************************************/
/* UFE_MISC2 :: TP_TEST_MISC2 :: VAL [31:00] */
#define BCHP_UFE_MISC2_TP_TEST_MISC2_VAL_MASK                      0xffffffff
#define BCHP_UFE_MISC2_TP_TEST_MISC2_VAL_SHIFT                     0

/***************************************************************************
 *TP_TEST_MODE - TP Test Mode Register
 ***************************************************************************/
/* UFE_MISC2 :: TP_TEST_MODE :: reserved0 [31:09] */
#define BCHP_UFE_MISC2_TP_TEST_MODE_reserved0_MASK                 0xfffffe00
#define BCHP_UFE_MISC2_TP_TEST_MODE_reserved0_SHIFT                9

/* UFE_MISC2 :: TP_TEST_MODE :: ENABLE [08:08] */
#define BCHP_UFE_MISC2_TP_TEST_MODE_ENABLE_MASK                    0x00000100
#define BCHP_UFE_MISC2_TP_TEST_MODE_ENABLE_SHIFT                   8

/* UFE_MISC2 :: TP_TEST_MODE :: VAL [07:00] */
#define BCHP_UFE_MISC2_TP_TEST_MODE_VAL_MASK                       0x000000ff
#define BCHP_UFE_MISC2_TP_TEST_MODE_VAL_SHIFT                      0

#endif /* #ifndef BCHP_UFE_MISC2_H__ */

/* End of File */
