# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.057/*         0.060/*         CLK_DIV_1/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.064/*         0.060/*         CLK_DIV_2/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.091/*         0.060/*         FIFO/DUT3/\RD_PTR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.095/*         0.057/*         FIFO/DUT4/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.095/*         0.057/*         FIFO/DUT4/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.097/*         0.061/*         UART_RX/DUT6/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.098/*         0.054/*         FIFO/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.098/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.099/*         0.057/*         FIFO/DUT4/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.101/*         0.056/*         RST_SYNC_2/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.101/*         0.052/*         FIFO/DUT0/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.104/*         0.052/*         FIFO/DUT0/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.105/*         0.055/*         FIFO/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.106/*         0.053/*         FIFO/DUT0/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.106/*         0.052/*         DATA_SYNC/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.107/*         0.052/*         FIFO/DUT1/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.107/*         0.061/*         PULSE_GEN/FLOP_IN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.107/*         0.060/*         FIFO/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.108/*         0.053/*         FIFO/DUT0/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.108/*         0.060/*         RST_SYNC_2/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.108/*         0.063/*         RST_SYNC_2/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.108/*         0.060/*         RST_SYNC_1/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.108/*         0.060/*         UART_RX/DUT3/par_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.109/*         0.060/*         FIFO/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.109/*         0.055/*         FIFO/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.109/*         0.057/*         FIFO/DUT4/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.109/*         0.057/*         FIFO/DUT4/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.109/*         0.057/*         FIFO/DUT4/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.109/*         0.057/*         FIFO/DUT4/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.110/*         0.052/*         FIFO/DUT1/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.110/*         0.057/*         FIFO/DUT4/\MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.110/*         0.057/*         FIFO/DUT4/\MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.110/*         0.057/*         FIFO/DUT4/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.111/*         0.062/*         FIFO/DUT3/\RD_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.111/*         0.057/*         FIFO/DUT4/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.111/*         0.053/*         FIFO/DUT1/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.112/*         0.057/*         FIFO/DUT4/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.113/*         0.060/*         FIFO/DUT0/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.113/*         0.056/*         FIFO/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.113/*         0.057/*         FIFO/DUT4/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.114/*         0.059/*         DATA_SYNC/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.114/*         0.060/*         FIFO/DUT1/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.114/*         0.060/*         FIFO/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.114/*         0.060/*         FIFO/DUT0/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.114/*         0.057/*         FIFO/DUT4/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.115/*         0.057/*         FIFO/DUT4/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.115/*         0.057/*         FIFO/DUT4/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.115/*         0.057/*         FIFO/DUT4/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.115/*         0.057/*         FIFO/DUT4/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.115/*         0.057/*         FIFO/DUT4/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.115/*         0.054/*         PULSE_GEN/FLOP_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.116/*         0.060/*         FIFO/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.116/*         0.057/*         FIFO/DUT4/\MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.116/*         0.060/*         RST_SYNC_2/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.116/*         0.057/*         FIFO/DUT4/\MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.116/*         0.057/*         FIFO/DUT4/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.116/*         0.048/*         UART_TX/DUT3/TX_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.116/*         0.057/*         FIFO/DUT4/\MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.116/*         0.057/*         FIFO/DUT4/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.116/*         0.057/*         FIFO/DUT4/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.117/*         0.061/*         Reg_file/\REG_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.117/*         0.060/*         FIFO/DUT1/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.117/*         0.053/*         FIFO/DUT1/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.118/*         0.057/*         FIFO/DUT4/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.118/*         0.057/*         FIFO/DUT4/\MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.118/*         0.060/*         UART_RX/DUT5/stp_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.118/*         0.061/*         Reg_file/\RD_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.118/*         0.057/*         FIFO/DUT4/\MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.118/*         0.057/*         FIFO/DUT4/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.118/*         0.057/*         FIFO/DUT4/\MEM_reg[4][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.118/*         0.060/*         ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.118/*         0.060/*         FIFO/DUT1/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.118/*         0.060/*         FIFO/DUT1/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.118/*         0.053/*         RST_SYNC_1/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.118/*         0.057/*         FIFO/DUT4/\MEM_reg[4][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.119/*         0.060/*         ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.120/*         0.054/*         RST_SYNC_2/SYNC_RST_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.120/*         0.060/*         ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.120/*         0.057/*         FIFO/DUT4/\MEM_reg[5][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.120/*         0.060/*         ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.120/*         0.061/*         Reg_file/\REG_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.120/*         0.060/*         UART_TX/DUT0/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.120/*         0.062/*         FIFO/DUT3/\RD_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.120/*         0.061/*         Reg_file/\REG_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.121/*         0.057/*         FIFO/DUT4/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.121/*         0.058/*         FIFO/DUT4/\MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.121/*         0.060/*         FIFO/DUT1/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.121/*         0.060/*         FIFO/DUT0/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.121/*         0.057/*         FIFO/DUT4/\MEM_reg[5][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.121/*         0.060/*         ALU/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.122/*         0.061/*         FIFO/DUT0/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.122/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.122/*         0.057/*         FIFO/DUT4/\MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.122/*         0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.122/*         0.060/*         UART_TX/DUT2/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.122/*         0.061/*         PULSE_GEN/FLOP_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.122/*         0.061/*         FIFO/DUT1/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.122/*         0.060/*         UART_TX/DUT2/\REG_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.122/*         0.060/*         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.123/*         0.060/*         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.123/*         0.060/*         ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.123/*         0.060/*         UART_TX/DUT2/\REG_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.123/*         0.060/*         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.123/*         0.060/*         ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.123/*         0.061/*         UART_TX/DUT2/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.123/*         0.061/*         Reg_file/\REG_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.123/*         0.053/*         DATA_SYNC/SYNC_BUS_EN_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.123/*         0.061/*         Reg_file/\REG_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.124/*         0.060/*         UART_RX/DUT1/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.124/*         0.061/*         UART_RX/DUT3/par_bit_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.124/*         0.060/*         ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.124/*         0.061/*         UART_TX/DUT2/\REG_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.124/*         0.060/*         ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.124/*         0.061/*         Reg_file/RD_DATA_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.125/*         0.061/*         UART_TX/DUT2/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.125/*         0.060/*         FIFO/DUT2/\WR_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.125/*         0.056/*         RST_SYNC_1/\stages_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.125/*         0.060/*         ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.125/*         0.060/*         Reg_file/\REG_reg[6][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.125/*         0.060/*         ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.125/*         0.061/*         Reg_file/\REG_reg[6][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.125/*         0.060/*         ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.125/*         0.060/*         ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.126/*         0.061/*         UART_RX/DUT2/sample_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.126/*         0.060/*         FIFO/DUT1/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.126/*         0.061/*         Reg_file/\REG_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.126/*         0.061/*         UART_TX/DUT2/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.126/*         0.061/*         Reg_file/\REG_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.126/*         0.061/*         Reg_file/\REG_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.126/*         0.060/*         Reg_file/\REG_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.126/*         0.061/*         Reg_file/\REG_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.126/*         0.061/*         Reg_file/\REG_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.126/*         0.061/*         Reg_file/\REG_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.126/*         0.060/*         Reg_file/\REG_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.126/*         0.060/*         Reg_file/\REG_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.127/*         0.061/*         Reg_file/\REG_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.127/*         0.061/*         Reg_file/\REG_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.127/*         0.061/*         Reg_file/\REG_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.127/*         0.061/*         Reg_file/\REG_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.127/*         0.061/*         Reg_file/\REG_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.127/*         0.061/*         Reg_file/\REG_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.127/*         0.061/*         Reg_file/\REG_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.127/*         0.061/*         Reg_file/\REG_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.128/*         0.061/*         Reg_file/\REG_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.128/*         0.060/*         UART_TX/DUT0/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.128/*         0.061/*         Reg_file/\REG_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.128/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.128/*         0.060/*         UART_TX/DUT0/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.128/*         0.061/*         Reg_file/\REG_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.128/*         0.061/*         Reg_file/\REG_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.128/*         0.061/*         Reg_file/\REG_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.128/*         0.061/*         Reg_file/\REG_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.128/*         0.061/*         Reg_file/\REG_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.129/*         0.061/*         Reg_file/\REG_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.129/*         0.061/*         Reg_file/\REG_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.129/*         0.061/*         Reg_file/\REG_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.129/*         0.061/*         Reg_file/\REG_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.129/*         0.061/*         Reg_file/\REG_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.129/*         0.065/*         UART_TX/DUT0/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.129/*         0.061/*         Reg_file/\REG_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.129/*         0.061/*         UART_RX/DUT6/\p_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.129/*         0.061/*         UART_TX/DUT2/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.129/*         0.061/*         Reg_file/\REG_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.129/*         0.061/*         Reg_file/\REG_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.129/*         0.061/*         Reg_file/\REG_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.129/*         0.057/*         FIFO/DUT4/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.129/*         0.061/*         Reg_file/\REG_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.130/*         0.064/*         UART_TX/DUT0/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.130/*         0.061/*         FIFO/DUT3/\RD_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.130/*         0.061/*         Reg_file/\REG_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.130/*         0.064/*         UART_TX/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.130/*         0.061/*         Reg_file/\REG_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.130/*         0.061/*         Reg_file/\REG_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.130/*         0.061/*         Reg_file/\REG_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.130/*         0.061/*         Reg_file/\REG_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.130/*         0.061/*         Reg_file/\REG_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.130/*         0.061/*         Reg_file/\REG_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.130/*         0.061/*         Reg_file/\REG_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.131/*         0.061/*         Reg_file/\REG_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.131/*         0.061/*         Reg_file/\REG_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.131/*         0.061/*         Reg_file/\REG_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.131/*         0.061/*         Reg_file/\REG_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.131/*         0.061/*         Reg_file/\REG_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.131/*         0.061/*         Reg_file/\REG_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.131/*         0.061/*         Reg_file/\REG_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.131/*         0.061/*         Reg_file/\REG_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.131/*         0.060/*         Reg_file/\REG_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.131/*         0.061/*         Reg_file/\REG_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.131/*         0.060/*         SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.131/*         0.064/*         UART_TX/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.131/*         0.061/*         UART_RX/DUT6/\p_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.131/*         0.061/*         Reg_file/\REG_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.131/*         0.061/*         Reg_file/\REG_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.131/*         0.061/*         Reg_file/\REG_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.131/*         0.061/*         Reg_file/\REG_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.131/*         0.061/*         Reg_file/\REG_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.132/*         0.063/*         UART_TX/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.132/*         0.060/*         Reg_file/\REG_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.132/*         0.065/*         UART_TX/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.132/*         0.061/*         Reg_file/\REG_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.132/*         0.061/*         Reg_file/\REG_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.132/*         0.061/*         Reg_file/\REG_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.132/*         0.061/*         UART_RX/DUT2/sample_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.132/*         0.061/*         Reg_file/\REG_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.132/*         0.061/*         Reg_file/\REG_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.132/*         0.063/*         RST_SYNC_1/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.132/*         0.061/*         Reg_file/\REG_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.132/*         0.061/*         Reg_file/\REG_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.132/*         0.057/*         FIFO/DUT4/\MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.132/*         0.061/*         Reg_file/\REG_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.133/*         0.061/*         Reg_file/\REG_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.133/*         0.061/*         Reg_file/\REG_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.133/*         0.061/*         Reg_file/\REG_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.133/*         0.061/*         UART_RX/DUT6/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.133/*         0.064/*         UART_TX/DUT0/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.133/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.134/*         0.061/*         Reg_file/\REG_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.134/*         0.061/*         Reg_file/\REG_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.134/*         0.061/*         Reg_file/\REG_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.134/*         0.061/*         FIFO/DUT3/\RD_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.134/*         0.064/*         SYS_CTRL/\ADDRESS_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.134/*         0.061/*         Reg_file/\REG_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.134/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.134/*         0.061/*         Reg_file/\REG_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.134/*         0.061/*         FIFO/DUT3/\RD_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.134/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.134/*         0.061/*         Reg_file/\REG_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.134/*         0.060/*         DATA_SYNC/SYNC_BUS_EN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.135/*         0.062/*         UART_RX/DUT6/\p_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.135/*         0.061/*         Reg_file/\REG_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.135/*         0.061/*         Reg_file/\REG_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.135/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.135/*         0.061/*         Reg_file/\REG_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.135/*         0.061/*         Reg_file/\REG_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.135/*         0.061/*         Reg_file/\RD_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.135/*         0.061/*         Reg_file/\RD_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.136/*         0.061/*         Reg_file/\REG_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.136/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.136/*         0.062/*         UART_RX/DUT6/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.136/*         0.062/*         DATA_SYNC/EN_PULSE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.136/*         0.061/*         Reg_file/\REG_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.136/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.136/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.136/*         0.062/*         Reg_file/\REG_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.136/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.136/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.137/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.137/*         0.061/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.137/*         0.061/*         Reg_file/\REG_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.137/*         0.062/*         UART_RX/DUT6/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.137/*         0.064/*         SYS_CTRL/\ADDRESS_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.137/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.137/*         0.062/*         CLK_DIV_1/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.137/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.138/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.138/*         0.061/*         UART_TX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.139/*         0.064/*         SYS_CTRL/\ADDRESS_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.139/*         0.061/*         Reg_file/\REG_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.139/*         0.061/*         Reg_file/\RD_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.139/*         0.062/*         CLK_DIV_2/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.140/*         0.062/*         CLK_DIV_2/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.140/*         0.060/*         FIFO/DUT1/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.140/*         0.063/*         Reg_file/\REG_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.141/*         0.062/*         CLK_DIV_2/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.141/*         0.061/*         Reg_file/\RD_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.141/*         0.062/*         CLK_DIV_1/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.141/*         0.062/*         DATA_SYNC/\SYNC_BUS_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.141/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.142/*         0.062/*         CLK_DIV_2/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.142/*         0.061/*         Reg_file/\REG_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.142/*         0.062/*         CLK_DIV_1/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.143/*         0.062/*         CLK_DIV_1/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.143/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.143/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.144/*         0.062/*         CLK_DIV_1/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.144/*         0.062/*         CLK_DIV_2/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.144/*         0.061/*         Reg_file/\REG_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.145/*         0.057/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.146/*         0.066/*         SYS_CTRL/\ADDRESS_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.147/*         0.061/*         Reg_file/\REG_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.147/*         0.056/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.147/*         0.061/*         Reg_file/\REG_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.148/*         0.062/*         Reg_file/\RD_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.149/*         0.063/*         UART_RX/DUT6/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.149/*         0.062/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.149/*         0.056/*         UART_TX/DUT0/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.149/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.149/*         0.055/*         FIFO/DUT1/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.149/*         0.058/*         FIFO/DUT4/\MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.150/*         0.060/*         RST_SYNC_1/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.150/*         0.062/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.151/*         0.063/*         FIFO/DUT3/\RD_ADDR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.151/*         0.056/*         UART_TX/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.152/*         0.055/*         FIFO/DUT1/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.152/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.152/*         0.062/*         FIFO/DUT2/\WR_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.152/*         0.061/*         Reg_file/\RD_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.152/*         0.056/*         UART_TX/DUT0/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.153/*         0.056/*         UART_TX/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.153/*         0.055/*         FIFO/DUT1/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.154/*         0.056/*         UART_TX/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.154/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.154/*         0.068/*         UART_RX/DUT0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.154/*         0.056/*         UART_TX/DUT0/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.155/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.155/*         0.063/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.155/*         0.063/*         CLK_DIV_2/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.156/*         0.061/*         Reg_file/\RD_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.156/*         0.063/*         CLK_DIV_2/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.156/*         0.063/*         CLK_DIV_1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.156/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.156/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.156/*         0.063/*         DATA_SYNC/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.156/*         0.063/*         DATA_SYNC/\SYNC_BUS_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.157/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.157/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.157/*         0.056/*         UART_RX/DUT6/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.158/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.158/*         0.063/*         UART_RX/DUT1/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.158/*         0.063/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.158/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.158/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.160/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.160/*         0.056/*         FIFO/DUT1/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.161/*         0.063/*         DATA_SYNC/\SYNC_BUS_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    */0.162         */0.081         DATA_SYNC/EN_PULSE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.162/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.162/*         0.051/*         UART_RX/DUT4/str_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.163/*         0.049/*         FIFO/DUT4/\MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.163/*         0.050/*         FIFO/DUT4/\MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.163/*         0.050/*         FIFO/DUT4/\MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.164/*         0.049/*         FIFO/DUT4/\MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.164/*         0.049/*         FIFO/DUT4/\MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.164/*         0.049/*         FIFO/DUT4/\MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.164/*         0.049/*         FIFO/DUT4/\MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.164/*         0.050/*         FIFO/DUT4/\MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.164/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.165/*         0.049/*         FIFO/DUT4/\MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.165/*         0.050/*         FIFO/DUT4/\MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.165/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.165/*         0.049/*         FIFO/DUT4/\MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.165/*         0.050/*         FIFO/DUT4/\MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.165/*         0.064/*         UART_TX/DUT2/PAR_BIT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.165/*         0.050/*         FIFO/DUT4/\MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.165/*         0.049/*         FIFO/DUT4/\MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.166/*         0.050/*         FIFO/DUT4/\MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.166/*         0.049/*         FIFO/DUT4/\MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.166/*         0.051/*         UART_TX/DUT2/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.166/*         0.057/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.166/*         0.052/*         UART_TX/DUT2/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.166/*         0.049/*         FIFO/DUT4/\MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.166/*         0.051/*         UART_TX/DUT2/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.166/*         0.050/*         FIFO/DUT4/\MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.166/*         0.050/*         FIFO/DUT4/\MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.166/*         0.049/*         FIFO/DUT4/\MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.166/*         0.050/*         FIFO/DUT4/\MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.166/*         0.049/*         FIFO/DUT4/\MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.166/*         0.050/*         FIFO/DUT4/\MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.167/*         0.050/*         FIFO/DUT4/\MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    */0.167         */0.086         UART_RX/DUT0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.167/*         0.049/*         FIFO/DUT4/\MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.167/*         0.050/*         FIFO/DUT4/\MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.167/*         0.049/*         FIFO/DUT4/\MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.167/*         0.049/*         FIFO/DUT4/\MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.167/*         0.049/*         FIFO/DUT4/\MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.167/*         0.050/*         FIFO/DUT4/\MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.167/*         0.049/*         FIFO/DUT4/\MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.167/*         0.050/*         FIFO/DUT4/\MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.167/*         0.050/*         FIFO/DUT4/\MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.167/*         0.049/*         FIFO/DUT4/\MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.168/*         0.060/*         DATA_SYNC/PULSE_GEN_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.168/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.168/*         0.063/*         DATA_SYNC/\SYNC_BUS_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.168/*         0.050/*         FIFO/DUT4/\MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.168/*         0.049/*         FIFO/DUT4/\MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.168/*         0.049/*         FIFO/DUT4/\MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.168/*         0.050/*         FIFO/DUT4/\MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.168/*         0.049/*         FIFO/DUT4/\MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.168/*         0.070/*         UART_RX/DUT6/\p_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.168/*         0.049/*         FIFO/DUT4/\MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.168/*         0.049/*         FIFO/DUT4/\MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.168/*         0.049/*         FIFO/DUT4/\MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.169/*         0.049/*         FIFO/DUT4/\MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.169/*         0.050/*         FIFO/DUT4/\MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.169/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    */0.169         */0.091         SYS_CTRL/\ADDRESS_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.169/*         0.050/*         FIFO/DUT4/\MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.169/*         0.051/*         Reg_file/\REG_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.169/*         0.049/*         FIFO/DUT4/\MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.169/*         0.052/*         FIFO/DUT3/\RD_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.169/*         0.050/*         FIFO/DUT4/\MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.170/*         0.049/*         FIFO/DUT4/\MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.170/*         0.065/*         Reg_file/\REG_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.170/*         0.052/*         UART_TX/DUT2/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.170/*         0.049/*         FIFO/DUT4/\MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.170/*         0.050/*         FIFO/DUT4/\MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.170/*         0.051/*         UART_TX/DUT2/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.170/*         0.050/*         FIFO/DUT4/\MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.170/*         0.049/*         FIFO/DUT4/\MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    */0.170         */0.091         SYS_CTRL/\ADDRESS_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.171/*         0.050/*         FIFO/DUT4/\MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.171/*         0.050/*         FIFO/DUT4/\MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.171/*         0.049/*         FIFO/DUT4/\MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.171/*         0.052/*         UART_TX/DUT2/PAR_BIT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.171/*         0.050/*         FIFO/DUT4/\MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.171/*         0.052/*         UART_TX/DUT2/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.171/*         0.049/*         FIFO/DUT4/\MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.171/*         0.052/*         UART_TX/DUT2/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.171/*         0.050/*         FIFO/DUT4/\MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.172/*         0.050/*         FIFO/DUT4/\MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.172/*         0.050/*         FIFO/DUT4/\MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.172/*         0.052/*         UART_TX/DUT0/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.173/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.173/*         0.052/*         UART_TX/DUT0/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.173/*         0.049/*         FIFO/DUT4/\MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.174/*         0.052/*         UART_TX/DUT2/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.174/*         0.049/*         FIFO/DUT4/\MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.174/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.175/*         0.052/*         Reg_file/\REG_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.175/*         0.050/*         FIFO/DUT4/\MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.176/*         0.052/*         UART_RX/DUT2/sample_3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.176/*         0.052/*         UART_TX/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.643    */0.176         */0.091         SYS_CTRL/\ADDRESS_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.177/*         0.052/*         Reg_file/\REG_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.177/*         0.052/*         Reg_file/\REG_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.177/*         0.065/*         UART_RX/DUT1/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.177/*         0.052/*         Reg_file/\REG_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.177/*         0.052/*         Reg_file/\REG_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.177/*         0.052/*         Reg_file/\REG_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.177/*         0.052/*         Reg_file/\REG_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.178/*         0.052/*         Reg_file/\REG_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.178/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.178/*         0.052/*         Reg_file/\REG_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.178/*         0.052/*         Reg_file/\REG_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.178/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.178/*         0.052/*         Reg_file/\REG_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.178/*         0.052/*         Reg_file/\REG_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.178/*         0.052/*         Reg_file/\REG_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.178/*         0.052/*         Reg_file/\REG_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.178/*         0.052/*         Reg_file/\REG_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.179/*         0.052/*         Reg_file/\REG_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.179/*         0.052/*         Reg_file/\REG_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.179/*         0.052/*         Reg_file/\REG_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.179/*         0.052/*         Reg_file/\REG_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.179/*         0.052/*         Reg_file/\REG_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.179/*         0.052/*         Reg_file/\REG_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.179/*         0.065/*         UART_RX/DUT1/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.179/*         0.052/*         Reg_file/\REG_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.179/*         0.052/*         Reg_file/\REG_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.179/*         0.052/*         Reg_file/\REG_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.179/*         0.052/*         Reg_file/\REG_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.179/*         0.052/*         Reg_file/\REG_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.179/*         0.052/*         Reg_file/\REG_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.179/*         0.052/*         Reg_file/\REG_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.179/*         0.052/*         Reg_file/\REG_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.179/*         0.052/*         Reg_file/\REG_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.179/*         0.052/*         Reg_file/\REG_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.179/*         0.052/*         Reg_file/\REG_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.179/*         0.052/*         Reg_file/\REG_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.179/*         0.052/*         Reg_file/\REG_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.180/*         0.052/*         UART_RX/DUT6/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.180/*         0.052/*         Reg_file/\REG_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.180/*         0.052/*         Reg_file/\REG_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.180/*         0.052/*         Reg_file/\REG_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.180/*         0.052/*         Reg_file/\REG_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.180/*         0.052/*         Reg_file/\REG_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.180/*         0.052/*         Reg_file/\REG_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.180/*         0.052/*         Reg_file/\REG_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.180/*         0.052/*         Reg_file/\REG_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.180/*         0.052/*         Reg_file/\REG_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.180/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.180/*         0.065/*         UART_RX/DUT2/sample_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.180/*         0.052/*         Reg_file/\REG_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.180/*         0.052/*         Reg_file/\REG_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.180/*         0.052/*         Reg_file/\REG_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.180/*         0.052/*         Reg_file/\REG_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.181/*         0.052/*         Reg_file/\REG_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.181/*         0.052/*         Reg_file/\REG_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.181/*         0.052/*         Reg_file/\REG_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.181/*         0.052/*         Reg_file/\REG_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.181/*         0.052/*         Reg_file/\REG_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.181/*         0.052/*         Reg_file/\REG_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.181/*         0.052/*         Reg_file/\REG_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.181/*         0.052/*         Reg_file/\REG_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.181/*         0.052/*         Reg_file/\REG_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.181/*         0.052/*         Reg_file/\REG_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.181/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.181/*         0.052/*         Reg_file/\REG_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.181/*         0.052/*         Reg_file/\REG_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.181/*         0.052/*         Reg_file/\REG_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.182/*         0.052/*         Reg_file/\REG_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.182/*         0.052/*         Reg_file/\REG_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.182/*         0.065/*         Reg_file/\REG_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.182/*         0.052/*         Reg_file/\REG_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.182/*         0.052/*         Reg_file/\REG_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.182/*         0.051/*         UART_TX/DUT3/TX_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.182/*         0.052/*         Reg_file/\REG_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.182/*         0.052/*         Reg_file/\REG_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.182/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.182/*         0.052/*         Reg_file/\REG_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.182/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.183/*         0.052/*         Reg_file/\REG_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.183/*         0.052/*         Reg_file/\REG_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.183/*         0.052/*         Reg_file/\REG_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.183/*         0.052/*         UART_RX/DUT6/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.183/*         0.052/*         UART_RX/DUT2/sample_2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.183/*         0.052/*         Reg_file/\REG_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.183/*         0.052/*         Reg_file/\REG_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.183/*         0.052/*         Reg_file/\REG_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.183/*         0.052/*         CLK_DIV_2/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.183/*         0.065/*         Reg_file/\REG_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.183/*         0.052/*         Reg_file/\REG_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.183/*         0.053/*         Reg_file/\REG_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.183/*         0.053/*         FIFO/DUT2/\WR_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.183/*         0.052/*         Reg_file/\REG_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.184/*         0.053/*         Reg_file/\REG_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.184/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.184/*         0.052/*         Reg_file/\REG_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.184/*         0.052/*         Reg_file/\REG_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.184/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.184/*         0.052/*         Reg_file/\REG_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.184/*         0.052/*         UART_RX/DUT6/\p_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.184/*         0.053/*         Reg_file/\REG_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.643    */0.185         */0.093         SYS_CTRL/\ADDRESS_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    */0.185         */0.086         UART_RX/DUT1/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.185/*         0.052/*         UART_RX/DUT2/sample_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.185/*         0.052/*         Reg_file/\REG_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.185/*         0.052/*         UART_RX/DUT6/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.185/*         0.052/*         Reg_file/\REG_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.185/*         0.052/*         Reg_file/\REG_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.186/*         0.052/*         Reg_file/\REG_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.186/*         0.053/*         UART_RX/DUT6/\p_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.186/*         0.053/*         Reg_file/\REG_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.186/*         0.052/*         Reg_file/\REG_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.187/*         0.052/*         Reg_file/\REG_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.187/*         0.052/*         Reg_file/\REG_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.187/*         0.052/*         UART_RX/DUT6/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.187/*         0.052/*         Reg_file/\REG_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.187/*         0.053/*         Reg_file/\REG_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.188/*         0.052/*         Reg_file/\REG_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.188/*         0.053/*         Reg_file/\REG_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.188/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.188/*         0.052/*         Reg_file/\RD_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.189/*         0.052/*         FIFO/DUT2/\WR_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.189/*         0.052/*         FIFO/DUT2/\WR_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.189/*         0.052/*         Reg_file/\REG_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.189/*         0.052/*         Reg_file/\RD_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.190/*         0.052/*         CLK_DIV_1/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.190/*         0.052/*         CLK_DIV_2/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.190/*         0.052/*         CLK_DIV_2/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.190/*         0.052/*         CLK_DIV_2/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.190/*         0.052/*         Reg_file/\RD_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.190/*         0.052/*         CLK_DIV_1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.190/*         0.052/*         Reg_file/\RD_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.191/*         0.052/*         CLK_DIV_1/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.191/*         0.052/*         Reg_file/\REG_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.191/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.191/*         0.052/*         CLK_DIV_2/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.191/*         0.064/*         Reg_file/\REG_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.192/*         0.052/*         Reg_file/\RD_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.192/*         0.052/*         CLK_DIV_1/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.192/*         0.052/*         CLK_DIV_1/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.193/*         0.052/*         CLK_DIV_2/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.193/*         0.056/*         FIFO/DUT3/\RD_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.193/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.194/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.194/*         0.052/*         Reg_file/RD_DATA_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    */0.194         */0.084         UART_TX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.194/*         0.052/*         Reg_file/\RD_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.195/*         0.066/*         Reg_file/\REG_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.195/*         0.052/*         CLK_DIV_1/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.195/*         0.052/*         FIFO/DUT2/\WR_PTR_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.661    0.196/*         0.073/*         RST_SYNC_2/\stages_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.196/*         0.051/*         UART_RX/DUT1/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.196/*         0.052/*         FIFO/DUT2/\WR_PTR_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.661    0.196/*         0.073/*         RST_SYNC_2/SYNC_RST_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.196/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.197/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.660    0.197/*         0.071/*         RST_SYNC_1/\stages_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.198/*         0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.198/*         0.052/*         FIFO/DUT2/\WR_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.198/*         0.052/*         CLK_DIV_2/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.199/*         0.052/*         UART_RX/DUT6/\p_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.199/*         0.052/*         Reg_file/\RD_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.200/*         0.052/*         Reg_file/\RD_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.200/*         0.066/*         FIFO/DUT2/\WR_ADDR_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.657    0.200/*         0.077/*         RST_SYNC_2/\stages_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.201/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.201/*         0.052/*         FIFO/DUT3/\RD_ADDR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.202/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.202/*         0.052/*         CLK_DIV_1/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.203/*         0.052/*         UART_RX/DUT6/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.204/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.204/*         0.066/*         FIFO/DUT2/\WR_ADDR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.204/*         0.052/*         CLK_DIV_1/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.204/*         0.052/*         CLK_DIV_2/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.205/*         0.048/*         UART_TX/DUT0/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.205/*         0.052/*         CLK_DIV_1/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.205/*         0.052/*         CLK_DIV_2/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.206/*         0.066/*         UART_RX/DUT1/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.206/*         0.060/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    */0.208         */0.084         UART_TX/DUT1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.208/*         0.052/*         Reg_file/\REG_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    */0.208         */0.086         UART_RX/DUT6/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.209/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.209/*         0.061/*         UART_TX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.211/*         0.066/*         Reg_file/\REG_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.211/*         0.061/*         SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.211/*         0.052/*         UART_RX/DUT1/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.213/*         0.066/*         Reg_file/\REG_reg[4][0] /SI    1
@(R)->SCAN_CLK(R)	0.645    0.213/*         0.072/*         RST_SYNC_1/SYNC_RST_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.213/*         0.062/*         UART_RX/DUT1/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.213/*         0.066/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.214/*         0.061/*         CLK_DIV_1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.214/*         0.061/*         CLK_DIV_2/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    */0.215         */0.084         UART_TX/DUT0/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    */0.215         */0.085         UART_TX/DUT0/\counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.641    0.217/*         0.075/*         RST_SYNC_1/\stages_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.217/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.217/*         0.066/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.219/*         0.061/*         UART_RX/DUT0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.221/*         0.051/*         UART_TX/DUT0/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.222/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    */0.222         */0.114         UART_RX/DUT1/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.224/*         0.052/*         UART_RX/DUT1/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.224/*         0.053/*         UART_TX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.225/*         0.066/*         Reg_file/\REG_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.227/*         0.065/*         Reg_file/\REG_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.228/*         0.052/*         UART_RX/DUT1/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.228/*         0.052/*         UART_RX/DUT1/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.229/*         0.065/*         Reg_file/\REG_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.231/*         0.065/*         Reg_file/\REG_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.231/*         0.065/*         Reg_file/\REG_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.232/*         0.065/*         Reg_file/\REG_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.233/*         0.052/*         Reg_file/\REG_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.233/*         0.049/*         Reg_file/\REG_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.233/*         0.052/*         Reg_file/\REG_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */0.234         */0.085         UART_RX/DUT0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.235/*         0.062/*         UART_TX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.235/*         0.052/*         UART_RX/DUT1/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.236/*         0.052/*         Reg_file/\REG_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.236/*         0.055/*         UART_TX/DUT0/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.236/*         0.062/*         UART_RX/DUT6/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.236/*         0.063/*         UART_RX/DUT1/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.237/*         0.065/*         DATA_SYNC/PULSE_GEN_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.237/*         0.063/*         UART_TX/DUT0/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.237/*         0.052/*         Reg_file/\REG_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.238/*         0.052/*         UART_RX/DUT6/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.238/*         0.064/*         Reg_file/\REG_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.239/*         0.063/*         UART_RX/DUT0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.239/*         0.052/*         Reg_file/\REG_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.240/*         0.050/*         Reg_file/\REG_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.240/*         0.063/*         UART_RX/DUT6/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.241/*         0.061/*         UART_RX/DUT1/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.242/*         0.052/*         UART_RX/DUT3/par_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.243/*         0.052/*         Reg_file/\REG_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.248/*         0.046/*         Reg_file/\REG_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.249/*         0.063/*         SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.250/*         0.063/*         Reg_file/\REG_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.251/*         0.063/*         Reg_file/\REG_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.251/*         0.052/*         Reg_file/\REG_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.251/*         0.052/*         FIFO/DUT2/\WR_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.252/*         0.052/*         FIFO/DUT2/\WR_ADDR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.252/*         0.063/*         Reg_file/\REG_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.252/*         0.052/*         UART_RX/DUT1/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.253/*         0.052/*         UART_RX/DUT1/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.253/*         0.063/*         UART_TX/DUT0/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.254/*         0.052/*         UART_RX/DUT6/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.254/*         0.064/*         Reg_file/\REG_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.282    0.257/*         0.052/*         CLK_DIV_1/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.257/*         0.063/*         Reg_file/\REG_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.259/*         0.063/*         UART_RX/DUT4/str_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.283    0.262/*         0.052/*         CLK_DIV_2/div_clk_reg/D    1
@(R)->SCAN_CLK(R)	0.801    0.264/*         -0.064/*        Reg_file/\REG_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.266/*         0.062/*         Reg_file/\REG_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.268/*         0.063/*         Reg_file/\REG_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.269/*         0.063/*         Reg_file/\REG_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.270/*         0.063/*         Reg_file/\REG_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.272/*         0.062/*         Reg_file/\REG_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.273/*         0.053/*         SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.273/*         0.052/*         Reg_file/\REG_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.274/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.275/*         0.050/*         Reg_file/\REG_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.276/*         0.052/*         Reg_file/\REG_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.276/*         0.062/*         Reg_file/\REG_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.277/*         0.063/*         Reg_file/\REG_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.277/*         0.052/*         Reg_file/\REG_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.279/*         0.052/*         Reg_file/\REG_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */0.280         */0.087         UART_RX/DUT5/stp_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.281/*         0.052/*         Reg_file/\REG_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.285/*         0.062/*         Reg_file/\REG_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.288/*         0.052/*         Reg_file/\REG_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.288/*         0.052/*         Reg_file/\REG_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.291/*         0.052/*         FIFO/DUT3/\RD_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    */0.292         */0.083         SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.296/*         0.052/*         Reg_file/\REG_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.299/*         0.052/*         Reg_file/\REG_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.301/*         0.052/*         Reg_file/\REG_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.302/*         0.052/*         Reg_file/\REG_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    */0.308         */0.085         SYS_CTRL/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.310/*         0.052/*         Reg_file/\REG_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.310/*         0.056/*         UART_RX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.311/*         0.052/*         Reg_file/\REG_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.313/*         0.054/*         Reg_file/\REG_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.634    */0.315         */0.098         UART_RX/DUT0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.315/*         0.052/*         Reg_file/\REG_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.315/*         0.052/*         Reg_file/\REG_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.316/*         0.052/*         Reg_file/\REG_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.317/*         0.050/*         Reg_file/\REG_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.318/*         0.066/*         SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    */0.319         */0.084         DATA_SYNC/\stages_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.320/*         0.052/*         Reg_file/\REG_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.321/*         0.053/*         Reg_file/\REG_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.323/*         0.051/*         SYS_CTRL/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.324/*         0.052/*         Reg_file/\REG_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.326/*         0.052/*         Reg_file/\REG_reg[0][6] /D    1
@(R)->SCAN_CLK(R)	0.670    0.344/*         0.065/*         CLK_DIV_2/\counter_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.346/*         0.054/*         Reg_file/\REG_reg[2][2] /D    1
@(R)->SCAN_CLK(R)	0.671    0.352/*         0.064/*         CLK_DIV_2/flag_reg/RN    1
@(R)->SCAN_CLK(R)	0.685    0.359/*         0.062/*         FIFO/DUT0/\REG_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    */0.360         */0.087         FIFO/DUT4/\MEM_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.672    0.364/*         0.063/*         CLK_DIV_2/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.364/*         0.063/*         CLK_DIV_2/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.364/*         0.063/*         CLK_DIV_2/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.364/*         0.063/*         CLK_DIV_2/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.365/*         0.063/*         CLK_DIV_2/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.365/*         0.063/*         CLK_DIV_2/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.365/*         0.063/*         CLK_DIV_2/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.367/*         0.062/*         DATA_SYNC/EN_PULSE_reg/RN    1
@(R)->SCAN_CLK(R)	0.670    0.369/*         0.062/*         DATA_SYNC/\SYNC_BUS_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.369/*         0.062/*         SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.369/*         0.062/*         SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.369/*         0.062/*         DATA_SYNC/\SYNC_BUS_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.370/*         0.062/*         SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.370/*         0.062/*         DATA_SYNC/\SYNC_BUS_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.371/*         0.062/*         DATA_SYNC/\SYNC_BUS_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    */0.372         */0.148         UART_RX/DUT6/\counter_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.670    0.372/*         0.062/*         DATA_SYNC/PULSE_GEN_OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.669    0.373/*         0.062/*         DATA_SYNC/\SYNC_BUS_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.374/*         0.070/*         SYS_CTRL/\ADDRESS_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.374/*         0.062/*         FIFO/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.374/*         0.070/*         SYS_CTRL/\ADDRESS_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.375/*         0.070/*         SYS_CTRL/\ADDRESS_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.375/*         0.062/*         DATA_SYNC/\SYNC_BUS_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.375/*         0.062/*         FIFO/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.375/*         0.062/*         FIFO/DUT0/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.375/*         0.062/*         FIFO/DUT0/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.376/*         0.062/*         FIFO/DUT3/\RD_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.377/*         0.062/*         FIFO/DUT0/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.377/*         0.062/*         FIFO/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.379/*         0.062/*         FIFO/DUT0/\SYNC_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    */0.380         */0.159         FIFO/DUT3/\RD_ADDR_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.689    0.381/*         0.062/*         FIFO/DUT3/\RD_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.381/*         0.062/*         FIFO/DUT3/\RD_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.381/*         0.062/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.381/*         0.062/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.381/*         0.062/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.382/*         0.062/*         FIFO/DUT3/\RD_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.382/*         0.062/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.382/*         0.062/*         FIFO/DUT3/\RD_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.382/*         0.062/*         FIFO/DUT3/\RD_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.382/*         0.062/*         FIFO/DUT3/\RD_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.383/*         0.062/*         PULSE_GEN/FLOP_OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.677    0.386/*         0.061/*         Reg_file/\REG_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.388/*         0.061/*         Reg_file/\REG_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.388/*         0.061/*         Reg_file/\REG_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.388/*         0.061/*         Reg_file/\REG_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.389/*         0.070/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.389/*         0.061/*         Reg_file/\REG_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.390/*         0.062/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.390/*         0.070/*         FIFO/DUT3/\RD_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.391/*         0.062/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.391/*         0.061/*         Reg_file/\REG_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.392/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.393/*         0.062/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.394/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.394/*         0.062/*         FIFO/DUT1/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.394/*         0.062/*         FIFO/DUT2/\WR_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.394/*         0.061/*         DATA_SYNC/\SYNC_BUS_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.394/*         0.062/*         DATA_SYNC/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.394/*         0.062/*         FIFO/DUT1/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.395/*         0.062/*         FIFO/DUT1/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.395/*         0.062/*         DATA_SYNC/\stages_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.395/*         0.062/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.395/*         0.062/*         FIFO/DUT1/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.395/*         0.062/*         FIFO/DUT1/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.395/*         0.062/*         FIFO/DUT1/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.396/*         0.062/*         FIFO/DUT1/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.396/*         0.061/*         Reg_file/\RD_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.396/*         0.061/*         Reg_file/\RD_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.396/*         0.061/*         Reg_file/\REG_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.396/*         0.062/*         PULSE_GEN/FLOP_IN_reg/RN    1
@(R)->SCAN_CLK(R)	0.676    0.396/*         0.061/*         Reg_file/\REG_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.396/*         0.061/*         Reg_file/\REG_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.396/*         0.061/*         Reg_file/\RD_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.396/*         0.061/*         Reg_file/\REG_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.396/*         0.062/*         FIFO/DUT2/\WR_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.396/*         0.061/*         Reg_file/\RD_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.396/*         0.061/*         Reg_file/\RD_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.397/*         0.062/*         DATA_SYNC/SYNC_BUS_EN_reg/RN    1
@(R)->SCAN_CLK(R)	0.675    0.397/*         0.061/*         Reg_file/RD_DATA_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.658    0.399/*         0.062/*         FIFO/DUT2/\WR_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.402/*         0.062/*         FIFO/DUT1/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.402/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.402/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.402/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.403/*         0.062/*         FIFO/DUT2/\WR_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.406/*         0.069/*         SYS_CTRL/\ADDRESS_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.406/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.407/*         0.070/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.409/*         0.062/*         UART_RX/DUT6/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.411/*         0.062/*         UART_RX/DUT6/\p_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.413/*         0.062/*         UART_RX/DUT6/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.414/*         0.062/*         UART_RX/DUT6/\p_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.415/*         0.061/*         Reg_file/\RD_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.415/*         0.061/*         Reg_file/\RD_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.656    0.415/*         0.061/*         Reg_file/\RD_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.419/*         0.063/*         CLK_DIV_1/flag_reg/RN    1
@(R)->SCAN_CLK(R)	0.671    0.419/*         0.063/*         CLK_DIV_1/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.420/*         0.062/*         UART_RX/DUT6/\p_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.420/*         0.062/*         UART_RX/DUT6/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.421/*         0.062/*         UART_RX/DUT6/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.421/*         0.062/*         UART_RX/DUT6/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.422/*         0.062/*         UART_RX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.667    0.424/*         0.062/*         UART_RX/DUT2/sample_3_reg/RN    1
@(R)->SCAN_CLK(R)	0.660    0.427/*         0.070/*         UART_RX/DUT6/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.428/*         0.062/*         UART_RX/DUT2/sample_2_reg/RN    1
@(R)->SCAN_CLK(R)	0.668    0.428/*         0.063/*         UART_RX/DUT2/sample_1_reg/RN    1
@(R)->SCAN_CLK(R)	0.668    0.429/*         0.063/*         UART_RX/DUT0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.430/*         0.063/*         UART_RX/DUT1/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.432/*         0.063/*         UART_RX/DUT1/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.432/*         0.063/*         CLK_DIV_1/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.432/*         0.063/*         UART_RX/DUT1/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.432/*         0.063/*         CLK_DIV_1/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.433/*         0.063/*         UART_RX/DUT1/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.433/*         0.063/*         CLK_DIV_1/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.433/*         0.063/*         CLK_DIV_1/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.434/*         0.063/*         CLK_DIV_1/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.434/*         0.063/*         CLK_DIV_1/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.434/*         0.063/*         UART_RX/DUT1/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.435/*         0.063/*         CLK_DIV_1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.436/*         0.063/*         UART_RX/DUT1/\edge_count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    */0.543         */0.141         PULSE_GEN/FLOP_IN_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.272    0.543/*         0.062/*         CLK_DIV_2/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.271    0.544/*         0.062/*         CLK_DIV_1/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.809    0.625/*         -0.061/*        UART_TX/DUT0/\counter_reg[3] /SN    1
@(R)->SCAN_CLK(R)	0.669    0.627/*         0.066/*         Reg_file/\REG_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.627/*         0.064/*         Reg_file/\REG_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.629/*         0.064/*         Reg_file/\REG_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.631/*         0.064/*         Reg_file/\REG_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.641/*         0.063/*         Reg_file/\REG_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.803    0.642/*         -0.060/*        UART_TX/DUT3/TX_OUT_reg/SN    1
@(R)->SCAN_CLK(R)	0.672    0.645/*         0.063/*         Reg_file/\REG_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.646/*         0.063/*         Reg_file/\REG_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.650/*         0.063/*         Reg_file/\REG_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.658/*         0.063/*         Reg_file/\REG_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.663/*         0.063/*         Reg_file/\REG_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.664/*         0.063/*         Reg_file/\REG_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.666/*         0.063/*         Reg_file/\REG_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.666/*         0.063/*         Reg_file/\REG_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.666/*         0.063/*         Reg_file/\REG_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.666/*         0.063/*         Reg_file/\REG_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.674/*         0.063/*         Reg_file/\REG_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.681/*         0.062/*         Reg_file/\REG_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.681/*         0.062/*         Reg_file/\REG_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.681/*         0.062/*         Reg_file/\REG_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.686/*         0.062/*         Reg_file/\REG_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.691/*         0.062/*         Reg_file/\REG_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.693/*         0.062/*         Reg_file/\REG_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.693/*         0.062/*         Reg_file/\REG_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.693/*         0.062/*         Reg_file/\REG_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.699/*         0.062/*         Reg_file/\REG_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.704/*         0.062/*         Reg_file/\REG_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.706/*         0.062/*         Reg_file/\REG_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.706/*         0.062/*         Reg_file/\REG_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.706/*         0.062/*         Reg_file/\REG_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.706/*         0.062/*         Reg_file/\REG_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.706/*         0.062/*         Reg_file/\REG_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.706/*         0.062/*         Reg_file/\REG_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.707/*         0.062/*         Reg_file/\REG_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.708/*         0.062/*         Reg_file/\REG_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.709/*         0.063/*         Reg_file/\REG_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.709/*         0.063/*         Reg_file/\REG_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.710/*         0.062/*         Reg_file/\REG_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.710/*         0.063/*         Reg_file/\REG_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.710/*         0.062/*         Reg_file/\REG_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.710/*         0.063/*         Reg_file/\REG_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.711/*         0.063/*         Reg_file/\REG_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.711/*         0.062/*         Reg_file/\REG_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.712/*         0.063/*         Reg_file/\REG_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.713/*         0.062/*         Reg_file/\REG_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.714/*         0.062/*         Reg_file/\REG_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.717/*         0.062/*         Reg_file/\REG_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.719/*         0.063/*         Reg_file/\REG_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.720/*         0.063/*         Reg_file/\REG_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.724/*         0.063/*         Reg_file/\REG_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.726/*         0.063/*         Reg_file/\REG_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.726/*         0.063/*         Reg_file/\REG_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.726/*         0.063/*         Reg_file/\REG_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.727/*         0.063/*         Reg_file/\REG_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.727/*         0.063/*         Reg_file/\REG_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.728/*         0.063/*         Reg_file/\REG_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.728/*         0.063/*         Reg_file/\REG_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.728/*         0.063/*         Reg_file/\REG_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.730/*         0.063/*         Reg_file/\REG_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.730/*         0.063/*         Reg_file/\REG_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.731/*         0.063/*         Reg_file/\REG_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.732/*         0.063/*         Reg_file/\REG_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.732/*         0.063/*         Reg_file/\REG_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.732/*         0.063/*         Reg_file/\REG_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.732/*         0.063/*         Reg_file/\REG_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.733/*         0.063/*         Reg_file/\REG_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.734/*         0.063/*         Reg_file/\REG_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.734/*         0.064/*         Reg_file/\REG_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.734/*         0.063/*         Reg_file/\REG_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.734/*         0.063/*         Reg_file/\REG_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.738/*         0.061/*         UART_TX/DUT1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.740/*         0.061/*         UART_TX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.740/*         0.061/*         UART_TX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.741/*         0.063/*         Reg_file/\REG_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.744/*         0.061/*         UART_TX/DUT2/PAR_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	0.688    0.746/*         0.061/*         UART_TX/DUT0/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	0.688    0.746/*         0.061/*         UART_TX/DUT0/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.746/*         0.061/*         UART_TX/DUT0/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.273    0.750/*         0.061/*         CLK_DIV_2/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.686    0.753/*         0.061/*         UART_TX/DUT2/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.754/*         0.069/*         UART_TX/DUT0/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.754/*         0.069/*         UART_TX/DUT0/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.755/*         0.061/*         UART_TX/DUT2/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.756/*         0.061/*         UART_RX/DUT1/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.756/*         0.061/*         UART_RX/DUT1/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.757/*         0.061/*         UART_RX/DUT1/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.757/*         0.061/*         UART_RX/DUT0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.758/*         0.069/*         UART_TX/DUT0/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.759/*         0.061/*         UART_TX/DUT2/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.761/*         0.061/*         UART_TX/DUT0/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.761/*         0.061/*         UART_TX/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.761/*         0.061/*         UART_TX/DUT2/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.762/*         0.061/*         UART_TX/DUT0/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.762/*         0.061/*         UART_TX/DUT2/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.762/*         0.061/*         UART_TX/DUT2/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.763/*         0.069/*         UART_RX/DUT0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.764/*         0.061/*         UART_TX/DUT2/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.764/*         0.061/*         UART_TX/DUT2/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.770/*         0.069/*         UART_TX/DUT0/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.770/*         0.069/*         UART_TX/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.770/*         0.069/*         UART_TX/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.772/*         0.061/*         UART_RX/DUT6/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.772/*         0.061/*         UART_RX/DUT6/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.772/*         0.061/*         UART_RX/DUT6/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.773/*         0.061/*         UART_RX/DUT5/stp_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.671    0.774/*         0.061/*         UART_RX/DUT4/str_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.671    0.774/*         0.062/*         UART_RX/DUT3/par_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.274    0.816/*         0.060/*         CLK_DIV_1/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.780    0.913/*         -0.062/*        Reg_file/\REG_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	0.781    0.917/*         -0.062/*        Reg_file/\REG_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.673    1.013/*         0.062/*         Reg_file/\REG_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.031/*         0.062/*         Reg_file/\REG_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.034/*         0.062/*         Reg_file/\REG_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.035/*         0.059/*         Reg_file/\REG_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.035/*         0.059/*         Reg_file/\REG_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.035/*         0.059/*         Reg_file/\REG_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.038/*         0.059/*         Reg_file/\REG_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.039/*         0.059/*         Reg_file/\REG_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.041/*         0.062/*         Reg_file/\REG_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.041/*         0.059/*         Reg_file/\REG_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.045/*         0.062/*         Reg_file/\REG_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.045/*         0.059/*         Reg_file/\REG_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.047/*         0.059/*         Reg_file/\REG_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.048/*         0.059/*         Reg_file/\REG_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.049/*         0.059/*         Reg_file/\REG_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.050/*         0.059/*         Reg_file/\REG_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.051/*         0.061/*         SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.052/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.054/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.054/*         0.059/*         Reg_file/\REG_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.054/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.056/*         0.059/*         Reg_file/\REG_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.058/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.058/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.058/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.059/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.060/*         0.059/*         Reg_file/\REG_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.060/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.064/*         0.059/*         Reg_file/\REG_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.064/*         0.059/*         Reg_file/\REG_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.064/*         0.059/*         Reg_file/\REG_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.064/*         0.059/*         Reg_file/\REG_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.064/*         0.059/*         Reg_file/\REG_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.064/*         0.059/*         Reg_file/\REG_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.064/*         0.059/*         Reg_file/\REG_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.064/*         0.059/*         Reg_file/\REG_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.064/*         0.059/*         Reg_file/\REG_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.064/*         0.059/*         Reg_file/\REG_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.065/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.065/*         0.059/*         Reg_file/\REG_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.065/*         0.059/*         Reg_file/\REG_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.066/*         0.061/*         Reg_file/\REG_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.066/*         0.059/*         Reg_file/\REG_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.066/*         0.061/*         Reg_file/\REG_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.066/*         0.059/*         Reg_file/\REG_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.066/*         0.059/*         Reg_file/\REG_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.066/*         0.059/*         Reg_file/\REG_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.066/*         0.059/*         Reg_file/\REG_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.066/*         0.059/*         Reg_file/\REG_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.066/*         0.059/*         Reg_file/\REG_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.067/*         0.059/*         Reg_file/\REG_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.069/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.069/*         0.069/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.069/*         0.059/*         Reg_file/\REG_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.071/*         0.059/*         Reg_file/\REG_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.653    1.071/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.653    1.071/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.671    1.072/*         0.059/*         Reg_file/\REG_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.073/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.671    1.073/*         0.059/*         Reg_file/\REG_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.073/*         0.068/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->ALU_CLK(R)	0.042    1.680/*         0.060/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	0.044    1.680/*         0.060/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	0.044    1.680/*         0.060/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	0.044    1.681/*         0.060/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	0.044    1.681/*         0.060/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	0.043    1.681/*         0.060/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	0.043    1.681/*         0.060/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	0.043    1.681/*         0.060/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	0.043    1.681/*         0.060/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	0.044    1.681/*         0.060/*         ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	0.044    1.681/*         0.060/*         ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	0.043    1.681/*         0.060/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	0.043    1.681/*         0.060/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	0.044    1.681/*         0.060/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	0.041    1.682/*         0.060/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	0.041    1.682/*         0.060/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	0.041    1.683/*         0.060/*         ALU/OUT_VALID_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    19.347/*        0.060/*         Reg_file/\REG_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    19.381/*        0.061/*         Reg_file/\REG_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.396/*        0.059/*         FIFO/DUT4/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    */19.787        */0.114         Reg_file/\REG_reg[14][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    */19.788        */0.114         Reg_file/\REG_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    */19.788        */0.114         Reg_file/\REG_reg[15][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    */19.788        */0.114         Reg_file/\REG_reg[15][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    */19.788        */0.114         Reg_file/\REG_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    */19.788        */0.114         Reg_file/\REG_reg[14][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    */19.789        */0.114         Reg_file/\REG_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    19.799/*        0.060/*         FIFO/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    */19.802        */0.119         RST_SYNC_2/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    */19.805        */0.120         CLK_DIV_2/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    */19.806        */0.131         Reg_file/\REG_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    */19.806        */0.120         CLK_DIV_2/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    */19.806        */0.119         RST_SYNC_2/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.806        */0.126         SYS_CTRL/\ADDRESS_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.807        */0.126         SYS_CTRL/\ADDRESS_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    19.807/*        0.060/*         FIFO/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    19.812/*        0.060/*         FIFO/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    */19.813        */0.121         Reg_file/\REG_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    */19.815        */0.122         Reg_file/\REG_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    */19.815        */0.119         DATA_SYNC/EN_PULSE_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    */19.816        */0.124         Reg_file/\REG_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    19.816/*        0.060/*         PULSE_GEN/FLOP_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    */19.816        */0.119         RST_SYNC_1/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    */19.816        */0.119         DATA_SYNC/PULSE_GEN_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    */19.818        */0.122         RST_SYNC_2/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    */19.818        */0.119         DATA_SYNC/\SYNC_BUS_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    19.819/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    */19.819        */0.123         CLK_DIV_2/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    19.819/*        0.060/*         FIFO/DUT0/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    */19.820        */0.120         DATA_SYNC/\SYNC_BUS_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    19.820/*        0.060/*         FIFO/DUT0/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    */19.820        */0.123         CLK_DIV_2/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    */19.820        */0.123         CLK_DIV_2/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    */19.821        */0.130         SYS_CTRL/\ADDRESS_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    */19.821        */0.123         CLK_DIV_2/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    */19.821        */0.120         DATA_SYNC/\SYNC_BUS_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    */19.821        */0.123         CLK_DIV_2/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    */19.821        */0.123         CLK_DIV_2/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    */19.821        */0.123         CLK_DIV_2/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    19.823/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    19.823/*        0.060/*         FIFO/DUT3/\RD_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    */19.824        */0.120         SYS_CTRL/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.825        */0.120         DATA_SYNC/\SYNC_BUS_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    19.825/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    19.825/*        0.060/*         FIFO/DUT3/\RD_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    */19.826        */0.137         Reg_file/\REG_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    */19.826        */0.121         SYS_CTRL/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    19.827/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    19.828/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    19.828/*        0.060/*         FIFO/DUT2/\WR_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.828/*        0.060/*         FIFO/DUT1/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    19.828/*        0.060/*         FIFO/DUT3/\RD_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    19.829/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    19.829/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    */19.829        */0.123         UART_RX/DUT6/\p_data_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    19.829/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    19.830/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    19.830/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    19.830/*        0.060/*         DATA_SYNC/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    */19.830        */0.126         Reg_file/\RD_DATA_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    19.830/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    */19.830        */0.126         Reg_file/\RD_DATA_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    19.830/*        0.045/*         UART_TX/DUT0/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    19.831/*        0.060/*         SYS_CTRL/\current_state_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    19.831/*        0.060/*         SYS_CTRL/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    */19.831        */0.139         Reg_file/\REG_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    19.831/*        0.060/*         UART_RX/DUT6/\p_data_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    19.831/*        0.060/*         CLK_DIV_1/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    19.831/*        0.070/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    19.831/*        0.060/*         CLK_DIV_1/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.832/*        0.054/*         FIFO/DUT4/\MEM_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    19.832/*        0.060/*         CLK_DIV_1/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    */19.832        */0.126         Reg_file/\RD_DATA_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    19.832/*        0.060/*         CLK_DIV_1/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    19.832/*        0.060/*         CLK_DIV_1/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    19.832/*        0.060/*         UART_RX/DUT6/\p_data_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    19.832/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    19.832/*        0.060/*         UART_RX/DUT6/\p_data_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    19.832/*        0.060/*         CLK_DIV_1/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    19.833/*        0.060/*         CLK_DIV_1/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    19.833/*        0.060/*         PULSE_GEN/FLOP_IN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    19.833/*        0.060/*         UART_RX/DUT6/\p_data_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.833        */0.119         RST_SYNC_1/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    19.834/*        0.060/*         UART_RX/DUT6/\p_data_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.834        */0.120         FIFO/DUT2/\WR_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    19.834/*        0.060/*         UART_RX/DUT6/\p_data_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    19.834/*        0.054/*         FIFO/DUT4/\MEM_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    19.834/*        0.060/*         FIFO/DUT0/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.834/*        0.054/*         FIFO/DUT4/\MEM_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.834        */0.120         RST_SYNC_1/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    19.834/*        0.054/*         FIFO/DUT4/\MEM_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    19.834/*        0.060/*         FIFO/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    19.834/*        0.054/*         FIFO/DUT4/\MEM_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.835        */0.120         FIFO/DUT2/\WR_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    19.835/*        0.060/*         FIFO/DUT0/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    19.835/*        0.060/*         UART_RX/DUT3/par_bit_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    19.835/*        0.054/*         FIFO/DUT4/\MEM_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    19.835/*        0.060/*         UART_RX/DUT2/sample_3_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    19.836/*        0.070/*         FIFO/DUT3/\RD_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.836/*        0.054/*         FIFO/DUT4/\MEM_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    19.836/*        0.060/*         UART_RX/DUT0/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.836        */0.120         FIFO/DUT2/\WR_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    19.836/*        0.054/*         FIFO/DUT4/\MEM_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.836/*        0.054/*         FIFO/DUT4/\MEM_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.836        */0.120         FIFO/DUT2/\WR_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.836        */0.120         FIFO/DUT2/\WR_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    19.836/*        0.054/*         FIFO/DUT4/\MEM_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    19.836/*        0.054/*         FIFO/DUT4/\MEM_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.837/*        0.054/*         FIFO/DUT4/\MEM_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.837/*        0.054/*         FIFO/DUT4/\MEM_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.837/*        0.054/*         FIFO/DUT4/\MEM_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    19.837/*        0.054/*         FIFO/DUT4/\MEM_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    19.837/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.837/*        0.054/*         FIFO/DUT4/\MEM_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.837/*        0.054/*         FIFO/DUT4/\MEM_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    19.837/*        0.054/*         FIFO/DUT4/\MEM_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    19.837/*        0.054/*         FIFO/DUT4/\MEM_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    19.837/*        0.054/*         FIFO/DUT4/\MEM_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    19.838/*        0.060/*         UART_RX/DUT2/sample_2_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    19.838/*        0.054/*         FIFO/DUT4/\MEM_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    19.838/*        0.054/*         FIFO/DUT4/\MEM_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    */19.838        */0.126         Reg_file/\REG_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.839/*        0.054/*         FIFO/DUT4/\MEM_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.839/*        0.054/*         FIFO/DUT4/\MEM_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    19.839/*        0.054/*         FIFO/DUT4/\MEM_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    */19.839        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[14] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    */19.839        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[12] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    */19.839        */0.126         Reg_file/\RD_DATA_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    19.840/*        0.054/*         FIFO/DUT4/\MEM_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    */19.840        */0.126         Reg_file/\REG_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.840        */0.126         Reg_file/\REG_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.840        */0.126         Reg_file/\REG_reg[14][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    */19.840        */0.126         Reg_file/\RD_DATA_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    19.840/*        0.054/*         FIFO/DUT4/\MEM_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    19.840/*        0.054/*         FIFO/DUT4/\MEM_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.841        */0.126         Reg_file/\REG_reg[12][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.841        */0.126         Reg_file/\REG_reg[13][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.841        */0.126         Reg_file/\REG_reg[15][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    19.841/*        0.060/*         UART_RX/DUT6/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    19.841/*        0.054/*         FIFO/DUT4/\MEM_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.841        */0.126         Reg_file/\REG_reg[13][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.841/*        0.070/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    19.841/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    */19.841        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[11] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    19.841/*        0.054/*         FIFO/DUT4/\MEM_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    */19.841        */0.128         Reg_file/\REG_reg[14][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    */19.841        */0.126         Reg_file/RD_DATA_VALID_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    */19.841        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[10] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    19.842/*        0.054/*         FIFO/DUT4/\MEM_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    19.842/*        0.070/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    */19.842        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[13] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    */19.842        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.842        */0.126         Reg_file/\REG_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    19.843/*        0.054/*         FIFO/DUT4/\MEM_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    19.843/*        0.060/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    19.843/*        0.060/*         UART_RX/DUT6/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    19.844/*        0.060/*         UART_TX/DUT2/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.844        */0.126         Reg_file/\REG_reg[13][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    19.844/*        0.060/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    19.844/*        0.054/*         FIFO/DUT4/\MEM_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    19.844/*        0.060/*         UART_TX/DUT2/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    19.845/*        0.054/*         FIFO/DUT4/\MEM_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    19.845/*        0.070/*         UART_RX/DUT6/\p_data_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    19.845/*        0.060/*         UART_TX/DUT0/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    19.845/*        0.060/*         UART_TX/DUT0/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    19.845/*        0.060/*         UART_TX/DUT0/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    19.845/*        0.060/*         UART_TX/DUT0/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    */19.845        */0.137         SYS_CTRL/\ALU_OUT_REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    19.845/*        0.060/*         UART_TX/DUT1/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.845        */0.126         Reg_file/\REG_reg[15][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.845/*        0.054/*         FIFO/DUT4/\MEM_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    */19.845        */0.126         Reg_file/\REG_reg[14][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    19.845/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.845/*        0.054/*         FIFO/DUT4/\MEM_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.846/*        0.054/*         FIFO/DUT4/\MEM_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.846/*        0.053/*         FIFO/DUT4/\MEM_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    19.846/*        0.054/*         FIFO/DUT4/\MEM_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    19.847/*        0.060/*         UART_TX/DUT2/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    19.847/*        0.054/*         FIFO/DUT4/\MEM_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    19.847/*        0.054/*         FIFO/DUT4/\MEM_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.847        */0.122         Reg_file/\RD_DATA_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.847        */0.122         Reg_file/\RD_DATA_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.847        */0.127         Reg_file/\REG_reg[13][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    */19.847        */0.138         SYS_CTRL/\ALU_OUT_REG_reg[9] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.847        */0.127         Reg_file/\REG_reg[13][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.847        */0.127         Reg_file/\REG_reg[12][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.848/*        0.053/*         FIFO/DUT4/\MEM_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.848        */0.127         Reg_file/\REG_reg[15][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.848        */0.127         Reg_file/\REG_reg[12][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.848        */0.127         Reg_file/\REG_reg[15][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.848/*        0.053/*         FIFO/DUT4/\MEM_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.848/*        0.053/*         FIFO/DUT4/\MEM_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.849/*        0.053/*         FIFO/DUT4/\MEM_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    19.849/*        0.053/*         FIFO/DUT4/\MEM_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    19.849/*        0.060/*         DATA_SYNC/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    */19.850        */0.127         Reg_file/\REG_reg[13][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.850        */0.127         Reg_file/\REG_reg[12][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.850        */0.127         Reg_file/\REG_reg[13][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.850        */0.127         Reg_file/\REG_reg[14][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    */19.850        */0.127         Reg_file/\REG_reg[13][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    */19.851        */0.127         Reg_file/\REG_reg[12][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    */19.851        */0.126         Reg_file/\REG_reg[15][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    */19.852        */0.126         Reg_file/\REG_reg[12][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    */19.853        */0.126         Reg_file/\REG_reg[12][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    19.853/*        0.054/*         FIFO/DUT4/\MEM_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    */19.853        */0.127         Reg_file/\REG_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    */19.853        */0.138         SYS_CTRL/\ADDRESS_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    */19.853        */0.127         Reg_file/\REG_reg[12][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    */19.854        */0.127         Reg_file/\REG_reg[15][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    */19.854        */0.138         SYS_CTRL/\ALU_OUT_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    */19.855        */0.127         Reg_file/\RD_DATA_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    19.855/*        0.070/*         UART_TX/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    19.855/*        0.070/*         UART_TX/DUT0/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    19.856/*        0.070/*         UART_TX/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    19.856/*        0.070/*         UART_TX/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    */19.856        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    */19.856        */0.127         Reg_file/\REG_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    */19.856        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    */19.856        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    */19.856        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    */19.856        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[8] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    */19.857        */0.133         SYS_CTRL/\ALU_OUT_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.857/*        0.060/*         FIFO/DUT1/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.857/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.858/*        0.060/*         FIFO/DUT1/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    19.858/*        0.060/*         DATA_SYNC/SYNC_BUS_EN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    */19.858        */0.127         Reg_file/\REG_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    */19.859        */0.127         Reg_file/\REG_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.859/*        0.060/*         FIFO/DUT1/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.859/*        0.060/*         FIFO/DUT1/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.859/*        0.060/*         FIFO/DUT1/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    19.859/*        0.060/*         FIFO/DUT1/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    19.866/*        0.060/*         FIFO/DUT1/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    */19.953        */0.093         Reg_file/\REG_reg[9][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    */19.955        */0.093         Reg_file/\REG_reg[10][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    */19.956        */0.093         Reg_file/\REG_reg[8][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.641    */19.958        */0.093         Reg_file/\REG_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.641    */19.959        */0.093         Reg_file/\REG_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    */19.959        */0.093         Reg_file/\REG_reg[11][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    */19.960        */0.093         Reg_file/\REG_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    */19.961        */0.093         Reg_file/\REG_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    */19.961        */0.093         Reg_file/\REG_reg[8][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    */19.961        */0.093         Reg_file/\REG_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    */19.962        */0.093         Reg_file/\REG_reg[10][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    */19.962        */0.093         Reg_file/\REG_reg[10][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    */19.962        */0.093         Reg_file/\REG_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    */19.963        */0.093         Reg_file/\REG_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    */19.964        */0.093         Reg_file/\REG_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    */19.964        */0.093         Reg_file/\REG_reg[9][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.634    */19.965        */0.093         Reg_file/\REG_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    */19.965        */0.093         Reg_file/\REG_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.641    */19.966        */0.093         Reg_file/\REG_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    */19.966        */0.093         Reg_file/\REG_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    */19.966        */0.093         Reg_file/\REG_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    */19.966        */0.093         Reg_file/\REG_reg[14][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    */19.967        */0.093         Reg_file/\REG_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    */19.967        */0.093         Reg_file/\REG_reg[14][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    */19.967        */0.093         Reg_file/\REG_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    */19.968        */0.093         Reg_file/\REG_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    */19.968        */0.093         Reg_file/\REG_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    */19.968        */0.093         Reg_file/\REG_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    */19.968        */0.093         Reg_file/\REG_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    */19.969        */0.093         Reg_file/\REG_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    */19.969        */0.093         Reg_file/\REG_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    */19.969        */0.093         Reg_file/\REG_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    */19.970        */0.093         Reg_file/\REG_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    */19.970        */0.093         Reg_file/\REG_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    */19.972        */0.093         Reg_file/\REG_reg[9][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    */19.972        */0.093         Reg_file/\REG_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    */19.973        */0.093         Reg_file/\REG_reg[11][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    */19.975        */0.093         Reg_file/\REG_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    */19.978        */0.093         Reg_file/\REG_reg[11][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.622    */19.979        */0.093         Reg_file/\REG_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    */19.979        */0.093         Reg_file/\REG_reg[10][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    20.057/*        0.061/*         UART_TX/DUT1/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    20.058/*        0.061/*         CLK_DIV_1/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    20.059/*        0.061/*         CLK_DIV_1/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    20.059/*        0.061/*         UART_TX/DUT1/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    20.059/*        0.061/*         UART_RX/DUT1/\edge_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    20.060/*        0.061/*         UART_TX/DUT0/SER_DATA_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    20.062/*        0.049/*         UART_TX/DUT3/TX_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    20.064/*        0.061/*         UART_RX/DUT1/\edge_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    20.066/*        0.061/*         UART_TX/DUT2/PAR_BIT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    20.067/*        0.061/*         UART_RX/DUT1/\edge_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    20.069/*        0.061/*         UART_TX/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    20.069/*        0.061/*         UART_TX/DUT2/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    20.069/*        0.061/*         UART_TX/DUT2/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    20.070/*        0.070/*         UART_TX/DUT0/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    20.071/*        0.061/*         UART_RX/DUT1/\bit_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    20.071/*        0.061/*         UART_RX/DUT1/\bit_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    20.071/*        0.061/*         UART_RX/DUT1/\edge_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    20.071/*        0.061/*         UART_TX/DUT2/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    20.071/*        0.061/*         UART_RX/DUT1/\bit_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    20.073/*        0.061/*         UART_RX/DUT1/\bit_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    20.073/*        0.061/*         UART_TX/DUT2/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    20.074/*        0.061/*         UART_TX/DUT2/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    20.078/*        0.070/*         UART_TX/DUT0/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    20.079/*        0.061/*         UART_RX/DUT0/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    20.080/*        0.055/*         FIFO/DUT4/\MEM_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    20.080/*        0.055/*         FIFO/DUT4/\MEM_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    20.080/*        0.055/*         FIFO/DUT4/\MEM_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    20.080/*        0.055/*         FIFO/DUT4/\MEM_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    20.081/*        0.061/*         UART_RX/DUT1/\edge_count_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    20.081/*        0.061/*         UART_RX/DUT4/str_glitch_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    20.081/*        0.061/*         UART_RX/DUT5/stp_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    20.082/*        0.061/*         UART_RX/DUT2/sample_1_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    20.083/*        0.062/*         UART_RX/DUT3/par_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    20.084/*        0.061/*         UART_RX/DUT6/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    20.084/*        0.061/*         UART_RX/DUT6/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    20.087/*        0.070/*         UART_RX/DUT0/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    */20.122        */0.090         Reg_file/\REG_reg[10][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    */20.125        */0.090         Reg_file/\REG_reg[11][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    */20.126        */0.090         Reg_file/\REG_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    */20.127        */0.090         Reg_file/\REG_reg[8][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    */20.127        */0.090         Reg_file/\REG_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    */20.127        */0.091         Reg_file/\REG_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    */20.127        */0.091         Reg_file/\REG_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    */20.127        */0.091         Reg_file/\REG_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    */20.128        */0.091         Reg_file/\REG_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    */20.128        */0.091         Reg_file/\REG_reg[8][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    */20.128        */0.090         Reg_file/\REG_reg[9][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.130        */0.090         Reg_file/\REG_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    */20.130        */0.090         Reg_file/\REG_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.131        */0.090         Reg_file/\REG_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.131        */0.090         Reg_file/\REG_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    */20.131        */0.091         Reg_file/\REG_reg[10][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.131        */0.091         Reg_file/\REG_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.131        */0.091         Reg_file/\REG_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.135        */0.092         Reg_file/\REG_reg[11][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    */20.135        */0.092         Reg_file/\REG_reg[9][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.137        */0.092         Reg_file/\REG_reg[10][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.137        */0.092         Reg_file/\REG_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.137        */0.092         Reg_file/\REG_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    */20.137        */0.093         Reg_file/\REG_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    */20.137        */0.093         Reg_file/\REG_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    */20.137        */0.093         Reg_file/\REG_reg[8][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    */20.138        */0.093         Reg_file/\REG_reg[11][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.138        */0.093         Reg_file/\REG_reg[8][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.138        */0.093         Reg_file/\REG_reg[11][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    */20.138        */0.092         Reg_file/\REG_reg[8][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    */20.138        */0.093         Reg_file/\REG_reg[11][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.138        */0.093         Reg_file/\REG_reg[8][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.139        */0.093         Reg_file/\REG_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.139        */0.093         Reg_file/\REG_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    */20.139        */0.093         Reg_file/\REG_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.643    */20.139        */0.092         Reg_file/\REG_reg[9][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.641    */20.140        */0.092         Reg_file/\REG_reg[9][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.641    */20.141        */0.092         Reg_file/\REG_reg[9][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    */20.142        */0.092         Reg_file/\REG_reg[10][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    */20.144        */0.092         Reg_file/\REG_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.220    */20.200        */0.114         CLK_DIV_2/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.274    20.232/*        0.060/*         CLK_DIV_1/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.843        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.849        */20.000        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.866        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.879        */20.000        SO[0]    1
