INFO: [VRFC 10-163] Analyzing VHDL file "E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/and_gate/and_gate.srcs/sim_1/new/and_gate_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_tb'
