// Seed: 3750327060
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 ();
  id_1 :
  assert property (@(posedge 1 == 1) 1)
  else $display(id_1);
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    output wand id_6,
    output tri0 id_7,
    input tri0 id_8,
    output uwire id_9,
    output wor id_10
    , id_16,
    input tri1 id_11,
    output supply0 id_12,
    input uwire id_13,
    input supply0 id_14
);
  module_0(
      id_16, id_16, id_16, id_16
  );
endmodule
