_svd: ../svd/stm32wle5.svd

_clear_fields: "*"

_delete:
  - SYSCFG_continue

_modify:
  name: STM32WLE5
  TIM*:
    groupName: TIM

ADC:
  _include:
    - patches/adc/wl.yaml
    - fields/adc/c0_g0_wl.yaml
    - collect/adc/c0_g0_wl.yaml

AES:
  CR:
    _modify:
      CHMOD10:
        name: CHMOD
  DINR:
    _modify:
      AES_DINR:
        name: DIN
  DOUTR:
    _modify:
      AES_DOUTR:
        name: DOUT
  KEYR?:
    _modify:
      AES_KEYR?:
        name: KEY
  IVR?:
    _modify:
      AES_IVR?:
        name: IVI
  SUSP?R:
    _modify:
      AES_SUSP?R:
        name: SUSP
  _include:
    - fields/aes/v2.yaml

COMP: {}

CRC:
  _include:
    - patches/crc/crc_rename_init.yaml
    - fields/crc/crc_advanced.yaml
    - fields/crc/crc_pol.yaml

DAC:
  CR:
    _merge: TSEL1*
  _include:
    - fields/dac/dac_wl.yaml
    - fields/dac/dac_wl_12bit.yaml
    - fields/dac/dac_wl_8bit.yaml

DBGMCU: {}

DMA1:
  IFCR:
    _prefix: C
  _include:
    - fields/dma/dma_wl.yaml
    - collect/dma/v1.yaml

DMAMUX:
  _include:
    - fields/dma/dmamux_v1.yaml
    - fields/dma/dmamux_wl.yaml
    - collect/dma/dmamux.yaml

EXTI:
  _include:
    - patches/exti/wl.yaml
    - fields/exti/common.yaml
  _modify:
    IMR1:
      name: C1IMR1
    IMR2:
      name: C1IMR2
  C1IMR2:
    _modify:
      IM42:
        bitWidth: 1
    _add:
      IM43:
        description: CPUm Wakeup with interrupt Mask on Event input
        bitOffset: 11
        bitWidth: 1
        access: read-write
      IM44:
        description: CPUm Wakeup with interrupt Mask on Event input
        bitOffset: 12
        bitWidth: 1
        access: read-write
      IM45:
        description: CPUm Wakeup with interrupt Mask on Event input
        bitOffset: 13
        bitWidth: 1
        access: read-write
      IM46:
        description: CPUm Wakeup with interrupt Mask on Event input
        bitOffset: 14
        bitWidth: 1
        access: read-write

FLASH:
  _include:
    - fields/flash/flash_wl.yaml

GPIO[ABCH]:
  _include:
    - fields/gpio/v2/common.yaml

GPIO[AB]: #CH
  _include: collect/gpio/v2.yaml
GPIO[A]:
  _include: collect/gpio/gpioa_afr.yaml
GPIO[B]:
  _include: collect/gpio/v2_derive.yaml

HSEM:
  _strip: HSEM_
  _include:
    - fields/hsem/common.yaml
    - collect/hsem/fields.yaml
    - collect/hsem/r.yaml

I2C1:
  _include:
    - fields/i2c/v2.yaml

IWDG:
  _delete:
    - WINR
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg.yaml
    - fields/iwdg/iwdg_sr.yaml

LPTIM1:
  _strip: LPTIM?_
  _include:
    - fields/lptim/lptim_v1.yaml
    - fields/lptim/lptim_wl.yaml
    - fields/lptim/lptim1_wl.yaml
LPTIM[23]:
  _strip: LPTIM?_
  _include:
    - fields/lptim/lptim_v1.yaml
    - fields/lptim/lptim_wl.yaml
    - fields/lptim/lptim2_wl.yaml
  OR:
    _merge: OR*

# Rename this so it has the same name as all other STM32 USARTs
LPUART,USART?:
  ICR:
    _modify:
      NECF:
        name: NCF

# CR1 and ISR have 2 versions depending on whether FIFO is enabled or not
# The only difference is the addition of 2 bits at the top of the register
# and some names (e.g. TXEIE - TXFNFIE), but all functionality remains the same
# so we remove the "disabled" version and leave the "enabled" version as
# reference
LPUART:
  _modify:
    CR1_enabled:
      name: CR1
    ISR_enabled:
      name: ISR
  _delete:
    - CR1_disabled
    - ISR_disabled
  CR1:
    _modify:
      TXFNFIE:
        name: TXEIE
  _include:
    - fields/usart/v4/lp_wl.yaml

PKA:
  _include:
    - fields/pka/pka.yaml

PWR:
  _include:
    - fields/pwr/pwr_wl.yaml

RCC:
  _include:
    - fields/rcc/rcc_wl.yaml

RNG:
  _include:
    - fields/rng/rng_wl.yaml

RTC:
  _include:
    - patches/rtc/rtc_register_descriptions.yaml
    - patches/rtc/wl.yaml
    - fields/rtc/v3/wl.yaml
    - collect/rtc/alarm.yaml

SPI1:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - patches/spi/rename_dff_tifrfe.yaml
    - fields/spi/spi_v2.yaml

SYSCFG:
  _include:
    - fields/syscfg/syscfg_wl.yaml

TAMP:
  _include:
    - patches/rtc/tamp_wl.yaml
    - fields/tamp/tamp_wl.yaml
    - collect/rtc/tamp_bkpr.yaml

TIM1:
  _modify:
    CCMR3OutputComparemode:
      name: CCMR3_Output
  _include:
    - patches/tim/ts.yaml
    - patches/tim/dmab_32.yaml
    - fields/tim/tim1_wl.yaml
    - fields/tim/tim_gp1.yaml
    - fields/tim/basic.yaml
    - fields/tim/tim_ckd.yaml
    - fields/tim/ccr.yaml
    - fields/tim/tim12_common_wl.yaml
    - fields/tim/v2/ccm_extended.yaml
    - collect/tim/ccr.yaml

TIM2:
  _strip: TIM2_
  _include:
    - patches/tim/tim2_common_32bit.yaml
    - fields/tim/tim2_wl.yaml
    - fields/tim/tim_gp1.yaml
    - fields/tim/basic.yaml
    - fields/tim/tim_ckd.yaml
    - fields/tim/ccr.yaml
    - fields/tim/tim12_common_wl.yaml
    - fields/tim/v2/ccm_extended.yaml
    - collect/tim/ccr.yaml

TIM1[67]:
  _strip: TIM1?_
  DIER:
    _delete:
      - COMDE
  BDTR:
    _delete:
      - BKF
  _include:
    - fields/tim/basic.yaml
    - fields/tim/tim_ckd.yaml
    - fields/tim/ccr.yaml
    - fields/tim/tim16_wl.yaml
    - fields/tim/v2/ccm_common.yaml
    - collect/tim/ccr.yaml

TIM17:
  _include: collect/tim/tim17_derive.yaml

USART1:
  _include:
    - patches/usart/merge_CR1_DEDTx_fields.yaml
    - patches/usart/merge_CR1_DEATx_fields.yaml
    - patches/usart/rename_CR1_M0_field.yaml
    - patches/usart/merge_CR2_ABRMODx_fields.yaml
    - patches/usart/merge_CR2_ADDx_fields.yaml
    - patches/usart/rename_CR3_SCARCNT_field.yaml
    - fields/usart/v4/B.yaml

VREFBUF:
  _include:
    - fields/vrefbuf/vrefbuf_wl.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

_include:
  - fields/comp/comp_wl.yaml
  - fields/dbg/dbg_wl.yaml
