// Seed: 681001686
module module_0 #(
    parameter id_1 = 32'd94,
    parameter id_2 = 32'd99
);
  defparam id_1.id_2 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri1 id_2
    , id_4
);
  reg id_5;
  always @('b0 or id_4 or posedge 1'b0, 1 or 1'b0) begin
    if (1 && 1) begin
      if (1) begin
        id_4 <= id_5;
      end
    end else
      forever begin
        id_4 = id_4;
        assert (1);
      end
  end
  module_0();
endmodule
