
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

use work.BasicTypes.all;
use work.Helpers.all;
use work.ArchDefs.all;
use work.CoreConfig.all;
use work.InstructionState.all;
use work.LogicExec.all;

use work.PipelineGeneral.all;


entity MultiplierDivider is
    Port (
        clk : in STD_LOGIC;

        prevSending: in std_logic;
        preInput: in SchedulerState;
        input: in SchedulerState;
        
        allowIssueI1: in std_logic;
        killFollowerNext: in std_logic;
        
        events: in EventState;
        
        lockIssueI1_Alt: out std_logic;
        
        sending: out std_logic;
        divUnlock_Alt: out std_logic;
        
        outStage0: out ExecResult;
        outStage1: out ExecResult;

        output: out ExecResult
    );
end MultiplierDivider;



architecture Behavioral of MultiplierDivider is
    signal dataToMul, dataMulE0, dataMulE1, dataMulE2, divSlot: ExecResult := DEFAULT_EXEC_RESULT;
    signal divAllowed, sendingDivIssued, divRR, divFull,
            divUnlock, 
            divPrepareSend, divResultSending,
            divResultSent, divResultSent2, divReady, remReady, sendingDivRR: std_logic := '0';

    signal sg0, sg1, isLowE0, isLowE1: std_logic := '0';
    signal arg0, arg1, mulResult, divRes: Word := (others => '0');
    signal resLongE1: Dword := (others => '0');
    
    signal divQuot, divRem: Word := (others => '0');
begin

    sendingDivIssued <= preInput.full and usesDivider(preInput); -- Speculative because it doesn't take into account kill signals?
    sendingDivRR <= prevSending and usesDivider(input);

    -- This must mux issued multiply with div result
    dataToMul <= divSlot when divResultSending = '1'
            else prepareMultiply(prevSending, input);

    process (clk)
    begin
        if rising_edge(clk) then
            dataMulE0 <= dataToMul;
            dataMulE1 <= dataMulE0;
            dataMulE2 <= dataMulE1;
            
            divResultSent <= divResultSending;
            divResultSent2 <= divResultSent;
        end if;
    end process;



    MAIN: process (clk)
    begin
        if rising_edge(clk) then
            -- stage E0
            isLowE0 <= bool2std(input.st.operation.arith = opMul);

            arg0 <= input.args(0);
            arg1 <= input.args(1);

            sg0 <= input.args(0)(31) and bool2std(input.st.operation.arith = opMulHS);
            sg1 <= input.args(1)(31) and bool2std(input.st.operation.arith = opMulHS);

            -- stage E1
            if divReady = '1' then
               divRes <= divQuot;
            elsif remReady = '1' then
               divRes <= divRem;
            end if;

            isLowE1 <= isLowE0;
            resLongE1 <= work.Arith.multiplyLong(arg0, arg1, sg0, sg1);


            -- stage E2
            if divResultSent2 = '1' then
                mulResult <= divRes;
            elsif isLowE1 /= '1' then
                mulResult <= resLongE1(63 downto 32);
            else
                mulResult <= resLongE1(31 downto 0);
            end if;
        end if;
    end process;


    divUnlock <= not (divAllowed and allowIssueI1) and not sendingDivIssued and not divRR and not divFull;


    DIVISION: block
        signal usingDiv, usingRem, trialled, kill: std_logic := '0';
        signal divTime: SmallNumber := sn(0);
        
        signal new00, new10, new01, new11, isUnsigned, signSel0, signSel1: std_logic := '0';
        signal divisorS, sum00, sum10, sum01, sum11, diff00, diff10, diff01, diff11: Dword := (others => '0');
        signal result00, result10, result01, result11: Word := (others => '0');
        signal quot00, quot10, quot01, quot11, rem00, rem10, rem01, rem11: Word := (others => '0');
    begin
        kill <= (trialled and events.execEvent) or events.lateEvent; -- move to division

        divPrepareSend <= divFull and bool2std(slv2u(divTime) = 30); -- TMP value
        divResultSending <= divFull and bool2std(slv2u(divTime) = 32) and not kill; -- TMP value

        DIVIDER_STATE: process (clk)
        begin
            if rising_edge(clk) then
                divReady <= usingDiv and divResultSending;
                remReady <= usingRem and divResultSending;

                divAllowed <= divUnlock;

                divRR <= sendingDivIssued and not killFollowerNext;

                trialled <= compareTagBefore(events.preExecTags.renameIndex, divSlot.tag);

                if divResultSending = '1' then
                    assert sendingDivIssued /= '1' report "Division overwrite!";
                    assert (divResultSending and input.full) /= '1' report "Div result collided with issue!";
                end if;

                if divResultSending = '1' or kill = '1' then
                    divFull <= '0';
                    divSlot.dbInfo <= DEFAULT_DEBUG_INFO;

                    usingDiv <= '0';
                    usingRem <= '0';
                elsif sendingDivRR = '1' then
                    divFull <= '1';
                    divSlot <= makeExecResult(input);

                    divTime <= sn(0);

                    usingDiv <= bool2std(input.st.operation.arith = opDivU or input.st.operation.arith = opDivS);
                    usingRem <= bool2std(input.st.operation.arith = opRemU or input.st.operation.arith = opRemS);

                else
                    divTime <= addInt(divTime, 1);
                end if;

            end if;
        end process;



       divQuot <= quot11 when (signSel0 and signSel1) = '1'
            else  quot10 when (signSel0 and not signSel1) = '1'
            else  quot01 when (not signSel0 and signSel1) = '1'
            else  quot00 when (not signSel0 and not signSel1) = '1';

       divRem <= rem11 when (signSel0 and signSel1) = '1'
            else rem10 when (signSel0 and not signSel1) = '1'
            else rem01 when (not signSel0 and signSel1) = '1'
            else rem00 when (not signSel0 and not signSel1) = '1';

        diff00 <=    add(sum00, divisorS) when --isNonzero(divTime) /= '1'
                                               false
                else sub(sum00, divisorS);
        new00 <= --isNonzero(divTime) 
                    '1'
                 and ((cmpGeS(sum00, divisorS) and not isUnsigned) or (cmpGeU(sum00, divisorS) and isUnsigned));

        diff10 <=    add(sum10, divisorS) when isNonzero(divTime) /= '1'
                else sub(sum10, divisorS);
        new10 <= not isNonzero(divTime) or cmpGeS(sum10, divisorS);

        diff01 <=    add(sum01, divisorS) when isNonzero(divTime) /= '1'
                else sub(sum01, divisorS);
        new01 <= (not isNonzero(divTime) and isNonzero(sum01)) or 
                    cmpLeS(sum01, divisorS);
                                    
        diff11 <=    add(sum11, divisorS) when isNonzero(divTime) /= '1'
                else sub(sum11, divisorS);
        new11 <= isNonzero(divTime) and cmpLeS(sum11, divisorS);

        DIVISION_VARIANTS: process (clk)
        begin
            if rising_edge(clk) then

                if divResultSending = '1' then
                    quot00 <= result00;
                    rem00  <= sum00(31 downto 0);

                    quot10 <= result10;
                    rem10  <= sum10(31 downto 0);
                    
                    quot01 <= result01;
                    rem01  <= sum01(31 downto 0);
                    
                    quot11 <= result11;
                    rem11  <= sum11(31 downto 0);
                end if;
                    
                if sendingDivRR = '1' then
                    isUnsigned <= bool2std(input.st.operation.arith = opDivU or input.st.operation.arith = opRemU);
                    signSel0 <= input.args(0)(31) and not bool2std(input.st.operation.arith = opDivU or input.st.operation.arith = opRemU);
                    signSel1 <= input.args(1)(31) and not bool2std(input.st.operation.arith = opDivU or input.st.operation.arith = opRemU);
                
                    result00 <= (others => '0');
                    sum00 <= zeroExtend(input.args(0), 64);

                    result10 <= (others => '0');
                    sum10 <= signExtend(input.args(0), 64);

                    result01 <= (others => '0');
                    sum01 <= signExtend(input.args(0), 64);

                    result11 <= (others => '0');
                    sum11 <= signExtend(input.args(0), 64);

                    divisorS <= input.args(1)(31) & input.args(1) & "000" & X"0000000";

                else
                    result00 <= result00(30 downto 0) & new00;
                    if new00 = '1' then
                        sum00 <= diff00;
                    end if;
                    
                    result10 <= result10(30 downto 0) & new10;
                    if new10 = '1' then
                        sum10 <= diff10;
                    end if;
                    
                    result01 <= result01(30 downto 0) & new01;
                    if new01 = '1' then
                        sum01 <= diff01;
                    end if;
                    
                    result11 <= result11(30 downto 0) & new11;
                    if new11 = '1' then
                        sum11 <= diff11;
                    end if;

                    divisorS <= (divisorS(63) and not isUnsigned) & divisorS(63 downto 1);    
                end if;

            end if;
        end process;

    end block;


    lockIssueI1_Alt <= divPrepareSend;
    divUnlock_Alt <= divUnlock;

    outStage0 <= dataMulE0;
    outStage1 <= dataMulE1;  -- signals result tag
    output <= setMemFail(dataMulE2, '0', mulResult);

end Behavioral;
