// Seed: 2327138587
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  type_10 id_3 (
      .id_0(1),
      .id_1(id_1),
      .id_2(),
      .id_3(id_0),
      .id_4(1),
      .id_5(id_4),
      .id_6(1)
  );
  assign id_1 = 1;
  logic id_5;
  always @(negedge 1'h0) begin : id_6
    id_4 = 1;
  end
  logic id_7;
  logic id_8;
endmodule
