import networkx as nx
import pytest

from fabulous.fabric_cad.timing_model.hdlnx.verilog_gate_level import (
    VerilogGateLevelTimingGraph,
)

TEST_NETLIST = r"""
/* block comment with fake module
module Fake (input A); endmodule
*/

module LeafWrap (IN, OUT);
    BUF leafbuf ( .A(IN), .Y(OUT) ); // line comment
endmodule

module Mid (A, B, C);
    wire n1;
    LeafWrap u_leaf1 ( .IN(A), .OUT(n1) );
    NAND2   u_nand1 ( .A(n1), .B(B), .Y(C) );
endmodule

module Top (IN1, IN2, OUT1, OUT2);
    wire n_top;
    wire n_mid;

    Mid      u_mid   ( .A(IN1), .B(IN2), .C(n_top) );
    LeafWrap u_leaf2 ( .IN(n_top), .OUT(n_mid) );
    BUF      u_buf0  ( .A(n_mid), .Y(OUT1) );
    BUF      u_buf1  ( .A(IN2),   .Y(OUT2) );
endmodule
"""

ESCAPED_INSTANCE_NETLIST = r"""
module RegisteredLeaf (D, CLK, Q);
    input D;
    input CLK;
    output Q;

    DFF \Q$_DFF_P_  ( .CLK(CLK), .D(D), .Q(Q) );
endmodule

module RegisteredMiddle (D, CLK, Q);
    input D;
    input CLK;
    output Q;

    RegisteredLeaf registered_leaf ( .D(D), .CLK(CLK), .Q(Q) );
endmodule

module IndexedRegisteredLeaf (D, CLK, Q);
    input D;
    input CLK;
    output Q;

    DFF \Q[0]$_DFF_P_  ( .CLK(CLK), .D(D), .Q(Q) );
endmodule

module EscapedInstanceTop (D, CLK, Q_DIRECT, Q_NESTED, Q_INDEXED);
    input D;
    input CLK;
    output Q_DIRECT;
    output Q_NESTED;
    output Q_INDEXED;

    RegisteredLeaf direct_leaf (
        .D(D), .CLK(CLK), .Q(Q_DIRECT)
    );
    RegisteredMiddle middle (
        .D(D), .CLK(CLK), .Q(Q_NESTED)
    );
    IndexedRegisteredLeaf indexed_leaf (
        .D(D), .CLK(CLK), .Q(Q_INDEXED)
    );
endmodule
"""


@pytest.fixture
def vg() -> VerilogGateLevelTimingGraph:
    obj = VerilogGateLevelTimingGraph.__new__(VerilogGateLevelTimingGraph)
    obj.top_name = "Top"
    obj.hier_sep = "/"
    obj.verilog_netlist_content = TEST_NETLIST
    obj.graph = nx.DiGraph()
    obj.reverse_graph = nx.DiGraph()
    obj.input_ports = {"IN1", "IN2"}
    obj.output_ports = {"OUT1", "OUT2"}
    return obj


def test_get_raw_verilog_netlist_data(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.get_raw_verilog_netlist_data() == TEST_NETLIST


@pytest.mark.parametrize(
    ("verilog_identifier", "expected_sdf_identifier"),
    [
        ("ordinary_instance", "ordinary_instance"),
        (r"\Q$_DFF_P_", r"Q\$_DFF_P_"),
        (r"\Q[0]$_DFF_P_", r"Q\[0\]\$_DFF_P_"),
    ],
)
def test_verilog_identifier_to_sdf(
    verilog_identifier: str,
    expected_sdf_identifier: str,
) -> None:
    """Convert Verilog identifiers to the spelling used by SDF.

    Parameters
    ----------
    verilog_identifier : str
        Identifier spelling from the structural Verilog netlist.
    expected_sdf_identifier : str
        Expected identifier spelling in the SDF timing graph.
    """
    assert (
        VerilogGateLevelTimingGraph.verilog_identifier_to_sdf(verilog_identifier)
        == expected_sdf_identifier
    )


def test_find_verilog_modules_regex_all(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.find_verilog_modules_regex(r".*") == ["LeafWrap", "Mid", "Top"]


def test_find_verilog_modules_regex_filtered(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.find_verilog_modules_regex(r"^L") == ["LeafWrap"]


def test_find_verilog_modules_regex_no_match(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.find_verilog_modules_regex(r"^XYZ$") == []


def test_find_instance_paths_by_regex_matches_recursive_paths(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    paths = vg.find_instance_paths_by_regex(r"u_")
    assert "u_mid" in paths
    assert "u_mid/u_leaf1" in paths
    assert "u_mid/u_leaf1/leafbuf" in paths
    assert "u_mid/u_nand1" in paths
    assert "u_leaf2" in paths
    assert "u_leaf2/leafbuf" in paths
    assert "u_buf0" in paths
    assert "u_buf1" in paths


def test_find_instance_paths_by_regex_with_filter(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    paths = vg.find_instance_paths_by_regex(r"u_", filter_regex=r"leaf")
    assert "u_mid/u_leaf1" in paths
    assert "u_mid/u_leaf1/leafbuf" in paths
    assert "u_leaf2" in paths
    assert "u_leaf2/leafbuf" in paths
    assert "u_buf0" not in paths


def test_find_instances_with_all_nets(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.find_instances_with_all_nets("Top", ["n_mid", "OUT1"]) == ["u_buf0"]


def test_find_instances_with_all_nets_no_match(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.find_instances_with_all_nets("Top", ["foo", "bar"]) == []


def test_find_instances_with_all_nets_missing_module(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    with pytest.raises(ValueError, match=r"Module 'Nope' not found in netlist content"):
        vg.find_instances_with_all_nets("Nope", ["A"])


def test_find_instances_paths_with_all_nets(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.find_instances_paths_with_all_nets("Top", ["n_mid", "OUT1"]) == ["u_buf0"]


def test_net_to_pin_paths_for_instance_leaf(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.net_to_pin_paths_for_instance("u_buf0") == {
        "n_mid": "u_buf0/A",
        "OUT1": "u_buf0/Y",
    }


def test_net_to_pin_paths_for_instance_nested(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.net_to_pin_paths_for_instance("u_mid/u_nand1") == {
        "n1": "u_mid/u_nand1/A",
        "B": "u_mid/u_nand1/B",
        "C": "u_mid/u_nand1/Y",
    }


def test_resolve_hier_pin_leaf_std_cell_returns_same_leaf(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.resolve_hier_pin("u_buf0/A") == ["u_buf0/A"]


def test_resolve_hier_pin_descends_into_submodule(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.resolve_hier_pin("u_leaf2/IN") == ["u_leaf2/leafbuf/A"]


def test_resolve_hier_pin_nested_submodule(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.resolve_hier_pin("u_mid/u_leaf1/IN") == ["u_mid/u_leaf1/leafbuf/A"]


def test_resolve_hier_pin_vector_module_port() -> None:
    """Indexed module ports resolve to the corresponding leaf-cell connection."""
    vector_netlist: str = r"""
module VectorLeaf (I, O);
    input [1:0] I;
    output [1:0] O;
    BUF input0 (.A(I[0]), .Y(O[0]));
    BUF input1 (.A(I[1]), .Y(O[1]));
endmodule

module VectorTop (IN, OUT);
    input [1:0] IN;
    output [1:0] OUT;
    VectorLeaf vector_leaf (.I(IN), .O(OUT));
endmodule
"""
    graph: VerilogGateLevelTimingGraph = VerilogGateLevelTimingGraph.__new__(
        VerilogGateLevelTimingGraph
    )
    graph.top_name = "VectorTop"
    graph.hier_sep = "/"
    graph.verilog_netlist_content = vector_netlist

    assert graph.resolve_hier_pin("vector_leaf/I[0]") == ["vector_leaf/input0/A"]
    assert graph.resolve_hier_pin("vector_leaf/I[1]") == ["vector_leaf/input1/A"]


@pytest.mark.parametrize(
    ("hier_pin_path", "expected_leaf_pin"),
    [
        ("direct_leaf/Q", r"direct_leaf/Q\$_DFF_P_/Q"),
        ("middle/registered_leaf/Q", r"middle/registered_leaf/Q\$_DFF_P_/Q"),
        ("indexed_leaf/Q", r"indexed_leaf/Q\[0\]\$_DFF_P_/Q"),
    ],
)
def test_resolve_hier_pin_escaped_instance_uses_sdf_path_name(
    hier_pin_path: str,
    expected_leaf_pin: str,
) -> None:
    """Resolve escaped leaf instances using the spelling present in the SDF graph.

    Parameters
    ----------
    hier_pin_path : str
        Hierarchical module pin to resolve.
    expected_leaf_pin : str
        Expected leaf pin using the SDF timing-graph identifier spelling.
    """
    graph: VerilogGateLevelTimingGraph = VerilogGateLevelTimingGraph.__new__(
        VerilogGateLevelTimingGraph
    )
    graph.top_name = "EscapedInstanceTop"
    graph.hier_sep = "/"
    graph.verilog_netlist_content = ESCAPED_INSTANCE_NETLIST
    graph.graph = nx.DiGraph()
    graph.graph.add_edge(expected_leaf_pin, "OUT", weight=1.0)

    resolved_leaf_pins: list[str] = graph.resolve_hier_pin(hier_pin_path)

    assert resolved_leaf_pins
    assert resolved_leaf_pins == [expected_leaf_pin]
    assert all(pin in graph.graph for pin in resolved_leaf_pins)
    assert graph.has_path(resolved_leaf_pins[0], "OUT")
    with pytest.warns(DeprecationWarning, match="query_timing_paths"):
        assert graph.single_delay(resolved_leaf_pins[0], "OUT") == 1.0


def test_resolve_hier_pin_missing_target_pin(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    with pytest.raises(KeyError):
        vg.resolve_hier_pin("u_buf0/ZZ")


def test_resolve_hier_pin_missing_instance(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    with pytest.raises(KeyError):
        vg.resolve_hier_pin("u_mid/nope/A")


def test_resolve_hier_pin_rejects_short_path(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    with pytest.raises(
        ValueError,
        match=r"Hierarchical pin path must be",
    ):
        vg.resolve_hier_pin("u_buf0")


def test_get_instance_pins_leaf(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.get_instance_pins("u_buf0") == ["A", "Y"]


def test_get_instance_pins_nested(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    assert vg.get_instance_pins("u_mid/u_nand1") == ["A", "B", "Y"]


def test_get_module_instance_nets_top(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    result = vg.get_module_instance_nets("Top")
    assert result["u_mid"] == ["IN1", "IN2", "n_top"]
    assert result["u_leaf2"] == ["n_top", "n_mid"]
    assert result["u_buf0"] == ["n_mid", "OUT1"]
    assert result["u_buf1"] == ["IN2", "OUT2"]


def test_get_module_instance_nets_missing_module(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    with pytest.raises(
        ValueError,
        match=r"Module 'Nope' not found in provided Verilog source",
    ):
        vg.get_module_instance_nets("Nope")


def test_net_to_pin_paths_for_instance_resolved(
    vg: VerilogGateLevelTimingGraph,
    monkeypatch: pytest.MonkeyPatch,
) -> None:
    monkeypatch.setattr(
        vg,
        "net_to_pin_paths_for_instance",
        lambda _path: {"N1": "u0/A", "N2": "u0/B"},
    )
    monkeypatch.setattr(
        vg,
        "resolve_hier_pin",
        lambda pin: [pin + "_leaf1", pin + "_leaf2"],
    )
    assert vg.net_to_pin_paths_for_instance_resolved("u0") == {
        "N1": ["u0/A_leaf1", "u0/A_leaf2"],
        "N2": ["u0/B_leaf1", "u0/B_leaf2"],
    }


def test_nearest_port_from_pin_rejects_invalid_num_ports(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    with pytest.raises(
        ValueError,
        match=r"num_ports must be at least 1",
    ):
        vg.nearest_port_from_pin("X", num_ports=0)


def test_nearest_port_from_pin_single_port(
    vg: VerilogGateLevelTimingGraph,
    monkeypatch: pytest.MonkeyPatch,
) -> None:
    def _path_to_nearest_target_sentinel(
        _pin: str, _targets: set[str], reverse: bool = False
    ) -> tuple[list[str], str]:
        _ = reverse
        return ["dummy"], "OUT1"

    monkeypatch.setattr(
        vg,
        "path_to_nearest_target_sentinel",
        _path_to_nearest_target_sentinel,
    )
    assert vg.nearest_port_from_pin("u_buf0/A", reverse=False, num_ports=1) == ["OUT1"]


def test_nearest_port_from_pin_single_port_none(
    vg: VerilogGateLevelTimingGraph,
    monkeypatch: pytest.MonkeyPatch,
) -> None:
    def _path_to_nearest_target_sentinel(
        _pin: str, _targets: set[str], reverse: bool = False
    ) -> tuple[list[str], None]:
        _ = reverse
        return [], None

    monkeypatch.setattr(
        vg,
        "path_to_nearest_target_sentinel",
        _path_to_nearest_target_sentinel,
    )
    assert vg.nearest_port_from_pin("u_buf0/A", num_ports=1) == []


def test_nearest_port_from_pin_multiple_forward(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    vg.graph.add_edges_from(
        [
            ("PIN", "N1"),
            ("N1", "OUT1"),
            ("PIN", "N2"),
            ("N2", "OUT2"),
        ]
    )
    vg.output_ports = {"OUT1", "OUT2"}
    assert vg.nearest_port_from_pin("PIN", reverse=False, num_ports=2) == [
        "OUT1",
        "OUT2",
    ]


def test_nearest_port_from_pin_multiple_reverse(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    vg.reverse_graph.add_edges_from(
        [
            ("PIN", "N1"),
            ("N1", "IN1"),
            ("PIN", "N2"),
            ("N2", "IN2"),
        ]
    )
    vg.input_ports = {"IN1", "IN2"}
    assert vg.nearest_port_from_pin("PIN", reverse=True, num_ports=2) == ["IN1", "IN2"]


def test_nearest_port_from_pin_multiple_no_ports(
    vg: VerilogGateLevelTimingGraph,
) -> None:
    vg.graph.add_edge("PIN", "N1")
    vg.output_ports = {"OUT1", "OUT2"}
    assert vg.nearest_port_from_pin("PIN", reverse=False, num_ports=2) == []


def test_nearest_ports_from_instance_pin_nets(
    vg: VerilogGateLevelTimingGraph,
    monkeypatch: pytest.MonkeyPatch,
) -> None:
    monkeypatch.setattr(
        vg,
        "net_to_pin_paths_for_instance_resolved",
        lambda _inst: {
            "N1": ["p1"],
            "N2": ["p2"],
            "N3": [],
        },
    )

    def fake_nearest(
        _pin: str,
        reverse: bool = False,
        num_ports: int = 1,
    ) -> list[str]:
        _ = (reverse, num_ports)
        if _pin == "p1":
            return ["OUT1", "OUT2"]
        if _pin == "p2":
            return ["OUT2"]
        return []

    monkeypatch.setattr(vg, "nearest_port_from_pin", fake_nearest)

    mapping, flat = vg.nearest_ports_from_instance_pin_nets(
        "u0", reverse=False, num_ports=2
    )

    assert mapping == {
        "N1": ["OUT1", "OUT2"],
        "N2": ["OUT2"],
    }
    assert flat == ["OUT1", "OUT2"]
