{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 20:26:08 2013 " "Info: Processing started: Tue Apr 30 20:26:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Voltimetro -c Voltimetro " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Voltimetro -c Voltimetro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "INT " "Info: Assuming node \"INT\" is an undefined clock" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 35 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reloj " "Info: Assuming node \"reloj\" is an undefined clock" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 16 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reloj" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "INT " "Info: No valid register-to-register data paths exist for clock \"INT\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reloj register \\obtencionFrecuenciaMuestreo:i\[1\] register \\obtencionFrecuenciaMuestreo:i\[29\] 39.37 MHz 25.4 ns Internal " "Info: Clock \"reloj\" has Internal fmax of 39.37 MHz between source register \"\\obtencionFrecuenciaMuestreo:i\[1\]\" and destination register \"\\obtencionFrecuenciaMuestreo:i\[29\]\" (period= 25.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.400 ns + Longest register register " "Info: + Longest register to register delay is 21.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\obtencionFrecuenciaMuestreo:i\[1\] 1 REG LC1_D2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D2; Fanout = 3; REG Node = '\\obtencionFrecuenciaMuestreo:i\[1\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { \obtencionFrecuenciaMuestreo:i[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 4.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 2 COMB LC3_D3 2 " "Info: 2: + IC(2.800 ns) + CELL(1.400 ns) = 4.200 ns; Loc. = LC3_D3; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { \obtencionFrecuenciaMuestreo:i[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.500 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 3 COMB LC4_D3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 4.500 ns; Loc. = LC4_D3; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.800 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 4 COMB LC5_D3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 4.800 ns; Loc. = LC5_D3; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 5 COMB LC6_D3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 5.100 ns; Loc. = LC6_D3; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.400 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 6 COMB LC7_D3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 5.400 ns; Loc. = LC7_D3; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.700 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 7 COMB LC8_D3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 5.700 ns; Loc. = LC8_D3; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 7.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 8 COMB LC1_D5 2 " "Info: 8: + IC(1.100 ns) + CELL(0.300 ns) = 7.100 ns; Loc. = LC1_D5; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.400 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT 9 COMB LC2_D5 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 7.400 ns; Loc. = LC2_D5; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.700 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT 10 COMB LC3_D5 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 7.700 ns; Loc. = LC3_D5; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.000 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT 11 COMB LC4_D5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 8.000 ns; Loc. = LC4_D5; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.300 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT 12 COMB LC5_D5 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 8.300 ns; Loc. = LC5_D5; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.600 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT 13 COMB LC6_D5 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 8.600 ns; Loc. = LC6_D5; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.900 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT 14 COMB LC7_D5 2 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 8.900 ns; Loc. = LC7_D5; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT 15 COMB LC8_D5 2 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 9.200 ns; Loc. = LC8_D5; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 10.600 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT 16 COMB LC1_D7 2 " "Info: 16: + IC(1.100 ns) + CELL(0.300 ns) = 10.600 ns; Loc. = LC1_D7; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.900 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT 17 COMB LC2_D7 2 " "Info: 17: + IC(0.000 ns) + CELL(0.300 ns) = 10.900 ns; Loc. = LC2_D7; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT 18 COMB LC3_D7 2 " "Info: 18: + IC(0.000 ns) + CELL(0.300 ns) = 11.200 ns; Loc. = LC3_D7; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.500 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT 19 COMB LC4_D7 2 " "Info: 19: + IC(0.000 ns) + CELL(0.300 ns) = 11.500 ns; Loc. = LC4_D7; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.800 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT 20 COMB LC5_D7 2 " "Info: 20: + IC(0.000 ns) + CELL(0.300 ns) = 11.800 ns; Loc. = LC5_D7; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT 21 COMB LC6_D7 2 " "Info: 21: + IC(0.000 ns) + CELL(0.300 ns) = 12.100 ns; Loc. = LC6_D7; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.400 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT 22 COMB LC7_D7 2 " "Info: 22: + IC(0.000 ns) + CELL(0.300 ns) = 12.400 ns; Loc. = LC7_D7; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.700 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT 23 COMB LC8_D7 2 " "Info: 23: + IC(0.000 ns) + CELL(0.300 ns) = 12.700 ns; Loc. = LC8_D7; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 14.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT 24 COMB LC1_D9 2 " "Info: 24: + IC(1.100 ns) + CELL(0.300 ns) = 14.100 ns; Loc. = LC1_D9; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 14.400 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT 25 COMB LC2_D9 2 " "Info: 25: + IC(0.000 ns) + CELL(0.300 ns) = 14.400 ns; Loc. = LC2_D9; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 14.700 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT 26 COMB LC3_D9 2 " "Info: 26: + IC(0.000 ns) + CELL(0.300 ns) = 14.700 ns; Loc. = LC3_D9; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 15.000 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~COUT 27 COMB LC4_D9 2 " "Info: 27: + IC(0.000 ns) + CELL(0.300 ns) = 15.000 ns; Loc. = LC4_D9; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 15.300 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~COUT 28 COMB LC5_D9 2 " "Info: 28: + IC(0.000 ns) + CELL(0.300 ns) = 15.300 ns; Loc. = LC5_D9; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 15.600 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~COUT 29 COMB LC6_D9 1 " "Info: 29: + IC(0.000 ns) + CELL(0.300 ns) = 15.600 ns; Loc. = LC6_D9; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 16.800 ns lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[29\] 30 COMB LC7_D9 1 " "Info: 30: + IC(0.000 ns) + CELL(1.200 ns) = 16.800 ns; Loc. = LC7_D9; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[29\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[29] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.700 ns) 21.400 ns \\obtencionFrecuenciaMuestreo:i\[29\] 31 REG LC5_D14 2 " "Info: 31: + IC(2.900 ns) + CELL(1.700 ns) = 21.400 ns; Loc. = LC5_D14; Fanout = 2; REG Node = '\\obtencionFrecuenciaMuestreo:i\[29\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { lpm_add_sub:Add0|addcore:adder|unreg_res_node[29] \obtencionFrecuenciaMuestreo:i[29] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.400 ns ( 57.94 % ) " "Info: Total cell delay = 12.400 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.000 ns ( 42.06 % ) " "Info: Total interconnect delay = 9.000 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.400 ns" { \obtencionFrecuenciaMuestreo:i[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[29] \obtencionFrecuenciaMuestreo:i[29] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "21.400 ns" { \obtencionFrecuenciaMuestreo:i[1] {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT {} lpm_add_sub:Add0|addcore:adder|unreg_res_node[29] {} \obtencionFrecuenciaMuestreo:i[29] {} } { 0.000ns 2.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.900ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"reloj\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 32 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 32; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns \\obtencionFrecuenciaMuestreo:i\[29\] 2 REG LC5_D14 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_D14; Fanout = 2; REG Node = '\\obtencionFrecuenciaMuestreo:i\[29\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { reloj \obtencionFrecuenciaMuestreo:i[29] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[29] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[29] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"reloj\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 32 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 32; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns \\obtencionFrecuenciaMuestreo:i\[1\] 2 REG LC1_D2 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_D2; Fanout = 3; REG Node = '\\obtencionFrecuenciaMuestreo:i\[1\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { reloj \obtencionFrecuenciaMuestreo:i[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[1] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[29] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[29] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[1] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "21.400 ns" { \obtencionFrecuenciaMuestreo:i[1] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[29] \obtencionFrecuenciaMuestreo:i[29] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "21.400 ns" { \obtencionFrecuenciaMuestreo:i[1] {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT {} lpm_add_sub:Add0|addcore:adder|unreg_res_node[29] {} \obtencionFrecuenciaMuestreo:i[29] {} } { 0.000ns 2.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.900ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[29] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[29] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[1] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "voltaje\[0\] D\[0\] INT 2.600 ns register " "Info: tsu for register \"voltaje\[0\]\" (data pin = \"D\[0\]\", clock pin = \"INT\") is 2.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.100 ns + Longest pin register " "Info: + Longest pin to register delay is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns D\[0\] 1 PIN PIN_129 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_129; Fanout = 1; PIN Node = 'D\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.000 ns) 17.100 ns voltaje\[0\] 2 REG LC7_I38 6 " "Info: 2: + IC(4.800 ns) + CELL(2.000 ns) = 17.100 ns; Loc. = LC7_I38; Fanout = 6; REG Node = 'voltaje\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { D[0] voltaje[0] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 71.93 % ) " "Info: Total cell delay = 12.300 ns ( 71.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 28.07 % ) " "Info: Total interconnect delay = 4.800 ns ( 28.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { D[0] voltaje[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { D[0] {} D[0]~out {} voltaje[0] {} } { 0.000ns 0.000ns 4.800ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INT destination 17.100 ns - Shortest register " "Info: - Shortest clock path from clock \"INT\" to destination register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INT 1 CLK PIN_119 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 3; CLK Node = 'INT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(0.000 ns) 17.100 ns voltaje\[0\] 2 REG LC7_I38 6 " "Info: 2: + IC(6.800 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC7_I38; Fanout = 6; REG Node = 'voltaje\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { INT voltaje[0] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 60.23 % ) " "Info: Total cell delay = 10.300 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 39.77 % ) " "Info: Total interconnect delay = 6.800 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { INT voltaje[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { INT {} INT~out {} voltaje[0] {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { D[0] voltaje[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { D[0] {} D[0]~out {} voltaje[0] {} } { 0.000ns 0.000ns 4.800ns } { 0.000ns 10.300ns 2.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { INT voltaje[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { INT {} INT~out {} voltaje[0] {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INT decimalesDisplay\[6\] voltaje\[2\] 52.300 ns register " "Info: tco from clock \"INT\" to destination pin \"decimalesDisplay\[6\]\" through register \"voltaje\[2\]\" is 52.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INT source 17.800 ns + Longest register " "Info: + Longest clock path from clock \"INT\" to source register is 17.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INT 1 CLK PIN_119 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 3; CLK Node = 'INT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(0.000 ns) 17.800 ns voltaje\[2\] 2 REG LC2_I48 8 " "Info: 2: + IC(7.500 ns) + CELL(0.000 ns) = 17.800 ns; Loc. = LC2_I48; Fanout = 8; REG Node = 'voltaje\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { INT voltaje[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 57.87 % ) " "Info: Total cell delay = 10.300 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 42.13 % ) " "Info: Total interconnect delay = 7.500 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { INT voltaje[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { INT {} INT~out {} voltaje[2] {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.100 ns + Longest register pin " "Info: + Longest register to pin delay is 33.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns voltaje\[2\] 1 REG LC2_I48 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_I48; Fanout = 8; REG Node = 'voltaje\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { voltaje[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.700 ns) 6.100 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[7\]~162 2 COMB LC1_I37 1 " "Info: 2: + IC(3.400 ns) + CELL(2.700 ns) = 6.100 ns; Loc. = LC1_I37; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[7\]~162'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { voltaje[2] lpm_mult:Mult0|multcore:mult_core|romout[0][7]~162 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 10.300 ns lpm_divide:Div0\|lpm_divide_v1m:auto_generated\|sign_div_unsign_kkh:divider\|alt_u_div_2le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~COUT 3 COMB LC5_I40 2 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 10.300 ns; Loc. = LC5_I40; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_v1m:auto_generated\|sign_div_unsign_kkh:divider\|alt_u_div_2le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][7]~162 lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 11.500 ns lpm_divide:Div0\|lpm_divide_v1m:auto_generated\|sign_div_unsign_kkh:divider\|alt_u_div_2le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\] 4 COMB LC6_I40 1 " "Info: 4: + IC(0.000 ns) + CELL(1.200 ns) = 11.500 ns; Loc. = LC6_I40; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_v1m:auto_generated\|sign_div_unsign_kkh:divider\|alt_u_div_2le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7] } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.400 ns) 13.400 ns lpm_divide:Div0\|lpm_divide_v1m:auto_generated\|sign_div_unsign_kkh:divider\|alt_u_div_2le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~COUT 5 COMB LC8_I40 1 " "Info: 5: + IC(0.500 ns) + CELL(1.400 ns) = 13.400 ns; Loc. = LC8_I40; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_v1m:auto_generated\|sign_div_unsign_kkh:divider\|alt_u_div_2le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7] lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 15.700 ns lpm_divide:Div0\|lpm_divide_v1m:auto_generated\|sign_div_unsign_kkh:divider\|alt_u_div_2le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~27 6 COMB LC1_I42 5 " "Info: 6: + IC(1.100 ns) + CELL(1.200 ns) = 15.700 ns; Loc. = LC1_I42; Fanout = 5; COMB Node = 'lpm_divide:Div0\|lpm_divide_v1m:auto_generated\|sign_div_unsign_kkh:divider\|alt_u_div_2le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~27'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~COUT lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~27 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.400 ns) 24.200 ns codificador7Segmentos:mostrarDecimalesDisplay\|Mux3~2 7 COMB LC7_C51 1 " "Info: 7: + IC(6.100 ns) + CELL(2.400 ns) = 24.200 ns; Loc. = LC7_C51; Fanout = 1; COMB Node = 'codificador7Segmentos:mostrarDecimalesDisplay\|Mux3~2'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~27 codificador7Segmentos:mostrarDecimalesDisplay|Mux3~2 } "NODE_NAME" } } { "codificador7Segmentos.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/codificador7Segmentos.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(5.000 ns) 33.100 ns decimalesDisplay\[6\] 8 PIN PIN_17 0 " "Info: 8: + IC(3.900 ns) + CELL(5.000 ns) = 33.100 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'decimalesDisplay\[6\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { codificador7Segmentos:mostrarDecimalesDisplay|Mux3~2 decimalesDisplay[6] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.300 ns ( 46.22 % ) " "Info: Total cell delay = 15.300 ns ( 46.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.800 ns ( 53.78 % ) " "Info: Total interconnect delay = 17.800 ns ( 53.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "33.100 ns" { voltaje[2] lpm_mult:Mult0|multcore:mult_core|romout[0][7]~162 lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7] lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~COUT lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~27 codificador7Segmentos:mostrarDecimalesDisplay|Mux3~2 decimalesDisplay[6] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "33.100 ns" { voltaje[2] {} lpm_mult:Mult0|multcore:mult_core|romout[0][7]~162 {} lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7] {} lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~COUT {} lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~27 {} codificador7Segmentos:mostrarDecimalesDisplay|Mux3~2 {} decimalesDisplay[6] {} } { 0.000ns 3.400ns 2.800ns 0.000ns 0.500ns 1.100ns 6.100ns 3.900ns } { 0.000ns 2.700ns 1.400ns 1.200ns 1.400ns 1.200ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { INT voltaje[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { INT {} INT~out {} voltaje[2] {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "33.100 ns" { voltaje[2] lpm_mult:Mult0|multcore:mult_core|romout[0][7]~162 lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7] lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~COUT lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~27 codificador7Segmentos:mostrarDecimalesDisplay|Mux3~2 decimalesDisplay[6] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "33.100 ns" { voltaje[2] {} lpm_mult:Mult0|multcore:mult_core|romout[0][7]~162 {} lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7] {} lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~COUT {} lpm_divide:Div0|lpm_divide_v1m:auto_generated|sign_div_unsign_kkh:divider|alt_u_div_2le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~27 {} codificador7Segmentos:mostrarDecimalesDisplay|Mux3~2 {} decimalesDisplay[6] {} } { 0.000ns 3.400ns 2.800ns 0.000ns 0.500ns 1.100ns 6.100ns 3.900ns } { 0.000ns 2.700ns 1.400ns 1.200ns 1.400ns 1.200ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "voltaje\[2\] D\[2\] INT 3.600 ns register " "Info: th for register \"voltaje\[2\]\" (data pin = \"D\[2\]\", clock pin = \"INT\") is 3.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INT destination 17.800 ns + Longest register " "Info: + Longest clock path from clock \"INT\" to destination register is 17.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INT 1 CLK PIN_119 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 3; CLK Node = 'INT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(0.000 ns) 17.800 ns voltaje\[2\] 2 REG LC2_I48 8 " "Info: 2: + IC(7.500 ns) + CELL(0.000 ns) = 17.800 ns; Loc. = LC2_I48; Fanout = 8; REG Node = 'voltaje\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { INT voltaje[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 57.87 % ) " "Info: Total cell delay = 10.300 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 42.13 % ) " "Info: Total interconnect delay = 7.500 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { INT voltaje[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { INT {} INT~out {} voltaje[2] {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 17.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns D\[2\] 1 PIN PIN_127 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_127; Fanout = 1; PIN Node = 'D\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(1.700 ns) 17.300 ns voltaje\[2\] 2 REG LC2_I48 8 " "Info: 2: + IC(5.300 ns) + CELL(1.700 ns) = 17.300 ns; Loc. = LC2_I48; Fanout = 8; REG Node = 'voltaje\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { D[2] voltaje[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 69.36 % ) " "Info: Total cell delay = 12.000 ns ( 69.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 30.64 % ) " "Info: Total interconnect delay = 5.300 ns ( 30.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { D[2] voltaje[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { D[2] {} D[2]~out {} voltaje[2] {} } { 0.000ns 0.000ns 5.300ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { INT voltaje[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { INT {} INT~out {} voltaje[2] {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { D[2] voltaje[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { D[2] {} D[2]~out {} voltaje[2] {} } { 0.000ns 0.000ns 5.300ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 20:26:09 2013 " "Info: Processing ended: Tue Apr 30 20:26:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
