# RISC-V AXI Accelerator

**RISC-V AXI Accelerator** is an ASIC-oriented hardware design project that integrates a **RV32 RISC-V processor** with specialized **AXI4/AXI4-Lite accelerators** for computationally intensive tasks such as **matrix inversion** and **convolutional neural networks (CNNs)**.

This project explores the co-design of digital hardware and software to create a scalable and efficient hardware acceleration framework for mathematical and AI workloads, following an end-to-end development flow â€” from high-level modeling to RTL implementation and FPGA prototyping.

---

## ğŸ”§ Architecture Overview

The architecture is composed of the following main modules:

- **RV32 RISC-V Core** â€” a 32-bit custom RISC-V processor serving as the system controller and host interface.
- **AXI4/AXI4-Lite Interconnect** â€” handles communication between the RISC-V core and hardware accelerators, supporting high-throughput data transfer and lightweight control registers.
- **Matrix Inversion Accelerator** â€” a dedicated hardware unit optimized for real-time matrix inversion using parallel arithmetic pipelines and reduced latency datapaths.
- **CNN Accelerator** â€” a modular processing engine for convolutional layers, supporting configurable kernel sizes, stride, and activation functions.
- **Functional Control Unit** â€” manages synchronization, cost evaluation, and scheduling between compute units.
- **Memory Subsystem** â€” AXI-compatible RAM and buffer modules designed for high-speed data access and low-power operation.

---

## ğŸ§  Development Flow

The design process follows a progressive abstraction methodology:

1. **Algorithmic Modeling (Python)**  
   - Functional validation of matrix inversion and CNN kernels.  
   - Floating-point and fixed-point arithmetic analysis.  

2. **Software-Level Simulation (C/C++)**  
   - Algorithm refinement for hardware translation.  
   - Integration testing using RISC-V toolchains (xPack, GCC, RARS, Ripes).  

3. **RTL Design (Verilog)**  
   - Implementation of arithmetic datapaths, AXI interfaces, and control logic.  
   - Verification through behavioral and gate-level simulation (Cadence Xcelium).  

4. **Synthesis and Prototyping**  
   - Logic synthesis using **Cadence Genus** and **Lattice Diamond**.  
   - FPGA-level verification and timing analysis using **Vivado**.  

---

## âš™ï¸ Tools and Environments

| Category | Tools |
|-----------|-------|
| **EDA / Simulation** | Cadence Xcelium, Cadence Genus, Lattice Diamond, Vivado |
| **RISC-V Toolchains** | xPack GCC, RARS, Ripes |
| **Languages** | Verilog (RTL), Python (modeling), C/C++ (software co-simulation) |
| **Prototyping** | Lattice FPGA boards for hardware validation |

---

## ğŸ“ Design Objectives

- Develop a **fully synthesizable ASIC prototype** integrating RV32 core and accelerators.  
- Implement **hardware-level AXI4 communication** with minimal latency overhead.  
- Achieve **parallel computation** for matrix inversion and CNN layers.  
- Support **scalable architectures** for future expansion (FFT, DSP, ML kernels).  
- Enable **hardware/software co-design** and RISC-V integration testing via open toolchains.

---

# Project Structure: `riscv-axi-accelerator`

This project contains a RISC-V accelerator with specialized processing units, including matrix inversion and CNN modules, AXI interfaces, verification tools, supporting software, and FPGA/synthesis flows.

riscv-axi-accelerator/
â”‚
â”œâ”€â”€ rtl/ # Register Transfer Level (RTL) code
â”‚ â”œâ”€â”€ core/ # RV32 core (RISC-V processor)
â”‚ â”œâ”€â”€ axi/ # AXI4 and AXI4-Lite interfaces
â”‚ â”œâ”€â”€ matrix_accel/ # Matrix inversion accelerator unit
â”‚ â”œâ”€â”€ cnn_accel/ # Convolutional Neural Network (CNN) accelerator unit
â”‚ â””â”€â”€ top/ # Top-level module including interconnects and integration
â”‚
â”œâ”€â”€ tb/ # Testbenches and simulation
â”‚ â”œâ”€â”€ unit_tests/ # Unit tests for individual modules
â”‚ â”œâ”€â”€ integration_tb/ # Integration tests between modules
â”‚ â””â”€â”€ waveforms/ # Simulation waveform files (VCD/FSDB)
â”‚
â”œâ”€â”€ software/ # Software support for the processor
â”‚ â”œâ”€â”€ src/ # Source code for applications and drivers
â”‚ â”œâ”€â”€ include/ # Header files and definitions
â”‚ â”œâ”€â”€ build/ # Compiled binaries and intermediate files
â”‚ â””â”€â”€ Makefile # Build automation script
â”‚
â”œâ”€â”€ python_ref/ # Python reference models
â”‚ â”œâ”€â”€ matrix_inversion_model.py # Matrix inversion reference model
â”‚ â”œâ”€â”€ cnn_reference.py # CNN reference model for verification
â”‚ â””â”€â”€ validation.ipynb # Notebook comparing RTL vs Python results
â”‚
â”œâ”€â”€ synthesis/ # Synthesis and post-synthesis flow
â”‚ â”œâ”€â”€ reports/ # Synthesis, timing, and power analysis reports
â”‚ â”œâ”€â”€ netlists/ # Netlists generated by Genus or other tools
â”‚ â””â”€â”€ scripts/ # Automation scripts for synthesis and post-synthesis
â”‚
â”œâ”€â”€ fpga/ # FPGA implementation
â”‚ â”œâ”€â”€ lattice/ # Projects and files for Lattice FPGAs
â”‚ â”œâ”€â”€ vivado/ # Vivado (Xilinx) projects and constraints
â”‚ â””â”€â”€ constraints/ # Pin and clock constraint files
â”‚
â”œâ”€â”€ docs/ # Project documentation
â”‚ â”œâ”€â”€ architecture.md # Architecture and workflow description
â”‚ â”œâ”€â”€ block_diagram.drawio # Editable block diagram
â”‚ â””â”€â”€ flowchart.svg # Operational and integration flowcharts
â”‚


## ğŸ“Š Expected Outcomes

- High-performance hardware accelerator for AI and numerical computation.  
- Open-source RTL modules ready for SoC integration.  
- Reference designs for educational and research use in **RISC-V based hardware acceleration**.  

---

**Keywords:** ASIC Design Â· RISC-V Â· AXI4 Â· Hardware Accelerator Â· CNN Â· Matrix Inversion Â· Verilog Â· SoC Â· FPGA Prototyping Â· Hardware/Software Co-Design
