

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_30_3'
================================================================
* Date:           Sun Dec 11 17:47:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.848 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.890 us|  0.890 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_3  |       87|       87|        74|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      132|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     4566|     3476|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      119|    -|
|Register             |        -|     -|      197|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4763|     3727|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+------+------+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |sdiv_32ns_32ns_32_36_1_U16  |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |srem_32ns_5ns_3_36_1_U17    |srem_32ns_5ns_3_36_1    |        0|   0|  2283|  1738|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |Total                       |                        |        0|   0|  4566|  3476|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_146_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln31_fu_259_p2      |         +|   0|  0|  39|          32|           1|
    |addr_cmp_fu_238_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln30_fu_140_p2     |      icmp|   0|  0|   9|           4|           5|
    |or_ln31_1_fu_185_p2     |        or|   0|  0|   3|           3|           2|
    |or_ln31_2_fu_195_p2     |        or|   0|  0|   3|           3|           2|
    |or_ln31_fu_169_p2       |        or|   0|  0|   3|           3|           1|
    |reuse_select_fu_252_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 132|         115|         110|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  14|          3|    1|          3|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_countingSort_counter3_1  |   9|          2|    4|          8|
    |count_address0                            |  14|          3|    3|          9|
    |countingSort_counter3_fu_58               |   9|          2|    4|          8|
    |reuse_addr_reg_fu_50                      |   9|          2|   64|        128|
    |reuse_reg_fu_54                           |   9|          2|   32|         64|
    |vla1_address0                             |  14|          3|    3|          9|
    |vla1_address1                             |  14|          3|    3|          9|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 119|         26|  117|        244|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_352                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |count_addr_reg_347                 |   3|   0|    3|          0|
    |countingSort_counter3_fu_58        |   4|   0|    4|          0|
    |icmp_ln30_reg_297                  |   1|   0|    1|          0|
    |reuse_addr_reg_fu_50               |  64|   0|   64|          0|
    |reuse_reg_fu_54                    |  32|   0|   32|          0|
    |shl_ln2_reg_301                    |   1|   0|    3|          2|
    |vla1_load_7_reg_322                |   8|   0|    8|          0|
    |vla1_load_reg_317                  |   8|   0|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 197|   0|  199|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_30_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_30_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_30_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_30_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_30_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_30_3|  return value|
|vla1_address0   |  out|    3|   ap_memory|                            vla1|         array|
|vla1_ce0        |  out|    1|   ap_memory|                            vla1|         array|
|vla1_q0         |   in|    8|   ap_memory|                            vla1|         array|
|vla1_address1   |  out|    3|   ap_memory|                            vla1|         array|
|vla1_ce1        |  out|    1|   ap_memory|                            vla1|         array|
|vla1_q1         |   in|    8|   ap_memory|                            vla1|         array|
|place_1         |   in|   32|     ap_none|                         place_1|        scalar|
|count_address0  |  out|    3|   ap_memory|                           count|         array|
|count_ce0       |  out|    1|   ap_memory|                           count|         array|
|count_we0       |  out|    1|   ap_memory|                           count|         array|
|count_d0        |  out|   32|   ap_memory|                           count|         array|
|count_q0        |   in|   32|   ap_memory|                           count|         array|
+----------------+-----+-----+------------+--------------------------------+--------------+

