

================================================================
== Vitis HLS Report for 'conv1_Loop_CHeight_proc20'
================================================================
* Date:           Tue Feb 27 23:52:31 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.931 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14403|    14403|  0.144 ms|  0.144 ms|  14403|  14403|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHeight_CWidth  |    14401|    14401|        18|         16|          1|   900|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.56>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V = alloca i32 1"   --->   Operation 21 'alloca' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V_4750 = alloca i32 1"   --->   Operation 22 'alloca' 'r_V_4750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_4754 = alloca i32 1"   --->   Operation 23 'alloca' 'r_V_4754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_4756 = alloca i32 1"   --->   Operation 24 'alloca' 'r_V_4756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_V_4760 = alloca i32 1"   --->   Operation 25 'alloca' 'r_V_4760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_V_4762 = alloca i32 1"   --->   Operation 26 'alloca' 'r_V_4762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pool_col = alloca i32 1"   --->   Operation 27 'alloca' 'pool_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pool_row = alloca i32 1"   --->   Operation 28 'alloca' 'pool_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r_V_6857 = alloca i32 1"   --->   Operation 30 'alloca' 'r_V_6857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_6858 = alloca i32 1"   --->   Operation 31 'alloca' 'r_V_6858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_6859 = alloca i32 1"   --->   Operation 32 'alloca' 'r_V_6859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_6860 = alloca i32 1"   --->   Operation 33 'alloca' 'r_V_6860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_6861 = alloca i32 1"   --->   Operation 34 'alloca' 'r_V_6861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_6862 = alloca i32 1"   --->   Operation 35 'alloca' 'r_V_6862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_6863 = alloca i32 1"   --->   Operation 36 'alloca' 'r_V_6863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_6864 = alloca i32 1"   --->   Operation 37 'alloca' 'r_V_6864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%r_V_6865 = alloca i32 1"   --->   Operation 38 'alloca' 'r_V_6865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_6866 = alloca i32 1"   --->   Operation 39 'alloca' 'r_V_6866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%r_V_6867 = alloca i32 1"   --->   Operation 40 'alloca' 'r_V_6867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_6868 = alloca i32 1"   --->   Operation 41 'alloca' 'r_V_6868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_6869 = alloca i32 1"   --->   Operation 42 'alloca' 'r_V_6869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_6870 = alloca i32 1"   --->   Operation 43 'alloca' 'r_V_6870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_6871 = alloca i32 1"   --->   Operation 44 'alloca' 'r_V_6871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%r_V_6872 = alloca i32 1"   --->   Operation 45 'alloca' 'r_V_6872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%r_V_6873 = alloca i32 1"   --->   Operation 46 'alloca' 'r_V_6873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%r_V_6874 = alloca i32 1"   --->   Operation 47 'alloca' 'r_V_6874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%r_V_6875 = alloca i32 1"   --->   Operation 48 'alloca' 'r_V_6875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_6876 = alloca i32 1"   --->   Operation 49 'alloca' 'r_V_6876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_6877 = alloca i32 1"   --->   Operation 50 'alloca' 'r_V_6877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%r_V_6878 = alloca i32 1"   --->   Operation 51 'alloca' 'r_V_6878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_6879 = alloca i32 1"   --->   Operation 52 'alloca' 'r_V_6879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_6880 = alloca i32 1"   --->   Operation 53 'alloca' 'r_V_6880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_6881 = alloca i32 1"   --->   Operation 54 'alloca' 'r_V_6881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%r_V_6882 = alloca i32 1"   --->   Operation 55 'alloca' 'r_V_6882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_6883 = alloca i32 1"   --->   Operation 56 'alloca' 'r_V_6883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_6884 = alloca i32 1"   --->   Operation 57 'alloca' 'r_V_6884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_6885 = alloca i32 1"   --->   Operation 58 'alloca' 'r_V_6885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_6886 = alloca i32 1"   --->   Operation 59 'alloca' 'r_V_6886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_6887 = alloca i32 1"   --->   Operation 60 'alloca' 'r_V_6887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_6888 = alloca i32 1"   --->   Operation 61 'alloca' 'r_V_6888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_6889 = alloca i32 1"   --->   Operation 62 'alloca' 'r_V_6889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%r_V_6890 = alloca i32 1"   --->   Operation 63 'alloca' 'r_V_6890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_6891 = alloca i32 1"   --->   Operation 64 'alloca' 'r_V_6891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_6892 = alloca i32 1"   --->   Operation 65 'alloca' 'r_V_6892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_6893 = alloca i32 1"   --->   Operation 66 'alloca' 'r_V_6893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_6894 = alloca i32 1"   --->   Operation 67 'alloca' 'r_V_6894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_6895 = alloca i32 1"   --->   Operation 68 'alloca' 'r_V_6895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%r_V_6896 = alloca i32 1"   --->   Operation 69 'alloca' 'r_V_6896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%r_V_6897 = alloca i32 1"   --->   Operation 70 'alloca' 'r_V_6897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%r_V_6898 = alloca i32 1"   --->   Operation 71 'alloca' 'r_V_6898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_6899 = alloca i32 1"   --->   Operation 72 'alloca' 'r_V_6899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_6900 = alloca i32 1"   --->   Operation 73 'alloca' 'r_V_6900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%r_V_6901 = alloca i32 1"   --->   Operation 74 'alloca' 'r_V_6901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_6902 = alloca i32 1"   --->   Operation 75 'alloca' 'r_V_6902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_6903 = alloca i32 1"   --->   Operation 76 'alloca' 'r_V_6903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_6904 = alloca i32 1"   --->   Operation 77 'alloca' 'r_V_6904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%r_V_6905 = alloca i32 1"   --->   Operation 78 'alloca' 'r_V_6905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_6906 = alloca i32 1"   --->   Operation 79 'alloca' 'r_V_6906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_6907 = alloca i32 1"   --->   Operation 80 'alloca' 'r_V_6907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%r_V_6908 = alloca i32 1"   --->   Operation 81 'alloca' 'r_V_6908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_6909 = alloca i32 1"   --->   Operation 82 'alloca' 'r_V_6909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_6910 = alloca i32 1"   --->   Operation 83 'alloca' 'r_V_6910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_6911 = alloca i32 1"   --->   Operation 84 'alloca' 'r_V_6911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_6912 = alloca i32 1"   --->   Operation 85 'alloca' 'r_V_6912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_6913 = alloca i32 1"   --->   Operation 86 'alloca' 'r_V_6913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_6914 = alloca i32 1"   --->   Operation 87 'alloca' 'r_V_6914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_6915 = alloca i32 1"   --->   Operation 88 'alloca' 'r_V_6915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_6916 = alloca i32 1"   --->   Operation 89 'alloca' 'r_V_6916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %full_in_float14, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_out16, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %pool_row"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %pool_col"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i.i.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [AutoEncoder.cpp:49]   --->   Operation 96 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.91ns)   --->   "%icmp_ln49 = icmp_eq  i10 %indvar_flatten_load, i10 900" [AutoEncoder.cpp:49]   --->   Operation 97 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln49 = add i10 %indvar_flatten_load, i10 1" [AutoEncoder.cpp:49]   --->   Operation 98 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.cond.cleanup5.i.i.i, void %_Z7sp_convI8ap_fixedILi32ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiiiiPT_S5_S5_RN3hls6streamIS4_Li0EEES5_S9_.exit.exitStub" [AutoEncoder.cpp:49]   --->   Operation 99 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%pool_col_load = load i5 %pool_col" [AutoEncoder.cpp:50]   --->   Operation 100 'load' 'pool_col_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%pool_row_load = load i5 %pool_row"   --->   Operation 101 'load' 'pool_row_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHeight_CWidth_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900"   --->   Operation 103 'speclooptripcount' 'empty' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.75ns)   --->   "%icmp_ln50 = icmp_eq  i5 %pool_col_load, i5 30" [AutoEncoder.cpp:50]   --->   Operation 104 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.41ns)   --->   "%select_ln49 = select i1 %icmp_ln50, i5 0, i5 %pool_col_load" [AutoEncoder.cpp:49]   --->   Operation 105 'select' 'select_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.78ns)   --->   "%add_ln49_7 = add i5 %pool_row_load, i5 1" [AutoEncoder.cpp:49]   --->   Operation 106 'add' 'add_ln49_7' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.75ns)   --->   "%cmp16_i_i_i_mid1 = icmp_eq  i5 %add_ln49_7, i5 0" [AutoEncoder.cpp:49]   --->   Operation 107 'icmp' 'cmp16_i_i_i_mid1' <Predicate = (!icmp_ln49)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.75ns)   --->   "%cmp16_i_i_i8 = icmp_eq  i5 %pool_row_load, i5 0"   --->   Operation 108 'icmp' 'cmp16_i_i_i8' <Predicate = (!icmp_ln49)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_10)   --->   "%select_ln49_22 = select i1 %icmp_ln50, i1 %cmp16_i_i_i_mid1, i1 %cmp16_i_i_i8" [AutoEncoder.cpp:49]   --->   Operation 109 'select' 'select_ln49_22' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3884 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln49_7, i32 1, i32 4" [AutoEncoder.cpp:49]   --->   Operation 110 'partselect' 'tmp_3884' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.72ns)   --->   "%icmp = icmp_ne  i4 %tmp_3884, i4 0" [AutoEncoder.cpp:49]   --->   Operation 111 'icmp' 'icmp' <Predicate = (!icmp_ln49)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3892 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %pool_row_load, i32 1, i32 4"   --->   Operation 112 'partselect' 'tmp_3892' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.72ns)   --->   "%icmp57 = icmp_ne  i4 %tmp_3892, i4 0"   --->   Operation 113 'icmp' 'icmp57' <Predicate = (!icmp_ln49)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.17ns)   --->   "%select_ln49_23 = select i1 %icmp_ln50, i1 %icmp, i1 %icmp57" [AutoEncoder.cpp:49]   --->   Operation 114 'select' 'select_ln49_23' <Predicate = (!icmp_ln49)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.75ns)   --->   "%cmp19_i_i_i_mid1 = icmp_eq  i5 %add_ln49_7, i5 29" [AutoEncoder.cpp:49]   --->   Operation 115 'icmp' 'cmp19_i_i_i_mid1' <Predicate = (!icmp_ln49)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.75ns)   --->   "%cmp19_i_i_i6 = icmp_eq  i5 %pool_row_load, i5 29"   --->   Operation 116 'icmp' 'cmp19_i_i_i6' <Predicate = (!icmp_ln49)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_10)   --->   "%select_ln49_24 = select i1 %icmp_ln50, i1 %cmp19_i_i_i_mid1, i1 %cmp19_i_i_i6" [AutoEncoder.cpp:49]   --->   Operation 117 'select' 'select_ln49_24' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.41ns)   --->   "%select_ln49_25 = select i1 %icmp_ln50, i5 %add_ln49_7, i5 %pool_row_load" [AutoEncoder.cpp:49]   --->   Operation 118 'select' 'select_ln49_25' <Predicate = (!icmp_ln49)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [AutoEncoder.cpp:51]   --->   Operation 119 'specpipeline' 'specpipeline_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [AutoEncoder.cpp:50]   --->   Operation 120 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.75ns)   --->   "%cmp17_i_i_i = icmp_eq  i5 %select_ln49, i5 0" [AutoEncoder.cpp:49]   --->   Operation 121 'icmp' 'cmp17_i_i_i' <Predicate = (!icmp_ln49)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.75ns)   --->   "%cmp22_i_i_i = icmp_eq  i5 %select_ln49, i5 29" [AutoEncoder.cpp:49]   --->   Operation 122 'icmp' 'cmp22_i_i_i' <Predicate = (!icmp_ln49)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3900 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln49, i32 1, i32 4" [AutoEncoder.cpp:49]   --->   Operation 123 'partselect' 'tmp_3900' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.72ns)   --->   "%icmp60 = icmp_ne  i4 %tmp_3900, i4 0" [AutoEncoder.cpp:49]   --->   Operation 124 'icmp' 'icmp60' <Predicate = (!icmp_ln49)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln58_10 = or i1 %select_ln49_22, i1 %select_ln49_24" [AutoEncoder.cpp:58]   --->   Operation 125 'or' 'or_ln58_10' <Predicate = (!icmp_ln49)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_11)   --->   "%or_ln58 = or i1 %or_ln58_10, i1 %cmp22_i_i_i" [AutoEncoder.cpp:58]   --->   Operation 126 'or' 'or_ln58' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln58_11 = or i1 %or_ln58, i1 %cmp17_i_i_i" [AutoEncoder.cpp:58]   --->   Operation 127 'or' 'or_ln58_11' <Predicate = (!icmp_ln49)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%br_ln58 = br i1 %or_ln58_11, void %if.else.i.i.i, void %if.end.i.i.i_ifconv" [AutoEncoder.cpp:58]   --->   Operation 128 'br' 'br_ln58' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%r_V_load = load i32 %r_V"   --->   Operation 129 'load' 'r_V_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_4750_load = load i32 %r_V_4750"   --->   Operation 130 'load' 'r_V_4750_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%r_V_4754_load = load i32 %r_V_4754"   --->   Operation 131 'load' 'r_V_4754_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_4756_load = load i32 %r_V_4756"   --->   Operation 132 'load' 'r_V_4756_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_4760_load = load i32 %r_V_4760"   --->   Operation 133 'load' 'r_V_4760_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%r_V_4762_load = load i32 %r_V_4762"   --->   Operation 134 'load' 'r_V_4762_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%r_V_6857_load = load i32 %r_V_6857" [AutoEncoder.cpp:92]   --->   Operation 135 'load' 'r_V_6857_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%r_V_6858_load = load i32 %r_V_6858" [AutoEncoder.cpp:92]   --->   Operation 136 'load' 'r_V_6858_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%r_V_6859_load = load i32 %r_V_6859" [AutoEncoder.cpp:92]   --->   Operation 137 'load' 'r_V_6859_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%r_V_6860_load = load i32 %r_V_6860" [AutoEncoder.cpp:92]   --->   Operation 138 'load' 'r_V_6860_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%r_V_6861_load = load i32 %r_V_6861" [AutoEncoder.cpp:92]   --->   Operation 139 'load' 'r_V_6861_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_6862_load = load i32 %r_V_6862" [AutoEncoder.cpp:92]   --->   Operation 140 'load' 'r_V_6862_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%r_V_6863_load = load i32 %r_V_6863" [AutoEncoder.cpp:92]   --->   Operation 141 'load' 'r_V_6863_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%r_V_6864_load = load i32 %r_V_6864" [AutoEncoder.cpp:92]   --->   Operation 142 'load' 'r_V_6864_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%r_V_6865_load = load i32 %r_V_6865" [AutoEncoder.cpp:92]   --->   Operation 143 'load' 'r_V_6865_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%r_V_6866_load = load i32 %r_V_6866" [AutoEncoder.cpp:92]   --->   Operation 144 'load' 'r_V_6866_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%r_V_6867_load = load i32 %r_V_6867" [AutoEncoder.cpp:92]   --->   Operation 145 'load' 'r_V_6867_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_6868_load = load i32 %r_V_6868" [AutoEncoder.cpp:92]   --->   Operation 146 'load' 'r_V_6868_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%r_V_6869_load = load i32 %r_V_6869" [AutoEncoder.cpp:92]   --->   Operation 147 'load' 'r_V_6869_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%r_V_6870_load = load i32 %r_V_6870" [AutoEncoder.cpp:92]   --->   Operation 148 'load' 'r_V_6870_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%r_V_6871_load = load i32 %r_V_6871" [AutoEncoder.cpp:92]   --->   Operation 149 'load' 'r_V_6871_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%r_V_6872_load = load i32 %r_V_6872" [AutoEncoder.cpp:92]   --->   Operation 150 'load' 'r_V_6872_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%r_V_6873_load = load i32 %r_V_6873" [AutoEncoder.cpp:92]   --->   Operation 151 'load' 'r_V_6873_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%r_V_6874_load = load i32 %r_V_6874" [AutoEncoder.cpp:92]   --->   Operation 152 'load' 'r_V_6874_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%r_V_6875_load = load i32 %r_V_6875" [AutoEncoder.cpp:92]   --->   Operation 153 'load' 'r_V_6875_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%r_V_6876_load = load i32 %r_V_6876" [AutoEncoder.cpp:92]   --->   Operation 154 'load' 'r_V_6876_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%r_V_6877_load = load i32 %r_V_6877" [AutoEncoder.cpp:92]   --->   Operation 155 'load' 'r_V_6877_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%r_V_6878_load = load i32 %r_V_6878" [AutoEncoder.cpp:92]   --->   Operation 156 'load' 'r_V_6878_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%r_V_6879_load = load i32 %r_V_6879" [AutoEncoder.cpp:92]   --->   Operation 157 'load' 'r_V_6879_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%r_V_6880_load = load i32 %r_V_6880" [AutoEncoder.cpp:92]   --->   Operation 158 'load' 'r_V_6880_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%r_V_6881_load = load i32 %r_V_6881" [AutoEncoder.cpp:92]   --->   Operation 159 'load' 'r_V_6881_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%r_V_6882_load = load i32 %r_V_6882" [AutoEncoder.cpp:92]   --->   Operation 160 'load' 'r_V_6882_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_6883_load = load i32 %r_V_6883" [AutoEncoder.cpp:92]   --->   Operation 161 'load' 'r_V_6883_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%r_V_6884_load = load i32 %r_V_6884" [AutoEncoder.cpp:92]   --->   Operation 162 'load' 'r_V_6884_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%r_V_6885_load = load i32 %r_V_6885" [AutoEncoder.cpp:92]   --->   Operation 163 'load' 'r_V_6885_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%r_V_6886_load = load i32 %r_V_6886" [AutoEncoder.cpp:92]   --->   Operation 164 'load' 'r_V_6886_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%r_V_6887_load = load i32 %r_V_6887" [AutoEncoder.cpp:70]   --->   Operation 165 'load' 'r_V_6887_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%r_V_6888_load = load i32 %r_V_6888" [AutoEncoder.cpp:70]   --->   Operation 166 'load' 'r_V_6888_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%r_V_6889_load = load i32 %r_V_6889" [AutoEncoder.cpp:70]   --->   Operation 167 'load' 'r_V_6889_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%r_V_6890_load = load i32 %r_V_6890" [AutoEncoder.cpp:70]   --->   Operation 168 'load' 'r_V_6890_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%r_V_6891_load = load i32 %r_V_6891" [AutoEncoder.cpp:70]   --->   Operation 169 'load' 'r_V_6891_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%r_V_6892_load = load i32 %r_V_6892" [AutoEncoder.cpp:70]   --->   Operation 170 'load' 'r_V_6892_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%r_V_6893_load = load i32 %r_V_6893" [AutoEncoder.cpp:70]   --->   Operation 171 'load' 'r_V_6893_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%r_V_6894_load = load i32 %r_V_6894" [AutoEncoder.cpp:70]   --->   Operation 172 'load' 'r_V_6894_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%r_V_6895_load = load i32 %r_V_6895" [AutoEncoder.cpp:70]   --->   Operation 173 'load' 'r_V_6895_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%r_V_6896_load = load i32 %r_V_6896" [AutoEncoder.cpp:70]   --->   Operation 174 'load' 'r_V_6896_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%r_V_6897_load = load i32 %r_V_6897" [AutoEncoder.cpp:70]   --->   Operation 175 'load' 'r_V_6897_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%r_V_6898_load = load i32 %r_V_6898" [AutoEncoder.cpp:70]   --->   Operation 176 'load' 'r_V_6898_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%r_V_6899_load = load i32 %r_V_6899" [AutoEncoder.cpp:70]   --->   Operation 177 'load' 'r_V_6899_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%r_V_6900_load = load i32 %r_V_6900" [AutoEncoder.cpp:70]   --->   Operation 178 'load' 'r_V_6900_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%r_V_6901_load = load i32 %r_V_6901" [AutoEncoder.cpp:70]   --->   Operation 179 'load' 'r_V_6901_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%r_V_6902_load = load i32 %r_V_6902" [AutoEncoder.cpp:70]   --->   Operation 180 'load' 'r_V_6902_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%r_V_6903_load = load i32 %r_V_6903" [AutoEncoder.cpp:70]   --->   Operation 181 'load' 'r_V_6903_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%r_V_6904_load = load i32 %r_V_6904" [AutoEncoder.cpp:70]   --->   Operation 182 'load' 'r_V_6904_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%r_V_6905_load = load i32 %r_V_6905" [AutoEncoder.cpp:70]   --->   Operation 183 'load' 'r_V_6905_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%r_V_6906_load = load i32 %r_V_6906" [AutoEncoder.cpp:70]   --->   Operation 184 'load' 'r_V_6906_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%r_V_6907_load = load i32 %r_V_6907" [AutoEncoder.cpp:70]   --->   Operation 185 'load' 'r_V_6907_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%r_V_6908_load = load i32 %r_V_6908" [AutoEncoder.cpp:70]   --->   Operation 186 'load' 'r_V_6908_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%r_V_6909_load = load i32 %r_V_6909" [AutoEncoder.cpp:70]   --->   Operation 187 'load' 'r_V_6909_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%r_V_6910_load = load i32 %r_V_6910" [AutoEncoder.cpp:70]   --->   Operation 188 'load' 'r_V_6910_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%r_V_6911_load = load i32 %r_V_6911" [AutoEncoder.cpp:70]   --->   Operation 189 'load' 'r_V_6911_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%r_V_6912_load = load i32 %r_V_6912" [AutoEncoder.cpp:70]   --->   Operation 190 'load' 'r_V_6912_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%r_V_6913_load = load i32 %r_V_6913" [AutoEncoder.cpp:70]   --->   Operation 191 'load' 'r_V_6913_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%r_V_6914_load = load i32 %r_V_6914" [AutoEncoder.cpp:70]   --->   Operation 192 'load' 'r_V_6914_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%r_V_6915_load = load i32 %r_V_6915" [AutoEncoder.cpp:70]   --->   Operation 193 'load' 'r_V_6915_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%r_V_6916_load = load i32 %r_V_6916" [AutoEncoder.cpp:70]   --->   Operation 194 'load' 'r_V_6916_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.88ns)   --->   "%r_V_6922 = mux i32 @_ssdm_op_Mux.ap_auto.30i32.i5, i32 %r_V_6857_load, i32 %r_V_6858_load, i32 %r_V_6859_load, i32 %r_V_6860_load, i32 %r_V_6861_load, i32 %r_V_6862_load, i32 %r_V_6863_load, i32 %r_V_6864_load, i32 %r_V_6865_load, i32 %r_V_6866_load, i32 %r_V_6867_load, i32 %r_V_6868_load, i32 %r_V_6869_load, i32 %r_V_6870_load, i32 %r_V_6871_load, i32 %r_V_6872_load, i32 %r_V_6873_load, i32 %r_V_6874_load, i32 %r_V_6875_load, i32 %r_V_6876_load, i32 %r_V_6877_load, i32 %r_V_6878_load, i32 %r_V_6879_load, i32 %r_V_6880_load, i32 %r_V_6881_load, i32 %r_V_6882_load, i32 %r_V_6883_load, i32 %r_V_6884_load, i32 %r_V_6885_load, i32 %r_V_6886_load, i5 %select_ln49" [AutoEncoder.cpp:92]   --->   Operation 195 'mux' 'r_V_6922' <Predicate = (!icmp_ln49)> <Delay = 0.88> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.88ns)   --->   "%r_V_77 = mux i32 @_ssdm_op_Mux.ap_auto.30i32.i5, i32 %r_V_6887_load, i32 %r_V_6888_load, i32 %r_V_6889_load, i32 %r_V_6890_load, i32 %r_V_6891_load, i32 %r_V_6892_load, i32 %r_V_6893_load, i32 %r_V_6894_load, i32 %r_V_6895_load, i32 %r_V_6896_load, i32 %r_V_6897_load, i32 %r_V_6898_load, i32 %r_V_6899_load, i32 %r_V_6900_load, i32 %r_V_6901_load, i32 %r_V_6902_load, i32 %r_V_6903_load, i32 %r_V_6904_load, i32 %r_V_6905_load, i32 %r_V_6906_load, i32 %r_V_6907_load, i32 %r_V_6908_load, i32 %r_V_6909_load, i32 %r_V_6910_load, i32 %r_V_6911_load, i32 %r_V_6912_load, i32 %r_V_6913_load, i32 %r_V_6914_load, i32 %r_V_6915_load, i32 %r_V_6916_load, i5 %select_ln49" [AutoEncoder.cpp:70]   --->   Operation 196 'mux' 'r_V_77' <Predicate = (!icmp_ln49)> <Delay = 0.88> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1316_2080 = sext i32 %r_V_load"   --->   Operation 197 'sext' 'sext_ln1316_2080' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1316_2081 = sext i32 %r_V_load"   --->   Operation 198 'sext' 'sext_ln1316_2081' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (3.42ns)   --->   "%r_V_6917 = mul i56 %sext_ln1316_2081, i56 72057594027052939"   --->   Operation 199 'mul' 'r_V_6917' <Predicate = (!icmp_ln49)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%lhs_V = partselect i30 @_ssdm_op_PartSelect.i30.i56.i32.i32, i56 %r_V_6917, i32 26, i32 55"   --->   Operation 200 'partselect' 'lhs_V' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1316_2085 = sext i32 %r_V_4750_load"   --->   Operation 201 'sext' 'sext_ln1316_2085' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (3.42ns)   --->   "%r_V_6918 = mul i56 %sext_ln1316_2085, i56 72057594021551508"   --->   Operation 202 'mul' 'r_V_6918' <Predicate = (!icmp_ln49)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1316_2138 = sext i56 %r_V_6918"   --->   Operation 203 'sext' 'sext_ln1316_2138' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%lhs_V_4585 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i30.i26, i30 %lhs_V, i26 0"   --->   Operation 204 'bitconcatenate' 'lhs_V_4585' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i56 %lhs_V_4585"   --->   Operation 205 'sext' 'sext_ln1393' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.09ns)   --->   "%ret_V = add i57 %sext_ln1393, i57 %sext_ln1316_2138"   --->   Operation 206 'add' 'ret_V' <Predicate = (!icmp_ln49)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i57.i32.i32, i57 %ret_V, i32 26, i32 56"   --->   Operation 207 'partselect' 'tmp' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_3924 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i31.i26, i31 %tmp, i26 0"   --->   Operation 208 'bitconcatenate' 'tmp_3924' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%lhs_V_4586 = sext i57 %tmp_3924"   --->   Operation 209 'sext' 'lhs_V_4586' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1316_2089 = sext i32 %r_V_77"   --->   Operation 210 'sext' 'sext_ln1316_2089' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (3.42ns)   --->   "%r_V_6919 = mul i55 %sext_ln1316_2089, i55 4356815"   --->   Operation 211 'mul' 'r_V_6919' <Predicate = (!icmp_ln49)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i55 %r_V_6919"   --->   Operation 212 'sext' 'sext_ln859' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (1.09ns)   --->   "%ret_V_4122 = add i58 %lhs_V_4586, i58 %sext_ln859"   --->   Operation 213 'add' 'ret_V_4122' <Predicate = (!icmp_ln49)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4122, i32 26, i32 57"   --->   Operation 214 'partselect' 'tmp_s' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1316_2094 = sext i32 %r_V_4754_load"   --->   Operation 215 'sext' 'sext_ln1316_2094' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (3.42ns)   --->   "%r_V_6920 = mul i56 %sext_ln1316_2094, i56 72057594024146359"   --->   Operation 216 'mul' 'r_V_6920' <Predicate = (!icmp_ln49)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1316_2098 = sext i32 %r_V_4756_load"   --->   Operation 217 'sext' 'sext_ln1316_2098' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (3.42ns)   --->   "%r_V_6921 = mul i51 %sext_ln1316_2098, i51 235040"   --->   Operation 218 'mul' 'r_V_6921' <Predicate = (!icmp_ln49)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1316_2103 = sext i32 %r_V_6922"   --->   Operation 219 'sext' 'sext_ln1316_2103' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (3.42ns)   --->   "%r_V_6923 = mul i56 %sext_ln1316_2103, i56 16563046"   --->   Operation 220 'mul' 'r_V_6923' <Predicate = (!icmp_ln49)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1316_2109 = sext i32 %r_V_4760_load"   --->   Operation 221 'sext' 'sext_ln1316_2109' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (3.42ns)   --->   "%r_V_6924 = mul i53 %sext_ln1316_2109, i53 9007199253309176"   --->   Operation 222 'mul' 'r_V_6924' <Predicate = (!icmp_ln49)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1316_2112 = sext i32 %r_V_4762_load"   --->   Operation 223 'sext' 'sext_ln1316_2112' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (3.42ns)   --->   "%r_V_6925 = mul i56 %sext_ln1316_2112, i56 14979782"   --->   Operation 224 'mul' 'r_V_6925' <Predicate = (!icmp_ln49)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (3.42ns)   --->   "%r_V_6928 = mul i55 %sext_ln1316_2080, i55 7412755"   --->   Operation 225 'mul' 'r_V_6928' <Predicate = (!icmp_ln49)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%lhs_V_4593 = partselect i29 @_ssdm_op_PartSelect.i29.i55.i32.i32, i55 %r_V_6928, i32 26, i32 54"   --->   Operation 226 'partselect' 'lhs_V_4593' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.44ns)   --->   "%r_V_5308 = select i1 %select_ln49_23, i32 %r_V_4762_load, i32 %r_V_4760_load" [AutoEncoder.cpp:49]   --->   Operation 227 'select' 'r_V_5308' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.44ns)   --->   "%r_V_5309 = select i1 %select_ln49_23, i32 %r_V_6922, i32 %r_V_4756_load" [AutoEncoder.cpp:49]   --->   Operation 228 'select' 'r_V_5309' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.44ns)   --->   "%r_V_5310 = select i1 %select_ln49_23, i32 %r_V_4756_load, i32 %r_V_4754_load" [AutoEncoder.cpp:49]   --->   Operation 229 'select' 'r_V_5310' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.44ns)   --->   "%r_V_5311 = select i1 %select_ln49_23, i32 %r_V_77, i32 %r_V_4750_load" [AutoEncoder.cpp:49]   --->   Operation 230 'select' 'r_V_5311' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.44ns)   --->   "%r_V_5312 = select i1 %select_ln49_23, i32 %r_V_4750_load, i32 %r_V_load" [AutoEncoder.cpp:49]   --->   Operation 231 'select' 'r_V_5312' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.28ns)   --->   "%sel_tmp = and i1 %select_ln49_23, i1 %icmp60" [AutoEncoder.cpp:49]   --->   Operation 232 'and' 'sel_tmp' <Predicate = (!icmp_ln49)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.44ns)   --->   "%switch_ln92 = switch i5 %select_ln49, void %arrayidx163.i19.0.0.0179.case.29.i.i, i5 0, void %if.end.i.i.i_ifconv.arrayidx163.i19.0.0.0179.exit.i.i_crit_edge, i5 1, void %arrayidx163.i19.0.0.0179.case.1.i.i, i5 2, void %arrayidx163.i19.0.0.0179.case.2.i.i, i5 3, void %arrayidx163.i19.0.0.0179.case.3.i.i, i5 4, void %arrayidx163.i19.0.0.0179.case.4.i.i, i5 5, void %arrayidx163.i19.0.0.0179.case.5.i.i, i5 6, void %arrayidx163.i19.0.0.0179.case.6.i.i, i5 7, void %arrayidx163.i19.0.0.0179.case.7.i.i, i5 8, void %arrayidx163.i19.0.0.0179.case.8.i.i, i5 9, void %arrayidx163.i19.0.0.0179.case.9.i.i, i5 10, void %arrayidx163.i19.0.0.0179.case.10.i.i, i5 11, void %arrayidx163.i19.0.0.0179.case.11.i.i, i5 12, void %arrayidx163.i19.0.0.0179.case.12.i.i, i5 13, void %arrayidx163.i19.0.0.0179.case.13.i.i, i5 14, void %arrayidx163.i19.0.0.0179.case.14.i.i, i5 15, void %arrayidx163.i19.0.0.0179.case.15.i.i, i5 16, void %arrayidx163.i19.0.0.0179.case.16.i.i, i5 17, void %arrayidx163.i19.0.0.0179.case.17.i.i, i5 18, void %arrayidx163.i19.0.0.0179.case.18.i.i, i5 19, void %arrayidx163.i19.0.0.0179.case.19.i.i, i5 20, void %arrayidx163.i19.0.0.0179.case.20.i.i, i5 21, void %arrayidx163.i19.0.0.0179.case.21.i.i, i5 22, void %arrayidx163.i19.0.0.0179.case.22.i.i, i5 23, void %arrayidx163.i19.0.0.0179.case.23.i.i, i5 24, void %arrayidx163.i19.0.0.0179.case.24.i.i, i5 25, void %arrayidx163.i19.0.0.0179.case.25.i.i, i5 26, void %arrayidx163.i19.0.0.0179.case.26.i.i, i5 27, void %arrayidx163.i19.0.0.0179.case.27.i.i, i5 28, void %arrayidx163.i19.0.0.0179.case.28.i.i" [AutoEncoder.cpp:92]   --->   Operation 233 'switch' 'switch_ln92' <Predicate = (!icmp_ln49)> <Delay = 0.44>
ST_1 : Operation 234 [1/1] (0.78ns)   --->   "%add_ln50 = add i5 %select_ln49, i5 1" [AutoEncoder.cpp:50]   --->   Operation 234 'add' 'add_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.42ns)   --->   "%store_ln50 = store i10 %add_ln49, i10 %indvar_flatten" [AutoEncoder.cpp:50]   --->   Operation 235 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 236 [1/1] (0.42ns)   --->   "%store_ln50 = store i5 %select_ln49_25, i5 %pool_row" [AutoEncoder.cpp:50]   --->   Operation 236 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 237 [1/1] (0.42ns)   --->   "%store_ln50 = store i5 %add_ln50, i5 %pool_col" [AutoEncoder.cpp:50]   --->   Operation 237 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %r_V_5308, i32 %r_V_4760" [AutoEncoder.cpp:50]   --->   Operation 238 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %r_V_5309, i32 %r_V_4756" [AutoEncoder.cpp:50]   --->   Operation 239 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %r_V_5310, i32 %r_V_4754" [AutoEncoder.cpp:50]   --->   Operation 240 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %r_V_5311, i32 %r_V_4750" [AutoEncoder.cpp:50]   --->   Operation 241 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %r_V_5312, i32 %r_V" [AutoEncoder.cpp:50]   --->   Operation 242 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 243 [1/1] (1.83ns)   --->   "%tmp_3995 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %full_in_float14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 243 'read' 'tmp_3995' <Predicate = (!icmp_ln49 & !or_ln58_11)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 244 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end.i.i.i_ifconv"   --->   Operation 244 'br' 'br_ln0' <Predicate = (!icmp_ln49 & !or_ln58_11)> <Delay = 0.42>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%in_val_643 = phi i32 %tmp_3995, void %if.else.i.i.i, i32 0, void %for.cond.cleanup5.i.i.i"   --->   Operation 245 'phi' 'in_val_643' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1316_2084 = sext i32 %r_V_4750_load"   --->   Operation 246 'sext' 'sext_ln1316_2084' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1316_2088 = sext i32 %r_V_77"   --->   Operation 247 'sext' 'sext_ln1316_2088' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%lhs_V_4587 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_s, i26 0"   --->   Operation 248 'bitconcatenate' 'lhs_V_4587' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1316_2093 = sext i32 %r_V_4754_load"   --->   Operation 249 'sext' 'sext_ln1316_2093' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln859_3972 = sext i56 %r_V_6920"   --->   Operation 250 'sext' 'sext_ln859_3972' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (1.09ns)   --->   "%ret_V_4123 = add i58 %lhs_V_4587, i58 %sext_ln859_3972"   --->   Operation 251 'add' 'ret_V_4123' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_3686 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4123, i32 26, i32 57"   --->   Operation 252 'partselect' 'tmp_3686' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%lhs_V_4588 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3686, i26 0"   --->   Operation 253 'bitconcatenate' 'lhs_V_4588' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1316_2097 = sext i32 %r_V_4756_load"   --->   Operation 254 'sext' 'sext_ln1316_2097' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln859_3973 = sext i51 %r_V_6921"   --->   Operation 255 'sext' 'sext_ln859_3973' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (1.09ns)   --->   "%ret_V_4124 = add i58 %lhs_V_4588, i58 %sext_ln859_3973"   --->   Operation 256 'add' 'ret_V_4124' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_3687 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4124, i32 26, i32 57"   --->   Operation 257 'partselect' 'tmp_3687' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%lhs_V_4589 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3687, i26 0"   --->   Operation 258 'bitconcatenate' 'lhs_V_4589' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln859_3974 = sext i56 %r_V_6923"   --->   Operation 259 'sext' 'sext_ln859_3974' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.09ns)   --->   "%ret_V_4125 = add i58 %lhs_V_4589, i58 %sext_ln859_3974"   --->   Operation 260 'add' 'ret_V_4125' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_3688 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4125, i32 26, i32 57"   --->   Operation 261 'partselect' 'tmp_3688' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%lhs_V_4590 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3688, i26 0"   --->   Operation 262 'bitconcatenate' 'lhs_V_4590' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1316_2108 = sext i32 %r_V_4760_load"   --->   Operation 263 'sext' 'sext_ln1316_2108' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln859_3975 = sext i53 %r_V_6924"   --->   Operation 264 'sext' 'sext_ln859_3975' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (1.09ns)   --->   "%ret_V_4126 = add i58 %lhs_V_4590, i58 %sext_ln859_3975"   --->   Operation 265 'add' 'ret_V_4126' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_3689 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4126, i32 26, i32 57"   --->   Operation 266 'partselect' 'tmp_3689' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%lhs_V_4591 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3689, i26 0"   --->   Operation 267 'bitconcatenate' 'lhs_V_4591' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1316_2111 = sext i32 %r_V_4762_load"   --->   Operation 268 'sext' 'sext_ln1316_2111' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln859_3976 = sext i56 %r_V_6925"   --->   Operation 269 'sext' 'sext_ln859_3976' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (1.09ns)   --->   "%ret_V_4127 = add i58 %lhs_V_4591, i58 %sext_ln859_3976"   --->   Operation 270 'add' 'ret_V_4127' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_3690 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4127, i32 26, i32 57"   --->   Operation 271 'partselect' 'tmp_3690' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%lhs_V_4592 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3690, i26 0"   --->   Operation 272 'bitconcatenate' 'lhs_V_4592' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1316_2117 = sext i32 %in_val_643"   --->   Operation 273 'sext' 'sext_ln1316_2117' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (3.42ns)   --->   "%r_V_6927 = mul i56 %sext_ln1316_2117, i56 10964493"   --->   Operation 274 'mul' 'r_V_6927' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln859_3977 = sext i56 %r_V_6927"   --->   Operation 275 'sext' 'sext_ln859_3977' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.09ns)   --->   "%ret_V_4128 = add i58 %lhs_V_4592, i58 %sext_ln859_3977"   --->   Operation 276 'add' 'ret_V_4128' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4128, i32 26, i32 57"   --->   Operation 277 'partselect' 'trunc_ln' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (3.42ns)   --->   "%r_V_6929 = mul i54 %sext_ln1316_2084, i54 18014398507001651"   --->   Operation 278 'mul' 'r_V_6929' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1316_2139 = sext i54 %r_V_6929"   --->   Operation 279 'sext' 'sext_ln1316_2139' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%lhs_V_4594 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i29.i26, i29 %lhs_V_4593, i26 0"   --->   Operation 280 'bitconcatenate' 'lhs_V_4594' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1393_40 = sext i55 %lhs_V_4594"   --->   Operation 281 'sext' 'sext_ln1393_40' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (1.09ns)   --->   "%ret_V_4129 = add i56 %sext_ln1393_40, i56 %sext_ln1316_2139"   --->   Operation 282 'add' 'ret_V_4129' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_3940 = partselect i30 @_ssdm_op_PartSelect.i30.i56.i32.i32, i56 %ret_V_4129, i32 26, i32 55"   --->   Operation 283 'partselect' 'tmp_3940' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_3964 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i30.i26, i30 %tmp_3940, i26 0"   --->   Operation 284 'bitconcatenate' 'tmp_3964' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%lhs_V_4595 = sext i56 %tmp_3964"   --->   Operation 285 'sext' 'lhs_V_4595' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (3.42ns)   --->   "%r_V_6930 = mul i57 %sext_ln1316_2088, i57 144115188053089800"   --->   Operation 286 'mul' 'r_V_6930' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln859_3978 = sext i57 %r_V_6930"   --->   Operation 287 'sext' 'sext_ln859_3978' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (1.09ns)   --->   "%ret_V_4130 = add i58 %lhs_V_4595, i58 %sext_ln859_3978"   --->   Operation 288 'add' 'ret_V_4130' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_3692 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4130, i32 26, i32 57"   --->   Operation 289 'partselect' 'tmp_3692' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%lhs_V_4596 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3692, i26 0"   --->   Operation 290 'bitconcatenate' 'lhs_V_4596' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (3.42ns)   --->   "%r_V_6931 = mul i57 %sext_ln1316_2093, i57 21994767"   --->   Operation 291 'mul' 'r_V_6931' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln859_3979 = sext i57 %r_V_6931"   --->   Operation 292 'sext' 'sext_ln859_3979' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.09ns)   --->   "%ret_V_4131 = add i58 %lhs_V_4596, i58 %sext_ln859_3979"   --->   Operation 293 'add' 'ret_V_4131' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_3693 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4131, i32 26, i32 57"   --->   Operation 294 'partselect' 'tmp_3693' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (3.42ns)   --->   "%r_V_6932 = mul i55 %sext_ln1316_2097, i55 36028797012398238"   --->   Operation 295 'mul' 'r_V_6932' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (3.42ns)   --->   "%r_V_6933 = mul i56 %sext_ln1316_2103, i56 72057594028780746"   --->   Operation 296 'mul' 'r_V_6933' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (3.42ns)   --->   "%r_V_6934 = mul i56 %sext_ln1316_2108, i56 9109800"   --->   Operation 297 'mul' 'r_V_6934' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (3.42ns)   --->   "%r_V_6935 = mul i57 %sext_ln1316_2111, i57 17368810"   --->   Operation 298 'mul' 'r_V_6935' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (3.42ns)   --->   "%r_V_6937 = mul i56 %sext_ln1316_2081, i56 13833127"   --->   Operation 299 'mul' 'r_V_6937' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%lhs_V_4602 = partselect i30 @_ssdm_op_PartSelect.i30.i56.i32.i32, i56 %r_V_6937, i32 26, i32 55"   --->   Operation 300 'partselect' 'lhs_V_4602' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.44ns)   --->   "%r_V_5307 = select i1 %select_ln49_23, i32 %in_val_643, i32 %r_V_4762_load" [AutoEncoder.cpp:49]   --->   Operation 301 'select' 'r_V_5307' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6915" [AutoEncoder.cpp:92]   --->   Operation 302 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 28)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6885" [AutoEncoder.cpp:92]   --->   Operation 303 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 28)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 304 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 28)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6914" [AutoEncoder.cpp:92]   --->   Operation 305 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 27)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6884" [AutoEncoder.cpp:92]   --->   Operation 306 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 27)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 307 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 27)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6913" [AutoEncoder.cpp:92]   --->   Operation 308 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 26)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6883" [AutoEncoder.cpp:92]   --->   Operation 309 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 26)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 310 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 26)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6912" [AutoEncoder.cpp:92]   --->   Operation 311 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 25)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6882" [AutoEncoder.cpp:92]   --->   Operation 312 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 25)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 313 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 25)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6911" [AutoEncoder.cpp:92]   --->   Operation 314 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 24)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6881" [AutoEncoder.cpp:92]   --->   Operation 315 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 24)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 316 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 24)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6910" [AutoEncoder.cpp:92]   --->   Operation 317 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 23)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6880" [AutoEncoder.cpp:92]   --->   Operation 318 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 23)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 319 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 23)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6909" [AutoEncoder.cpp:92]   --->   Operation 320 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 22)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6879" [AutoEncoder.cpp:92]   --->   Operation 321 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 22)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 322 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 22)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6908" [AutoEncoder.cpp:92]   --->   Operation 323 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 21)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6878" [AutoEncoder.cpp:92]   --->   Operation 324 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 21)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 325 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 21)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6907" [AutoEncoder.cpp:92]   --->   Operation 326 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 20)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6877" [AutoEncoder.cpp:92]   --->   Operation 327 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 20)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 328 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 20)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6906" [AutoEncoder.cpp:92]   --->   Operation 329 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 19)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6876" [AutoEncoder.cpp:92]   --->   Operation 330 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 19)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 331 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 19)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6905" [AutoEncoder.cpp:92]   --->   Operation 332 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 18)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6875" [AutoEncoder.cpp:92]   --->   Operation 333 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 18)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 334 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 18)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6904" [AutoEncoder.cpp:92]   --->   Operation 335 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 17)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6874" [AutoEncoder.cpp:92]   --->   Operation 336 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 17)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 337 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 17)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6903" [AutoEncoder.cpp:92]   --->   Operation 338 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 16)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6873" [AutoEncoder.cpp:92]   --->   Operation 339 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 16)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 340 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 16)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6902" [AutoEncoder.cpp:92]   --->   Operation 341 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 15)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6872" [AutoEncoder.cpp:92]   --->   Operation 342 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 15)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 343 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 15)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6901" [AutoEncoder.cpp:92]   --->   Operation 344 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 14)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6871" [AutoEncoder.cpp:92]   --->   Operation 345 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 14)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 346 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 14)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6900" [AutoEncoder.cpp:92]   --->   Operation 347 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 13)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6870" [AutoEncoder.cpp:92]   --->   Operation 348 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 13)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 349 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 13)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6899" [AutoEncoder.cpp:92]   --->   Operation 350 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 12)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6869" [AutoEncoder.cpp:92]   --->   Operation 351 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 12)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 352 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 12)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6898" [AutoEncoder.cpp:92]   --->   Operation 353 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 11)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6868" [AutoEncoder.cpp:92]   --->   Operation 354 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 11)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 11)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6897" [AutoEncoder.cpp:92]   --->   Operation 356 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 10)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6867" [AutoEncoder.cpp:92]   --->   Operation 357 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 10)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 358 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 10)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6896" [AutoEncoder.cpp:92]   --->   Operation 359 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 9)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6866" [AutoEncoder.cpp:92]   --->   Operation 360 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 9)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 361 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 9)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6895" [AutoEncoder.cpp:92]   --->   Operation 362 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 8)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6865" [AutoEncoder.cpp:92]   --->   Operation 363 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 8)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 364 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 8)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6894" [AutoEncoder.cpp:92]   --->   Operation 365 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 7)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6864" [AutoEncoder.cpp:92]   --->   Operation 366 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 7)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 367 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 7)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6893" [AutoEncoder.cpp:92]   --->   Operation 368 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 6)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6863" [AutoEncoder.cpp:92]   --->   Operation 369 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 6)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 370 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 6)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6892" [AutoEncoder.cpp:92]   --->   Operation 371 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 5)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6862" [AutoEncoder.cpp:92]   --->   Operation 372 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 5)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 373 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 5)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6891" [AutoEncoder.cpp:92]   --->   Operation 374 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 4)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6861" [AutoEncoder.cpp:92]   --->   Operation 375 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 4)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 376 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 4)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6890" [AutoEncoder.cpp:92]   --->   Operation 377 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 3)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6860" [AutoEncoder.cpp:92]   --->   Operation 378 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 3)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 379 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 3)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6889" [AutoEncoder.cpp:92]   --->   Operation 380 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 2)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6859" [AutoEncoder.cpp:92]   --->   Operation 381 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 2)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 382 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 2)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6888" [AutoEncoder.cpp:92]   --->   Operation 383 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 1)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6858" [AutoEncoder.cpp:92]   --->   Operation 384 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 1)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 385 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 1)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6887" [AutoEncoder.cpp:92]   --->   Operation 386 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 0)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6857" [AutoEncoder.cpp:92]   --->   Operation 387 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 0)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 388 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 0)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %r_V_6922, i32 %r_V_6916" [AutoEncoder.cpp:92]   --->   Operation 389 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 31) | (!icmp_ln49 & select_ln49 == 30) | (!icmp_ln49 & select_ln49 == 29)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %in_val_643, i32 %r_V_6886" [AutoEncoder.cpp:92]   --->   Operation 390 'store' 'store_ln92' <Predicate = (!icmp_ln49 & select_ln49 == 31) | (!icmp_ln49 & select_ln49 == 30) | (!icmp_ln49 & select_ln49 == 29)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cond-lvalue156.i.0.0.01959.exit.i.i"   --->   Operation 391 'br' 'br_ln0' <Predicate = (!icmp_ln49 & select_ln49 == 31) | (!icmp_ln49 & select_ln49 == 30) | (!icmp_ln49 & select_ln49 == 29)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %r_V_5307, i32 %r_V_4762" [AutoEncoder.cpp:50]   --->   Operation 392 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.body10.i.i.i" [AutoEncoder.cpp:50]   --->   Operation 393 'br' 'br_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1169 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1316_2079 = sext i32 %r_V_load"   --->   Operation 394 'sext' 'sext_ln1316_2079' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1316_2087 = sext i32 %r_V_77"   --->   Operation 395 'sext' 'sext_ln1316_2087' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1316_2092 = sext i32 %r_V_4754_load"   --->   Operation 396 'sext' 'sext_ln1316_2092' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1316_2102 = sext i32 %r_V_6922"   --->   Operation 397 'sext' 'sext_ln1316_2102' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln1316_2107 = sext i32 %r_V_4760_load"   --->   Operation 398 'sext' 'sext_ln1316_2107' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1316_2116 = sext i32 %in_val_643"   --->   Operation 399 'sext' 'sext_ln1316_2116' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%lhs_V_4597 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3693, i26 0"   --->   Operation 400 'bitconcatenate' 'lhs_V_4597' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln859_3980 = sext i55 %r_V_6932"   --->   Operation 401 'sext' 'sext_ln859_3980' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (1.09ns)   --->   "%ret_V_4132 = add i58 %lhs_V_4597, i58 %sext_ln859_3980"   --->   Operation 402 'add' 'ret_V_4132' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_3694 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4132, i32 26, i32 57"   --->   Operation 403 'partselect' 'tmp_3694' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%lhs_V_4598 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3694, i26 0"   --->   Operation 404 'bitconcatenate' 'lhs_V_4598' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln859_3981 = sext i56 %r_V_6933"   --->   Operation 405 'sext' 'sext_ln859_3981' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (1.09ns)   --->   "%ret_V_4133 = add i58 %lhs_V_4598, i58 %sext_ln859_3981"   --->   Operation 406 'add' 'ret_V_4133' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_3695 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4133, i32 26, i32 57"   --->   Operation 407 'partselect' 'tmp_3695' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%lhs_V_4599 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3695, i26 0"   --->   Operation 408 'bitconcatenate' 'lhs_V_4599' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln859_3982 = sext i56 %r_V_6934"   --->   Operation 409 'sext' 'sext_ln859_3982' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (1.09ns)   --->   "%ret_V_4134 = add i58 %lhs_V_4599, i58 %sext_ln859_3982"   --->   Operation 410 'add' 'ret_V_4134' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_3696 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4134, i32 26, i32 57"   --->   Operation 411 'partselect' 'tmp_3696' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%lhs_V_4600 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3696, i26 0"   --->   Operation 412 'bitconcatenate' 'lhs_V_4600' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln859_3983 = sext i57 %r_V_6935"   --->   Operation 413 'sext' 'sext_ln859_3983' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (1.09ns)   --->   "%ret_V_4135 = add i58 %lhs_V_4600, i58 %sext_ln859_3983"   --->   Operation 414 'add' 'ret_V_4135' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_3697 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4135, i32 26, i32 57"   --->   Operation 415 'partselect' 'tmp_3697' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%lhs_V_4601 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3697, i26 0"   --->   Operation 416 'bitconcatenate' 'lhs_V_4601' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (3.42ns)   --->   "%r_V_6936 = mul i53 %sext_ln1316_2116, i53 1523705"   --->   Operation 417 'mul' 'r_V_6936' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln859_3984 = sext i53 %r_V_6936"   --->   Operation 418 'sext' 'sext_ln859_3984' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (1.09ns)   --->   "%ret_V_4136 = add i58 %lhs_V_4601, i58 %sext_ln859_3984"   --->   Operation 419 'add' 'ret_V_4136' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4136, i32 26, i32 57"   --->   Operation 420 'partselect' 'trunc_ln864_s' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (3.42ns)   --->   "%r_V_6938 = mul i56 %sext_ln1316_2085, i56 10055263"   --->   Operation 421 'mul' 'r_V_6938' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1316_2140 = sext i56 %r_V_6938"   --->   Operation 422 'sext' 'sext_ln1316_2140' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%lhs_V_4603 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i30.i26, i30 %lhs_V_4602, i26 0"   --->   Operation 423 'bitconcatenate' 'lhs_V_4603' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln1393_41 = sext i56 %lhs_V_4603"   --->   Operation 424 'sext' 'sext_ln1393_41' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (1.09ns)   --->   "%ret_V_4137 = add i57 %sext_ln1393_41, i57 %sext_ln1316_2140"   --->   Operation 425 'add' 'ret_V_4137' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_3979 = partselect i31 @_ssdm_op_PartSelect.i31.i57.i32.i32, i57 %ret_V_4137, i32 26, i32 56"   --->   Operation 426 'partselect' 'tmp_3979' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_3980 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i31.i26, i31 %tmp_3979, i26 0"   --->   Operation 427 'bitconcatenate' 'tmp_3980' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%lhs_V_4604 = sext i57 %tmp_3980"   --->   Operation 428 'sext' 'lhs_V_4604' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (3.42ns)   --->   "%r_V_6939 = mul i56 %sext_ln1316_2087, i56 13707208"   --->   Operation 429 'mul' 'r_V_6939' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln859_3985 = sext i56 %r_V_6939"   --->   Operation 430 'sext' 'sext_ln859_3985' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (1.09ns)   --->   "%ret_V_4138 = add i58 %lhs_V_4604, i58 %sext_ln859_3985"   --->   Operation 431 'add' 'ret_V_4138' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_3699 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4138, i32 26, i32 57"   --->   Operation 432 'partselect' 'tmp_3699' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%lhs_V_4605 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3699, i26 0"   --->   Operation 433 'bitconcatenate' 'lhs_V_4605' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (3.42ns)   --->   "%r_V_6940 = mul i55 %sext_ln1316_2092, i55 36028797011992692"   --->   Operation 434 'mul' 'r_V_6940' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln859_3986 = sext i55 %r_V_6940"   --->   Operation 435 'sext' 'sext_ln859_3986' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (1.09ns)   --->   "%ret_V_4139 = add i58 %lhs_V_4605, i58 %sext_ln859_3986"   --->   Operation 436 'add' 'ret_V_4139' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_3700 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4139, i32 26, i32 57"   --->   Operation 437 'partselect' 'tmp_3700' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (3.42ns)   --->   "%r_V_6941 = mul i55 %sext_ln1316_2097, i55 36028797011804938"   --->   Operation 438 'mul' 'r_V_6941' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (3.42ns)   --->   "%r_V_6942 = mul i55 %sext_ln1316_2102, i55 8136445"   --->   Operation 439 'mul' 'r_V_6942' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (3.42ns)   --->   "%r_V_6943 = mul i57 %sext_ln1316_2107, i57 144115188049290112"   --->   Operation 440 'mul' 'r_V_6943' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (3.42ns)   --->   "%r_V_6944 = mul i56 %sext_ln1316_2112, i56 72057594023578012"   --->   Operation 441 'mul' 'r_V_6944' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (3.42ns)   --->   "%r_V_6946 = mul i57 %sext_ln1316_2079, i57 18594626"   --->   Operation 442 'mul' 'r_V_6946' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%lhs_V_4611 = partselect i31 @_ssdm_op_PartSelect.i31.i57.i32.i32, i57 %r_V_6946, i32 26, i32 56"   --->   Operation 443 'partselect' 'lhs_V_4611' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (1.01ns)   --->   "%add_ln85 = add i32 %trunc_ln, i32 3090" [AutoEncoder.cpp:85]   --->   Operation 444 'add' 'add_ln85' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.44ns)   --->   "%phi_ln859_15 = select i1 %sel_tmp, i32 %add_ln85, i32 3090" [AutoEncoder.cpp:49]   --->   Operation 445 'select' 'phi_ln859_15' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %sel_tmp, void %if.end199.i.i.i, void %for.body178.i.i.i" [AutoEncoder.cpp:95]   --->   Operation 446 'br' 'br_ln95' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln1695 = trunc i32 %phi_ln859_15"   --->   Operation 447 'trunc' 'trunc_ln1695' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.99ns)   --->   "%icmp_ln1695 = icmp_sgt  i32 %phi_ln859_15, i32 0"   --->   Operation 448 'icmp' 'icmp_ln1695' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.41ns)   --->   "%select_ln8 = select i1 %icmp_ln1695, i31 %trunc_ln1695, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 449 'select' 'select_ln8' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i31 %select_ln8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 450 'zext' 'zext_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 451 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 6.70>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln1316_2091 = sext i32 %r_V_4754_load"   --->   Operation 452 'sext' 'sext_ln1316_2091' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1316_2101 = sext i32 %r_V_6922"   --->   Operation 453 'sext' 'sext_ln1316_2101' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1316_2106 = sext i32 %r_V_4760_load"   --->   Operation 454 'sext' 'sext_ln1316_2106' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln1316_2115 = sext i32 %in_val_643"   --->   Operation 455 'sext' 'sext_ln1316_2115' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%lhs_V_4606 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3700, i26 0"   --->   Operation 456 'bitconcatenate' 'lhs_V_4606' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln859_3987 = sext i55 %r_V_6941"   --->   Operation 457 'sext' 'sext_ln859_3987' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (1.09ns)   --->   "%ret_V_4140 = add i58 %lhs_V_4606, i58 %sext_ln859_3987"   --->   Operation 458 'add' 'ret_V_4140' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_3701 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4140, i32 26, i32 57"   --->   Operation 459 'partselect' 'tmp_3701' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%lhs_V_4607 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3701, i26 0"   --->   Operation 460 'bitconcatenate' 'lhs_V_4607' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln859_3988 = sext i55 %r_V_6942"   --->   Operation 461 'sext' 'sext_ln859_3988' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (1.09ns)   --->   "%ret_V_4141 = add i58 %lhs_V_4607, i58 %sext_ln859_3988"   --->   Operation 462 'add' 'ret_V_4141' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_3702 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4141, i32 26, i32 57"   --->   Operation 463 'partselect' 'tmp_3702' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%lhs_V_4608 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3702, i26 0"   --->   Operation 464 'bitconcatenate' 'lhs_V_4608' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln859_3989 = sext i57 %r_V_6943"   --->   Operation 465 'sext' 'sext_ln859_3989' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (1.09ns)   --->   "%ret_V_4142 = add i58 %lhs_V_4608, i58 %sext_ln859_3989"   --->   Operation 466 'add' 'ret_V_4142' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_3703 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4142, i32 26, i32 57"   --->   Operation 467 'partselect' 'tmp_3703' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%lhs_V_4609 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3703, i26 0"   --->   Operation 468 'bitconcatenate' 'lhs_V_4609' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln859_3990 = sext i56 %r_V_6944"   --->   Operation 469 'sext' 'sext_ln859_3990' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (1.09ns)   --->   "%ret_V_4143 = add i58 %lhs_V_4609, i58 %sext_ln859_3990"   --->   Operation 470 'add' 'ret_V_4143' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_3704 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4143, i32 26, i32 57"   --->   Operation 471 'partselect' 'tmp_3704' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%lhs_V_4610 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3704, i26 0"   --->   Operation 472 'bitconcatenate' 'lhs_V_4610' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (3.42ns)   --->   "%r_V_6945 = mul i57 %sext_ln1316_2115, i57 17537274"   --->   Operation 473 'mul' 'r_V_6945' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln859_3991 = sext i57 %r_V_6945"   --->   Operation 474 'sext' 'sext_ln859_3991' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (1.09ns)   --->   "%ret_V_4144 = add i58 %lhs_V_4610, i58 %sext_ln859_3991"   --->   Operation 475 'add' 'ret_V_4144' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln864_453 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4144, i32 26, i32 57"   --->   Operation 476 'partselect' 'trunc_ln864_453' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (3.42ns)   --->   "%r_V_6947 = mul i56 %sext_ln1316_2085, i56 14294871"   --->   Operation 477 'mul' 'r_V_6947' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln859_3992 = sext i56 %r_V_6947"   --->   Operation 478 'sext' 'sext_ln859_3992' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%lhs_V_4612 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i31.i26, i31 %lhs_V_4611, i26 0"   --->   Operation 479 'bitconcatenate' 'lhs_V_4612' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln884 = sext i57 %lhs_V_4612"   --->   Operation 480 'sext' 'sext_ln884' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (1.09ns)   --->   "%ret_V_4145 = add i58 %sext_ln884, i58 %sext_ln859_3992"   --->   Operation 481 'add' 'ret_V_4145' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_3706 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4145, i32 26, i32 57"   --->   Operation 482 'partselect' 'tmp_3706' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%lhs_V_4613 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3706, i26 0"   --->   Operation 483 'bitconcatenate' 'lhs_V_4613' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (3.42ns)   --->   "%r_V_6948 = mul i56 %sext_ln1316_2087, i56 10727414"   --->   Operation 484 'mul' 'r_V_6948' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln859_3993 = sext i56 %r_V_6948"   --->   Operation 485 'sext' 'sext_ln859_3993' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (1.09ns)   --->   "%ret_V_4146 = add i58 %lhs_V_4613, i58 %sext_ln859_3993"   --->   Operation 486 'add' 'ret_V_4146' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_3707 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4146, i32 26, i32 57"   --->   Operation 487 'partselect' 'tmp_3707' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%lhs_V_4614 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3707, i26 0"   --->   Operation 488 'bitconcatenate' 'lhs_V_4614' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (3.42ns)   --->   "%r_V_6949 = mul i52 %sext_ln1316_2091, i52 546069"   --->   Operation 489 'mul' 'r_V_6949' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln859_3994 = sext i52 %r_V_6949"   --->   Operation 490 'sext' 'sext_ln859_3994' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (1.09ns)   --->   "%ret_V_4147 = add i58 %lhs_V_4614, i58 %sext_ln859_3994"   --->   Operation 491 'add' 'ret_V_4147' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_3708 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4147, i32 26, i32 57"   --->   Operation 492 'partselect' 'tmp_3708' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (3.42ns)   --->   "%r_V_6950 = mul i55 %sext_ln1316_2097, i55 36028797013364880"   --->   Operation 493 'mul' 'r_V_6950' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (3.42ns)   --->   "%r_V_6951 = mul i54 %sext_ln1316_2101, i54 18014398506550418"   --->   Operation 494 'mul' 'r_V_6951' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [1/1] (3.42ns)   --->   "%r_V_6952 = mul i54 %sext_ln1316_2106, i54 2997503"   --->   Operation 495 'mul' 'r_V_6952' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/1] (3.42ns)   --->   "%r_V_6953 = mul i56 %sext_ln1316_2112, i56 13504034"   --->   Operation 496 'mul' 'r_V_6953' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1316_2118 = sext i32 %r_V_load"   --->   Operation 497 'sext' 'sext_ln1316_2118' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (3.42ns)   --->   "%r_V_6955 = mul i53 %sext_ln1316_2118, i53 9007199252805610"   --->   Operation 498 'mul' 'r_V_6955' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%lhs_V_4620 = partselect i27 @_ssdm_op_PartSelect.i27.i53.i32.i32, i53 %r_V_6955, i32 26, i32 52"   --->   Operation 499 'partselect' 'lhs_V_4620' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (1.01ns)   --->   "%add_ln85_1 = add i32 %trunc_ln864_s, i32 113780" [AutoEncoder.cpp:85]   --->   Operation 500 'add' 'add_ln85_1' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [1/1] (0.44ns)   --->   "%phi_ln859_14 = select i1 %sel_tmp, i32 %add_ln85_1, i32 113780" [AutoEncoder.cpp:49]   --->   Operation 501 'select' 'phi_ln859_14' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln1695_1 = trunc i32 %phi_ln859_14"   --->   Operation 502 'trunc' 'trunc_ln1695_1' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.99ns)   --->   "%icmp_ln1695_29 = icmp_sgt  i32 %phi_ln859_14, i32 0"   --->   Operation 503 'icmp' 'icmp_ln1695_29' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [1/1] (0.41ns)   --->   "%select_ln8_29 = select i1 %icmp_ln1695_29, i31 %trunc_ln1695_1, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 504 'select' 'select_ln8_29' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln174_52 = zext i31 %select_ln8_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 505 'zext' 'zext_ln174_52' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_52" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 506 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 6.70>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1316_2110 = sext i32 %r_V_4762_load"   --->   Operation 507 'sext' 'sext_ln1316_2110' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1316_2114 = sext i32 %in_val_643"   --->   Operation 508 'sext' 'sext_ln1316_2114' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%lhs_V_4615 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3708, i26 0"   --->   Operation 509 'bitconcatenate' 'lhs_V_4615' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln859_3995 = sext i55 %r_V_6950"   --->   Operation 510 'sext' 'sext_ln859_3995' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (1.09ns)   --->   "%ret_V_4148 = add i58 %lhs_V_4615, i58 %sext_ln859_3995"   --->   Operation 511 'add' 'ret_V_4148' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_3709 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4148, i32 26, i32 57"   --->   Operation 512 'partselect' 'tmp_3709' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%lhs_V_4616 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3709, i26 0"   --->   Operation 513 'bitconcatenate' 'lhs_V_4616' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln859_3996 = sext i54 %r_V_6951"   --->   Operation 514 'sext' 'sext_ln859_3996' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (1.09ns)   --->   "%ret_V_4149 = add i58 %lhs_V_4616, i58 %sext_ln859_3996"   --->   Operation 515 'add' 'ret_V_4149' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_3710 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4149, i32 26, i32 57"   --->   Operation 516 'partselect' 'tmp_3710' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%lhs_V_4617 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3710, i26 0"   --->   Operation 517 'bitconcatenate' 'lhs_V_4617' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln859_3997 = sext i54 %r_V_6952"   --->   Operation 518 'sext' 'sext_ln859_3997' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (1.09ns)   --->   "%ret_V_4150 = add i58 %lhs_V_4617, i58 %sext_ln859_3997"   --->   Operation 519 'add' 'ret_V_4150' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_3711 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4150, i32 26, i32 57"   --->   Operation 520 'partselect' 'tmp_3711' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%lhs_V_4618 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3711, i26 0"   --->   Operation 521 'bitconcatenate' 'lhs_V_4618' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln859_3998 = sext i56 %r_V_6953"   --->   Operation 522 'sext' 'sext_ln859_3998' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (1.09ns)   --->   "%ret_V_4151 = add i58 %lhs_V_4618, i58 %sext_ln859_3998"   --->   Operation 523 'add' 'ret_V_4151' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_3712 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4151, i32 26, i32 57"   --->   Operation 524 'partselect' 'tmp_3712' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%lhs_V_4619 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3712, i26 0"   --->   Operation 525 'bitconcatenate' 'lhs_V_4619' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (3.42ns)   --->   "%r_V_6954 = mul i55 %sext_ln1316_2114, i55 7145466"   --->   Operation 526 'mul' 'r_V_6954' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln859_3999 = sext i55 %r_V_6954"   --->   Operation 527 'sext' 'sext_ln859_3999' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (1.09ns)   --->   "%ret_V_4152 = add i58 %lhs_V_4619, i58 %sext_ln859_3999"   --->   Operation 528 'add' 'ret_V_4152' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln864_454 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4152, i32 26, i32 57"   --->   Operation 529 'partselect' 'trunc_ln864_454' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 530 [1/1] (3.42ns)   --->   "%r_V_6956 = mul i56 %sext_ln1316_2085, i56 72057594025556006"   --->   Operation 530 'mul' 'r_V_6956' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 531 [1/1] (0.00ns)   --->   "%lhs_V_4621 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i27.i26, i27 %lhs_V_4620, i26 0"   --->   Operation 531 'bitconcatenate' 'lhs_V_4621' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1393_42 = sext i53 %lhs_V_4621"   --->   Operation 532 'sext' 'sext_ln1393_42' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 533 [1/1] (1.09ns)   --->   "%ret_V_4153 = add i56 %sext_ln1393_42, i56 %r_V_6956"   --->   Operation 533 'add' 'ret_V_4153' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_3981 = partselect i30 @_ssdm_op_PartSelect.i30.i56.i32.i32, i56 %ret_V_4153, i32 26, i32 55"   --->   Operation 534 'partselect' 'tmp_3981' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_3982 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i30.i26, i30 %tmp_3981, i26 0"   --->   Operation 535 'bitconcatenate' 'tmp_3982' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%lhs_V_4622 = sext i56 %tmp_3982"   --->   Operation 536 'sext' 'lhs_V_4622' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (3.42ns)   --->   "%r_V_6957 = mul i56 %sext_ln1316_2087, i56 72057594026077938"   --->   Operation 537 'mul' 'r_V_6957' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln859_4000 = sext i56 %r_V_6957"   --->   Operation 538 'sext' 'sext_ln859_4000' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (1.09ns)   --->   "%ret_V_4154 = add i58 %lhs_V_4622, i58 %sext_ln859_4000"   --->   Operation 539 'add' 'ret_V_4154' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_3714 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4154, i32 26, i32 57"   --->   Operation 540 'partselect' 'tmp_3714' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%lhs_V_4623 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3714, i26 0"   --->   Operation 541 'bitconcatenate' 'lhs_V_4623' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (3.42ns)   --->   "%r_V_6958 = mul i52 %sext_ln1316_2091, i52 4503599626627787"   --->   Operation 542 'mul' 'r_V_6958' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln859_4001 = sext i52 %r_V_6958"   --->   Operation 543 'sext' 'sext_ln859_4001' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (1.09ns)   --->   "%ret_V_4155 = add i58 %lhs_V_4623, i58 %sext_ln859_4001"   --->   Operation 544 'add' 'ret_V_4155' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_3715 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4155, i32 26, i32 57"   --->   Operation 545 'partselect' 'tmp_3715' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (3.42ns)   --->   "%r_V_6959 = mul i55 %sext_ln1316_2097, i55 36028797011466460"   --->   Operation 546 'mul' 'r_V_6959' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 547 [1/1] (3.42ns)   --->   "%r_V_6960 = mul i55 %sext_ln1316_2102, i55 36028797011866827"   --->   Operation 547 'mul' 'r_V_6960' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1316_2119 = sext i32 %r_V_4760_load"   --->   Operation 548 'sext' 'sext_ln1316_2119' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (3.42ns)   --->   "%r_V_6961 = mul i51 %sext_ln1316_2119, i51 2251799813443720"   --->   Operation 549 'mul' 'r_V_6961' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/1] (3.42ns)   --->   "%r_V_6962 = mul i55 %sext_ln1316_2110, i55 36028797014700953"   --->   Operation 550 'mul' 'r_V_6962' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (3.42ns)   --->   "%r_V_6964 = mul i56 %sext_ln1316_2081, i56 72057594021336296"   --->   Operation 551 'mul' 'r_V_6964' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%lhs_V_4629 = partselect i30 @_ssdm_op_PartSelect.i30.i56.i32.i32, i56 %r_V_6964, i32 26, i32 55"   --->   Operation 552 'partselect' 'lhs_V_4629' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (1.01ns)   --->   "%add_ln85_2 = add i32 %trunc_ln864_453, i32 4286529211" [AutoEncoder.cpp:85]   --->   Operation 553 'add' 'add_ln85_2' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.44ns)   --->   "%phi_ln859_13 = select i1 %sel_tmp, i32 %add_ln85_2, i32 4286529211" [AutoEncoder.cpp:49]   --->   Operation 554 'select' 'phi_ln859_13' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln1695_2 = trunc i32 %phi_ln859_13"   --->   Operation 555 'trunc' 'trunc_ln1695_2' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.99ns)   --->   "%icmp_ln1695_30 = icmp_sgt  i32 %phi_ln859_13, i32 0"   --->   Operation 556 'icmp' 'icmp_ln1695_30' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.41ns)   --->   "%select_ln8_30 = select i1 %icmp_ln1695_30, i31 %trunc_ln1695_2, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 557 'select' 'select_ln8_30' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln174_53 = zext i31 %select_ln8_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 558 'zext' 'zext_ln174_53' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_53" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 559 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 6.70>
ST_6 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1316_2090 = sext i32 %r_V_4754_load"   --->   Operation 560 'sext' 'sext_ln1316_2090' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln1316_2113 = sext i32 %in_val_643"   --->   Operation 561 'sext' 'sext_ln1316_2113' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 562 [1/1] (0.00ns)   --->   "%lhs_V_4624 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3715, i26 0"   --->   Operation 562 'bitconcatenate' 'lhs_V_4624' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln859_4002 = sext i55 %r_V_6959"   --->   Operation 563 'sext' 'sext_ln859_4002' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (1.09ns)   --->   "%ret_V_4156 = add i58 %lhs_V_4624, i58 %sext_ln859_4002"   --->   Operation 564 'add' 'ret_V_4156' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_3716 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4156, i32 26, i32 57"   --->   Operation 565 'partselect' 'tmp_3716' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 566 [1/1] (0.00ns)   --->   "%lhs_V_4625 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3716, i26 0"   --->   Operation 566 'bitconcatenate' 'lhs_V_4625' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln859_4003 = sext i55 %r_V_6960"   --->   Operation 567 'sext' 'sext_ln859_4003' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (1.09ns)   --->   "%ret_V_4157 = add i58 %lhs_V_4625, i58 %sext_ln859_4003"   --->   Operation 568 'add' 'ret_V_4157' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_3717 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4157, i32 26, i32 57"   --->   Operation 569 'partselect' 'tmp_3717' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 570 [1/1] (0.00ns)   --->   "%lhs_V_4626 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3717, i26 0"   --->   Operation 570 'bitconcatenate' 'lhs_V_4626' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln859_4004 = sext i51 %r_V_6961"   --->   Operation 571 'sext' 'sext_ln859_4004' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 572 [1/1] (1.09ns)   --->   "%ret_V_4158 = add i58 %lhs_V_4626, i58 %sext_ln859_4004"   --->   Operation 572 'add' 'ret_V_4158' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_3718 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4158, i32 26, i32 57"   --->   Operation 573 'partselect' 'tmp_3718' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 574 [1/1] (0.00ns)   --->   "%lhs_V_4627 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3718, i26 0"   --->   Operation 574 'bitconcatenate' 'lhs_V_4627' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln859_4005 = sext i55 %r_V_6962"   --->   Operation 575 'sext' 'sext_ln859_4005' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 576 [1/1] (1.09ns)   --->   "%ret_V_4159 = add i58 %lhs_V_4627, i58 %sext_ln859_4005"   --->   Operation 576 'add' 'ret_V_4159' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_3719 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4159, i32 26, i32 57"   --->   Operation 577 'partselect' 'tmp_3719' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 578 [1/1] (0.00ns)   --->   "%lhs_V_4628 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3719, i26 0"   --->   Operation 578 'bitconcatenate' 'lhs_V_4628' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 579 [1/1] (3.42ns)   --->   "%r_V_6963 = mul i51 %sext_ln1316_2113, i51 2251799813490132"   --->   Operation 579 'mul' 'r_V_6963' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln859_4006 = sext i51 %r_V_6963"   --->   Operation 580 'sext' 'sext_ln859_4006' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 581 [1/1] (1.09ns)   --->   "%ret_V_4160 = add i58 %lhs_V_4628, i58 %sext_ln859_4006"   --->   Operation 581 'add' 'ret_V_4160' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln864_455 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4160, i32 26, i32 57"   --->   Operation 582 'partselect' 'trunc_ln864_455' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 583 [1/1] (3.42ns)   --->   "%r_V_6965 = mul i54 %sext_ln1316_2084, i54 2381401"   --->   Operation 583 'mul' 'r_V_6965' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1316_2141 = sext i54 %r_V_6965"   --->   Operation 584 'sext' 'sext_ln1316_2141' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 585 [1/1] (0.00ns)   --->   "%lhs_V_4630 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i30.i26, i30 %lhs_V_4629, i26 0"   --->   Operation 585 'bitconcatenate' 'lhs_V_4630' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1393_43 = sext i56 %lhs_V_4630"   --->   Operation 586 'sext' 'sext_ln1393_43' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 587 [1/1] (1.09ns)   --->   "%ret_V_4161 = add i57 %sext_ln1393_43, i57 %sext_ln1316_2141"   --->   Operation 587 'add' 'ret_V_4161' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_3983 = partselect i31 @_ssdm_op_PartSelect.i31.i57.i32.i32, i57 %ret_V_4161, i32 26, i32 56"   --->   Operation 588 'partselect' 'tmp_3983' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_3984 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i31.i26, i31 %tmp_3983, i26 0"   --->   Operation 589 'bitconcatenate' 'tmp_3984' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (0.00ns)   --->   "%lhs_V_4631 = sext i57 %tmp_3984"   --->   Operation 590 'sext' 'lhs_V_4631' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 591 [1/1] (3.42ns)   --->   "%r_V_6966 = mul i55 %sext_ln1316_2089, i55 36028797010584925"   --->   Operation 591 'mul' 'r_V_6966' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln859_4007 = sext i55 %r_V_6966"   --->   Operation 592 'sext' 'sext_ln859_4007' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 593 [1/1] (1.09ns)   --->   "%ret_V_4162 = add i58 %lhs_V_4631, i58 %sext_ln859_4007"   --->   Operation 593 'add' 'ret_V_4162' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_3721 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4162, i32 26, i32 57"   --->   Operation 594 'partselect' 'tmp_3721' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 595 [1/1] (0.00ns)   --->   "%lhs_V_4632 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3721, i26 0"   --->   Operation 595 'bitconcatenate' 'lhs_V_4632' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 596 [1/1] (3.42ns)   --->   "%r_V_6967 = mul i54 %sext_ln1316_2090, i54 2680056"   --->   Operation 596 'mul' 'r_V_6967' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln859_4008 = sext i54 %r_V_6967"   --->   Operation 597 'sext' 'sext_ln859_4008' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 598 [1/1] (1.09ns)   --->   "%ret_V_4163 = add i58 %lhs_V_4632, i58 %sext_ln859_4008"   --->   Operation 598 'add' 'ret_V_4163' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_3722 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4163, i32 26, i32 57"   --->   Operation 599 'partselect' 'tmp_3722' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1316_2120 = sext i32 %r_V_4756_load"   --->   Operation 600 'sext' 'sext_ln1316_2120' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 601 [1/1] (3.42ns)   --->   "%r_V_6968 = mul i52 %sext_ln1316_2120, i52 4503599626769576"   --->   Operation 601 'mul' 'r_V_6968' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln1316_2121 = sext i32 %r_V_6922"   --->   Operation 602 'sext' 'sext_ln1316_2121' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 603 [1/1] (3.42ns)   --->   "%r_V_6969 = mul i51 %sext_ln1316_2121, i51 369869"   --->   Operation 603 'mul' 'r_V_6969' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1316_2122 = sext i32 %r_V_4760_load"   --->   Operation 604 'sext' 'sext_ln1316_2122' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 605 [1/1] (3.42ns)   --->   "%r_V_6970 = mul i55 %sext_ln1316_2122, i55 4667357"   --->   Operation 605 'mul' 'r_V_6970' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 606 [1/1] (3.42ns)   --->   "%r_V_6971 = mul i57 %sext_ln1316_2111, i57 17888706"   --->   Operation 606 'mul' 'r_V_6971' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 607 [1/1] (3.42ns)   --->   "%r_V_6973 = mul i56 %sext_ln1316_2081, i56 9391469"   --->   Operation 607 'mul' 'r_V_6973' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 608 [1/1] (0.00ns)   --->   "%lhs_V_4638 = partselect i30 @_ssdm_op_PartSelect.i30.i56.i32.i32, i56 %r_V_6973, i32 26, i32 55"   --->   Operation 608 'partselect' 'lhs_V_4638' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 609 [1/1] (1.01ns)   --->   "%add_ln85_3 = add i32 %trunc_ln864_454, i32 61046" [AutoEncoder.cpp:85]   --->   Operation 609 'add' 'add_ln85_3' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 610 [1/1] (0.44ns)   --->   "%phi_ln859_12 = select i1 %sel_tmp, i32 %add_ln85_3, i32 61046" [AutoEncoder.cpp:49]   --->   Operation 610 'select' 'phi_ln859_12' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln1695_3 = trunc i32 %phi_ln859_12"   --->   Operation 611 'trunc' 'trunc_ln1695_3' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 612 [1/1] (0.99ns)   --->   "%icmp_ln1695_31 = icmp_sgt  i32 %phi_ln859_12, i32 0"   --->   Operation 612 'icmp' 'icmp_ln1695_31' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 613 [1/1] (0.41ns)   --->   "%select_ln8_31 = select i1 %icmp_ln1695_31, i31 %trunc_ln1695_3, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 613 'select' 'select_ln8_31' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln174_54 = zext i31 %select_ln8_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 614 'zext' 'zext_ln174_54' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_54" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 615 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 6.70>
ST_7 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln1316_2083 = sext i32 %r_V_4750_load"   --->   Operation 616 'sext' 'sext_ln1316_2083' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_7 : Operation 617 [1/1] (0.00ns)   --->   "%lhs_V_4633 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3722, i26 0"   --->   Operation 617 'bitconcatenate' 'lhs_V_4633' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln859_4009 = sext i52 %r_V_6968"   --->   Operation 618 'sext' 'sext_ln859_4009' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 619 [1/1] (1.09ns)   --->   "%ret_V_4164 = add i58 %lhs_V_4633, i58 %sext_ln859_4009"   --->   Operation 619 'add' 'ret_V_4164' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_3723 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4164, i32 26, i32 57"   --->   Operation 620 'partselect' 'tmp_3723' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 621 [1/1] (0.00ns)   --->   "%lhs_V_4634 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3723, i26 0"   --->   Operation 621 'bitconcatenate' 'lhs_V_4634' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln859_4010 = sext i51 %r_V_6969"   --->   Operation 622 'sext' 'sext_ln859_4010' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 623 [1/1] (1.09ns)   --->   "%ret_V_4165 = add i58 %lhs_V_4634, i58 %sext_ln859_4010"   --->   Operation 623 'add' 'ret_V_4165' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_3724 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4165, i32 26, i32 57"   --->   Operation 624 'partselect' 'tmp_3724' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 625 [1/1] (0.00ns)   --->   "%lhs_V_4635 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3724, i26 0"   --->   Operation 625 'bitconcatenate' 'lhs_V_4635' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln859_4011 = sext i55 %r_V_6970"   --->   Operation 626 'sext' 'sext_ln859_4011' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 627 [1/1] (1.09ns)   --->   "%ret_V_4166 = add i58 %lhs_V_4635, i58 %sext_ln859_4011"   --->   Operation 627 'add' 'ret_V_4166' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_3725 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4166, i32 26, i32 57"   --->   Operation 628 'partselect' 'tmp_3725' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 629 [1/1] (0.00ns)   --->   "%lhs_V_4636 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3725, i26 0"   --->   Operation 629 'bitconcatenate' 'lhs_V_4636' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln859_4012 = sext i57 %r_V_6971"   --->   Operation 630 'sext' 'sext_ln859_4012' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 631 [1/1] (1.09ns)   --->   "%ret_V_4167 = add i58 %lhs_V_4636, i58 %sext_ln859_4012"   --->   Operation 631 'add' 'ret_V_4167' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_3726 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4167, i32 26, i32 57"   --->   Operation 632 'partselect' 'tmp_3726' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 633 [1/1] (0.00ns)   --->   "%lhs_V_4637 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3726, i26 0"   --->   Operation 633 'bitconcatenate' 'lhs_V_4637' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 634 [1/1] (3.42ns)   --->   "%r_V_6972 = mul i56 %sext_ln1316_2117, i56 11198017"   --->   Operation 634 'mul' 'r_V_6972' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln859_4013 = sext i56 %r_V_6972"   --->   Operation 635 'sext' 'sext_ln859_4013' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 636 [1/1] (1.09ns)   --->   "%ret_V_4168 = add i58 %lhs_V_4637, i58 %sext_ln859_4013"   --->   Operation 636 'add' 'ret_V_4168' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln864_456 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4168, i32 26, i32 57"   --->   Operation 637 'partselect' 'trunc_ln864_456' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 638 [1/1] (3.42ns)   --->   "%r_V_6974 = mul i55 %sext_ln1316_2083, i55 36028797014517786"   --->   Operation 638 'mul' 'r_V_6974' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1316_2142 = sext i55 %r_V_6974"   --->   Operation 639 'sext' 'sext_ln1316_2142' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 640 [1/1] (0.00ns)   --->   "%lhs_V_4639 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i30.i26, i30 %lhs_V_4638, i26 0"   --->   Operation 640 'bitconcatenate' 'lhs_V_4639' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1393_44 = sext i56 %lhs_V_4639"   --->   Operation 641 'sext' 'sext_ln1393_44' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 642 [1/1] (1.09ns)   --->   "%ret_V_4169 = add i57 %sext_ln1393_44, i57 %sext_ln1316_2142"   --->   Operation 642 'add' 'ret_V_4169' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_3985 = partselect i31 @_ssdm_op_PartSelect.i31.i57.i32.i32, i57 %ret_V_4169, i32 26, i32 56"   --->   Operation 643 'partselect' 'tmp_3985' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_3986 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i31.i26, i31 %tmp_3985, i26 0"   --->   Operation 644 'bitconcatenate' 'tmp_3986' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 645 [1/1] (0.00ns)   --->   "%lhs_V_4640 = sext i57 %tmp_3986"   --->   Operation 645 'sext' 'lhs_V_4640' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 646 [1/1] (3.42ns)   --->   "%r_V_6975 = mul i56 %sext_ln1316_2087, i56 9272161"   --->   Operation 646 'mul' 'r_V_6975' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln859_4014 = sext i56 %r_V_6975"   --->   Operation 647 'sext' 'sext_ln859_4014' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 648 [1/1] (1.09ns)   --->   "%ret_V_4170 = add i58 %lhs_V_4640, i58 %sext_ln859_4014"   --->   Operation 648 'add' 'ret_V_4170' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_3728 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4170, i32 26, i32 57"   --->   Operation 649 'partselect' 'tmp_3728' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 650 [1/1] (0.00ns)   --->   "%lhs_V_4641 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3728, i26 0"   --->   Operation 650 'bitconcatenate' 'lhs_V_4641' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 651 [1/1] (3.42ns)   --->   "%r_V_6976 = mul i57 %sext_ln1316_2093, i57 17254156"   --->   Operation 651 'mul' 'r_V_6976' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln859_4015 = sext i57 %r_V_6976"   --->   Operation 652 'sext' 'sext_ln859_4015' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 653 [1/1] (1.09ns)   --->   "%ret_V_4171 = add i58 %lhs_V_4641, i58 %sext_ln859_4015"   --->   Operation 653 'add' 'ret_V_4171' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_3729 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4171, i32 26, i32 57"   --->   Operation 654 'partselect' 'tmp_3729' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 655 [1/1] (3.42ns)   --->   "%r_V_6977 = mul i55 %sext_ln1316_2097, i55 5028444"   --->   Operation 655 'mul' 'r_V_6977' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 656 [1/1] (3.42ns)   --->   "%r_V_6978 = mul i56 %sext_ln1316_2103, i56 11485251"   --->   Operation 656 'mul' 'r_V_6978' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 657 [1/1] (3.42ns)   --->   "%r_V_6979 = mul i56 %sext_ln1316_2108, i56 16487713"   --->   Operation 657 'mul' 'r_V_6979' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 658 [1/1] (3.42ns)   --->   "%r_V_6980 = mul i55 %sext_ln1316_2110, i55 6749976"   --->   Operation 658 'mul' 'r_V_6980' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 659 [1/1] (3.42ns)   --->   "%r_V_6982 = mul i55 %sext_ln1316_2080, i55 36028797011904679"   --->   Operation 659 'mul' 'r_V_6982' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 660 [1/1] (0.00ns)   --->   "%lhs_V_4647 = partselect i29 @_ssdm_op_PartSelect.i29.i55.i32.i32, i55 %r_V_6982, i32 26, i32 54"   --->   Operation 660 'partselect' 'lhs_V_4647' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 661 [1/1] (1.01ns)   --->   "%add_ln85_4 = add i32 %trunc_ln864_455, i32 4294411013" [AutoEncoder.cpp:85]   --->   Operation 661 'add' 'add_ln85_4' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 662 [1/1] (0.44ns)   --->   "%phi_ln859_11 = select i1 %sel_tmp, i32 %add_ln85_4, i32 4294411013" [AutoEncoder.cpp:49]   --->   Operation 662 'select' 'phi_ln859_11' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln1695_4 = trunc i32 %phi_ln859_11"   --->   Operation 663 'trunc' 'trunc_ln1695_4' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 664 [1/1] (0.99ns)   --->   "%icmp_ln1695_32 = icmp_sgt  i32 %phi_ln859_11, i32 0"   --->   Operation 664 'icmp' 'icmp_ln1695_32' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 665 [1/1] (0.41ns)   --->   "%select_ln8_32 = select i1 %icmp_ln1695_32, i31 %trunc_ln1695_4, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 665 'select' 'select_ln8_32' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln174_55 = zext i31 %select_ln8_32" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 666 'zext' 'zext_ln174_55' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_7 : Operation 667 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_55" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 667 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 6.70>
ST_8 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i32 %r_V_load"   --->   Operation 668 'sext' 'sext_ln1316' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln1316_2096 = sext i32 %r_V_4756_load"   --->   Operation 669 'sext' 'sext_ln1316_2096' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln1316_2100 = sext i32 %r_V_6922"   --->   Operation 670 'sext' 'sext_ln1316_2100' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln1316_2105 = sext i32 %r_V_4760_load"   --->   Operation 671 'sext' 'sext_ln1316_2105' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.00ns)   --->   "%lhs_V_4642 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3729, i26 0"   --->   Operation 672 'bitconcatenate' 'lhs_V_4642' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln859_4016 = sext i55 %r_V_6977"   --->   Operation 673 'sext' 'sext_ln859_4016' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 674 [1/1] (1.09ns)   --->   "%ret_V_4172 = add i58 %lhs_V_4642, i58 %sext_ln859_4016"   --->   Operation 674 'add' 'ret_V_4172' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_3730 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4172, i32 26, i32 57"   --->   Operation 675 'partselect' 'tmp_3730' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 676 [1/1] (0.00ns)   --->   "%lhs_V_4643 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3730, i26 0"   --->   Operation 676 'bitconcatenate' 'lhs_V_4643' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln859_4017 = sext i56 %r_V_6978"   --->   Operation 677 'sext' 'sext_ln859_4017' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 678 [1/1] (1.09ns)   --->   "%ret_V_4173 = add i58 %lhs_V_4643, i58 %sext_ln859_4017"   --->   Operation 678 'add' 'ret_V_4173' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_3731 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4173, i32 26, i32 57"   --->   Operation 679 'partselect' 'tmp_3731' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 680 [1/1] (0.00ns)   --->   "%lhs_V_4644 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3731, i26 0"   --->   Operation 680 'bitconcatenate' 'lhs_V_4644' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln859_4018 = sext i56 %r_V_6979"   --->   Operation 681 'sext' 'sext_ln859_4018' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 682 [1/1] (1.09ns)   --->   "%ret_V_4174 = add i58 %lhs_V_4644, i58 %sext_ln859_4018"   --->   Operation 682 'add' 'ret_V_4174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_3732 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4174, i32 26, i32 57"   --->   Operation 683 'partselect' 'tmp_3732' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 684 [1/1] (0.00ns)   --->   "%lhs_V_4645 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3732, i26 0"   --->   Operation 684 'bitconcatenate' 'lhs_V_4645' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln859_4019 = sext i55 %r_V_6980"   --->   Operation 685 'sext' 'sext_ln859_4019' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 686 [1/1] (1.09ns)   --->   "%ret_V_4175 = add i58 %lhs_V_4645, i58 %sext_ln859_4019"   --->   Operation 686 'add' 'ret_V_4175' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_3733 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4175, i32 26, i32 57"   --->   Operation 687 'partselect' 'tmp_3733' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 688 [1/1] (0.00ns)   --->   "%lhs_V_4646 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3733, i26 0"   --->   Operation 688 'bitconcatenate' 'lhs_V_4646' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 689 [1/1] (3.42ns)   --->   "%r_V_6981 = mul i56 %sext_ln1316_2117, i56 13688835"   --->   Operation 689 'mul' 'r_V_6981' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln859_4020 = sext i56 %r_V_6981"   --->   Operation 690 'sext' 'sext_ln859_4020' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 691 [1/1] (1.09ns)   --->   "%ret_V_4176 = add i58 %lhs_V_4646, i58 %sext_ln859_4020"   --->   Operation 691 'add' 'ret_V_4176' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln864_457 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4176, i32 26, i32 57"   --->   Operation 692 'partselect' 'trunc_ln864_457' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1316_2123 = sext i32 %r_V_4750_load"   --->   Operation 693 'sext' 'sext_ln1316_2123' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 694 [1/1] (3.42ns)   --->   "%r_V_6983 = mul i51 %sext_ln1316_2123, i51 2251799813391311"   --->   Operation 694 'mul' 'r_V_6983' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln1316_2143 = sext i51 %r_V_6983"   --->   Operation 695 'sext' 'sext_ln1316_2143' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 696 [1/1] (0.00ns)   --->   "%lhs_V_4648 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i29.i26, i29 %lhs_V_4647, i26 0"   --->   Operation 696 'bitconcatenate' 'lhs_V_4648' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln1393_45 = sext i55 %lhs_V_4648"   --->   Operation 697 'sext' 'sext_ln1393_45' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 698 [1/1] (1.09ns)   --->   "%ret_V_4177 = add i56 %sext_ln1393_45, i56 %sext_ln1316_2143"   --->   Operation 698 'add' 'ret_V_4177' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_3987 = partselect i30 @_ssdm_op_PartSelect.i30.i56.i32.i32, i56 %ret_V_4177, i32 26, i32 55"   --->   Operation 699 'partselect' 'tmp_3987' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_3988 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i30.i26, i30 %tmp_3987, i26 0"   --->   Operation 700 'bitconcatenate' 'tmp_3988' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 701 [1/1] (0.00ns)   --->   "%lhs_V_4649 = sext i56 %tmp_3988"   --->   Operation 701 'sext' 'lhs_V_4649' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln1316_2124 = sext i32 %r_V_77"   --->   Operation 702 'sext' 'sext_ln1316_2124' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 703 [1/1] (3.42ns)   --->   "%r_V_6984 = mul i53 %sext_ln1316_2124, i53 9007199253019480"   --->   Operation 703 'mul' 'r_V_6984' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln859_4021 = sext i53 %r_V_6984"   --->   Operation 704 'sext' 'sext_ln859_4021' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 705 [1/1] (1.09ns)   --->   "%ret_V_4178 = add i58 %lhs_V_4649, i58 %sext_ln859_4021"   --->   Operation 705 'add' 'ret_V_4178' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_3735 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4178, i32 26, i32 57"   --->   Operation 706 'partselect' 'tmp_3735' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 707 [1/1] (0.00ns)   --->   "%lhs_V_4650 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3735, i26 0"   --->   Operation 707 'bitconcatenate' 'lhs_V_4650' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 708 [1/1] (3.42ns)   --->   "%r_V_6985 = mul i54 %sext_ln1316_2090, i54 2102722"   --->   Operation 708 'mul' 'r_V_6985' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln859_4022 = sext i54 %r_V_6985"   --->   Operation 709 'sext' 'sext_ln859_4022' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 710 [1/1] (1.09ns)   --->   "%ret_V_4179 = add i58 %lhs_V_4650, i58 %sext_ln859_4022"   --->   Operation 710 'add' 'ret_V_4179' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_3736 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4179, i32 26, i32 57"   --->   Operation 711 'partselect' 'tmp_3736' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 712 [1/1] (3.42ns)   --->   "%r_V_6986 = mul i53 %sext_ln1316_2096, i53 9007199253324937"   --->   Operation 712 'mul' 'r_V_6986' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 713 [1/1] (3.42ns)   --->   "%r_V_6987 = mul i57 %sext_ln1316_2100, i57 31725893"   --->   Operation 713 'mul' 'r_V_6987' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 714 [1/1] (3.42ns)   --->   "%r_V_6988 = mul i52 %sext_ln1316_2105, i52 873069"   --->   Operation 714 'mul' 'r_V_6988' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1316_2125 = sext i32 %r_V_4762_load"   --->   Operation 715 'sext' 'sext_ln1316_2125' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 716 [1/1] (3.42ns)   --->   "%r_V_6989 = mul i51 %sext_ln1316_2125, i51 329050"   --->   Operation 716 'mul' 'r_V_6989' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 717 [1/1] (3.42ns)   --->   "%r_V_6991 = mul i58 %sext_ln1316, i58 288230376115805045"   --->   Operation 717 'mul' 'r_V_6991' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_3741 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %r_V_6991, i32 26, i32 57"   --->   Operation 718 'partselect' 'tmp_3741' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 719 [1/1] (1.01ns)   --->   "%add_ln85_5 = add i32 %trunc_ln864_456, i32 15358360" [AutoEncoder.cpp:85]   --->   Operation 719 'add' 'add_ln85_5' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 720 [1/1] (0.44ns)   --->   "%phi_ln859_10 = select i1 %sel_tmp, i32 %add_ln85_5, i32 15358360" [AutoEncoder.cpp:49]   --->   Operation 720 'select' 'phi_ln859_10' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln1695_5 = trunc i32 %phi_ln859_10"   --->   Operation 721 'trunc' 'trunc_ln1695_5' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 722 [1/1] (0.99ns)   --->   "%icmp_ln1695_33 = icmp_sgt  i32 %phi_ln859_10, i32 0"   --->   Operation 722 'icmp' 'icmp_ln1695_33' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 723 [1/1] (0.41ns)   --->   "%select_ln8_33 = select i1 %icmp_ln1695_33, i31 %trunc_ln1695_5, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 723 'select' 'select_ln8_33' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln174_56 = zext i31 %select_ln8_33" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 724 'zext' 'zext_ln174_56' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_8 : Operation 725 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_56" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 725 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 6.69>
ST_9 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1316_2095 = sext i32 %r_V_4756_load"   --->   Operation 726 'sext' 'sext_ln1316_2095' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln1316_2099 = sext i32 %r_V_6922"   --->   Operation 727 'sext' 'sext_ln1316_2099' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 728 [1/1] (0.00ns)   --->   "%lhs_V_4651 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3736, i26 0"   --->   Operation 728 'bitconcatenate' 'lhs_V_4651' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln859_4023 = sext i53 %r_V_6986"   --->   Operation 729 'sext' 'sext_ln859_4023' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (1.09ns)   --->   "%ret_V_4180 = add i58 %lhs_V_4651, i58 %sext_ln859_4023"   --->   Operation 730 'add' 'ret_V_4180' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_3737 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4180, i32 26, i32 57"   --->   Operation 731 'partselect' 'tmp_3737' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 732 [1/1] (0.00ns)   --->   "%lhs_V_4652 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3737, i26 0"   --->   Operation 732 'bitconcatenate' 'lhs_V_4652' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln859_4024 = sext i57 %r_V_6987"   --->   Operation 733 'sext' 'sext_ln859_4024' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 734 [1/1] (1.09ns)   --->   "%ret_V_4181 = add i58 %lhs_V_4652, i58 %sext_ln859_4024"   --->   Operation 734 'add' 'ret_V_4181' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_3738 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4181, i32 26, i32 57"   --->   Operation 735 'partselect' 'tmp_3738' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 736 [1/1] (0.00ns)   --->   "%lhs_V_4653 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3738, i26 0"   --->   Operation 736 'bitconcatenate' 'lhs_V_4653' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln859_4025 = sext i52 %r_V_6988"   --->   Operation 737 'sext' 'sext_ln859_4025' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 738 [1/1] (1.09ns)   --->   "%ret_V_4182 = add i58 %lhs_V_4653, i58 %sext_ln859_4025"   --->   Operation 738 'add' 'ret_V_4182' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_3739 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4182, i32 26, i32 57"   --->   Operation 739 'partselect' 'tmp_3739' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 740 [1/1] (0.00ns)   --->   "%lhs_V_4654 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3739, i26 0"   --->   Operation 740 'bitconcatenate' 'lhs_V_4654' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln859_4026 = sext i51 %r_V_6989"   --->   Operation 741 'sext' 'sext_ln859_4026' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 742 [1/1] (1.09ns)   --->   "%ret_V_4183 = add i58 %lhs_V_4654, i58 %sext_ln859_4026"   --->   Operation 742 'add' 'ret_V_4183' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_3740 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4183, i32 26, i32 57"   --->   Operation 743 'partselect' 'tmp_3740' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 744 [1/1] (0.00ns)   --->   "%lhs_V_4655 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3740, i26 0"   --->   Operation 744 'bitconcatenate' 'lhs_V_4655' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 745 [1/1] (3.42ns)   --->   "%r_V_6990 = mul i53 %sext_ln1316_2116, i53 1963637"   --->   Operation 745 'mul' 'r_V_6990' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln859_4027 = sext i53 %r_V_6990"   --->   Operation 746 'sext' 'sext_ln859_4027' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 747 [1/1] (1.09ns)   --->   "%ret_V_4184 = add i58 %lhs_V_4655, i58 %sext_ln859_4027"   --->   Operation 747 'add' 'ret_V_4184' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln864_458 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4184, i32 26, i32 57"   --->   Operation 748 'partselect' 'trunc_ln864_458' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 749 [1/1] (0.00ns)   --->   "%lhs_V_4656 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3741, i26 0"   --->   Operation 749 'bitconcatenate' 'lhs_V_4656' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 750 [1/1] (3.42ns)   --->   "%r_V_6992 = mul i55 %sext_ln1316_2083, i55 36028797013254787"   --->   Operation 750 'mul' 'r_V_6992' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln859_4028 = sext i55 %r_V_6992"   --->   Operation 751 'sext' 'sext_ln859_4028' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 752 [1/1] (1.09ns)   --->   "%ret_V_4185 = add i58 %lhs_V_4656, i58 %sext_ln859_4028"   --->   Operation 752 'add' 'ret_V_4185' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_3742 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4185, i32 26, i32 57"   --->   Operation 753 'partselect' 'tmp_3742' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 754 [1/1] (0.00ns)   --->   "%lhs_V_4657 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3742, i26 0"   --->   Operation 754 'bitconcatenate' 'lhs_V_4657' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1316_2126 = sext i32 %r_V_77"   --->   Operation 755 'sext' 'sext_ln1316_2126' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 756 [1/1] (3.42ns)   --->   "%r_V_6993 = mul i51 %sext_ln1316_2126, i51 2251799813423860"   --->   Operation 756 'mul' 'r_V_6993' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln859_4029 = sext i51 %r_V_6993"   --->   Operation 757 'sext' 'sext_ln859_4029' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 758 [1/1] (1.09ns)   --->   "%ret_V_4186 = add i58 %lhs_V_4657, i58 %sext_ln859_4029"   --->   Operation 758 'add' 'ret_V_4186' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_3743 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4186, i32 26, i32 57"   --->   Operation 759 'partselect' 'tmp_3743' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 760 [1/1] (0.00ns)   --->   "%lhs_V_4658 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3743, i26 0"   --->   Operation 760 'bitconcatenate' 'lhs_V_4658' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 761 [1/1] (3.42ns)   --->   "%r_V_6994 = mul i55 %sext_ln1316_2092, i55 7663102"   --->   Operation 761 'mul' 'r_V_6994' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln859_4030 = sext i55 %r_V_6994"   --->   Operation 762 'sext' 'sext_ln859_4030' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 763 [1/1] (1.09ns)   --->   "%ret_V_4187 = add i58 %lhs_V_4658, i58 %sext_ln859_4030"   --->   Operation 763 'add' 'ret_V_4187' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_3744 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4187, i32 26, i32 57"   --->   Operation 764 'partselect' 'tmp_3744' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 765 [1/1] (3.42ns)   --->   "%r_V_6995 = mul i54 %sext_ln1316_2095, i54 18014398506238357"   --->   Operation 765 'mul' 'r_V_6995' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 766 [1/1] (3.42ns)   --->   "%r_V_6996 = mul i52 %sext_ln1316_2099, i52 4503599626542347"   --->   Operation 766 'mul' 'r_V_6996' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 767 [1/1] (3.42ns)   --->   "%r_V_6997 = mul i57 %sext_ln1316_2107, i57 28185916"   --->   Operation 767 'mul' 'r_V_6997' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 768 [1/1] (3.42ns)   --->   "%r_V_6998 = mul i55 %sext_ln1316_2110, i55 5779493"   --->   Operation 768 'mul' 'r_V_6998' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln1316_2127 = sext i32 %r_V_load"   --->   Operation 769 'sext' 'sext_ln1316_2127' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 770 [1/1] (3.42ns)   --->   "%r_V_7000 = mul i52 %sext_ln1316_2127, i52 4503599626682342"   --->   Operation 770 'mul' 'r_V_7000' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 771 [1/1] (0.00ns)   --->   "%lhs_V_4664 = partselect i26 @_ssdm_op_PartSelect.i26.i52.i32.i32, i52 %r_V_7000, i32 26, i32 51"   --->   Operation 771 'partselect' 'lhs_V_4664' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 772 [1/1] (1.01ns)   --->   "%add_ln85_6 = add i32 %trunc_ln864_457, i32 4294954368" [AutoEncoder.cpp:85]   --->   Operation 772 'add' 'add_ln85_6' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 773 [1/1] (0.44ns)   --->   "%phi_ln859_9 = select i1 %sel_tmp, i32 %add_ln85_6, i32 4294954368" [AutoEncoder.cpp:49]   --->   Operation 773 'select' 'phi_ln859_9' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln1695_6 = trunc i32 %phi_ln859_9"   --->   Operation 774 'trunc' 'trunc_ln1695_6' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 775 [1/1] (0.99ns)   --->   "%icmp_ln1695_34 = icmp_sgt  i32 %phi_ln859_9, i32 0"   --->   Operation 775 'icmp' 'icmp_ln1695_34' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 776 [1/1] (0.41ns)   --->   "%select_ln8_34 = select i1 %icmp_ln1695_34, i31 %trunc_ln1695_6, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 776 'select' 'select_ln8_34' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln174_57 = zext i31 %select_ln8_34" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 777 'zext' 'zext_ln174_57' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_9 : Operation 778 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_57" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 778 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 6.70>
ST_10 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1316_2086 = sext i32 %r_V_77"   --->   Operation 779 'sext' 'sext_ln1316_2086' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 780 [1/1] (0.00ns)   --->   "%lhs_V_4659 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3744, i26 0"   --->   Operation 780 'bitconcatenate' 'lhs_V_4659' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln859_4031 = sext i54 %r_V_6995"   --->   Operation 781 'sext' 'sext_ln859_4031' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 782 [1/1] (1.09ns)   --->   "%ret_V_4188 = add i58 %lhs_V_4659, i58 %sext_ln859_4031"   --->   Operation 782 'add' 'ret_V_4188' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_3745 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4188, i32 26, i32 57"   --->   Operation 783 'partselect' 'tmp_3745' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 784 [1/1] (0.00ns)   --->   "%lhs_V_4660 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3745, i26 0"   --->   Operation 784 'bitconcatenate' 'lhs_V_4660' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln859_4032 = sext i52 %r_V_6996"   --->   Operation 785 'sext' 'sext_ln859_4032' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 786 [1/1] (1.09ns)   --->   "%ret_V_4189 = add i58 %lhs_V_4660, i58 %sext_ln859_4032"   --->   Operation 786 'add' 'ret_V_4189' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_3746 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4189, i32 26, i32 57"   --->   Operation 787 'partselect' 'tmp_3746' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 788 [1/1] (0.00ns)   --->   "%lhs_V_4661 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3746, i26 0"   --->   Operation 788 'bitconcatenate' 'lhs_V_4661' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln859_4033 = sext i57 %r_V_6997"   --->   Operation 789 'sext' 'sext_ln859_4033' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 790 [1/1] (1.09ns)   --->   "%ret_V_4190 = add i58 %lhs_V_4661, i58 %sext_ln859_4033"   --->   Operation 790 'add' 'ret_V_4190' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_3747 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4190, i32 26, i32 57"   --->   Operation 791 'partselect' 'tmp_3747' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 792 [1/1] (0.00ns)   --->   "%lhs_V_4662 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3747, i26 0"   --->   Operation 792 'bitconcatenate' 'lhs_V_4662' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln859_4034 = sext i55 %r_V_6998"   --->   Operation 793 'sext' 'sext_ln859_4034' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 794 [1/1] (1.09ns)   --->   "%ret_V_4191 = add i58 %lhs_V_4662, i58 %sext_ln859_4034"   --->   Operation 794 'add' 'ret_V_4191' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_3748 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4191, i32 26, i32 57"   --->   Operation 795 'partselect' 'tmp_3748' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 796 [1/1] (0.00ns)   --->   "%lhs_V_4663 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3748, i26 0"   --->   Operation 796 'bitconcatenate' 'lhs_V_4663' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 797 [1/1] (3.42ns)   --->   "%r_V_6999 = mul i53 %sext_ln1316_2116, i53 1101375"   --->   Operation 797 'mul' 'r_V_6999' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln859_4035 = sext i53 %r_V_6999"   --->   Operation 798 'sext' 'sext_ln859_4035' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 799 [1/1] (1.09ns)   --->   "%ret_V_4192 = add i58 %lhs_V_4663, i58 %sext_ln859_4035"   --->   Operation 799 'add' 'ret_V_4192' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln864_459 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4192, i32 26, i32 57"   --->   Operation 800 'partselect' 'trunc_ln864_459' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 801 [1/1] (3.42ns)   --->   "%r_V_7001 = mul i55 %sext_ln1316_2083, i55 5698174"   --->   Operation 801 'mul' 'r_V_7001' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 802 [1/1] (0.00ns)   --->   "%lhs_V_4665 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i26.i26, i26 %lhs_V_4664, i26 0"   --->   Operation 802 'bitconcatenate' 'lhs_V_4665' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln1393_46 = sext i52 %lhs_V_4665"   --->   Operation 803 'sext' 'sext_ln1393_46' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 804 [1/1] (1.09ns)   --->   "%ret_V_4193 = add i55 %sext_ln1393_46, i55 %r_V_7001"   --->   Operation 804 'add' 'ret_V_4193' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_3989 = partselect i29 @_ssdm_op_PartSelect.i29.i55.i32.i32, i55 %ret_V_4193, i32 26, i32 54"   --->   Operation 805 'partselect' 'tmp_3989' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_3990 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i29.i26, i29 %tmp_3989, i26 0"   --->   Operation 806 'bitconcatenate' 'tmp_3990' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 807 [1/1] (0.00ns)   --->   "%lhs_V_4666 = sext i55 %tmp_3990"   --->   Operation 807 'sext' 'lhs_V_4666' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 808 [1/1] (3.42ns)   --->   "%r_V_7002 = mul i54 %sext_ln1316_2086, i54 3749300"   --->   Operation 808 'mul' 'r_V_7002' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln859_4036 = sext i54 %r_V_7002"   --->   Operation 809 'sext' 'sext_ln859_4036' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 810 [1/1] (1.09ns)   --->   "%ret_V_4194 = add i58 %lhs_V_4666, i58 %sext_ln859_4036"   --->   Operation 810 'add' 'ret_V_4194' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_3750 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4194, i32 26, i32 57"   --->   Operation 811 'partselect' 'tmp_3750' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 812 [1/1] (0.00ns)   --->   "%lhs_V_4667 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3750, i26 0"   --->   Operation 812 'bitconcatenate' 'lhs_V_4667' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 813 [1/1] (3.42ns)   --->   "%r_V_7003 = mul i55 %sext_ln1316_2092, i55 36028797010749741"   --->   Operation 813 'mul' 'r_V_7003' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln859_4037 = sext i55 %r_V_7003"   --->   Operation 814 'sext' 'sext_ln859_4037' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 815 [1/1] (1.09ns)   --->   "%ret_V_4195 = add i58 %lhs_V_4667, i58 %sext_ln859_4037"   --->   Operation 815 'add' 'ret_V_4195' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_3751 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4195, i32 26, i32 57"   --->   Operation 816 'partselect' 'tmp_3751' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 817 [1/1] (3.42ns)   --->   "%r_V_7004 = mul i55 %sext_ln1316_2097, i55 7745066"   --->   Operation 817 'mul' 'r_V_7004' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 818 [1/1] (3.42ns)   --->   "%r_V_7005 = mul i54 %sext_ln1316_2101, i54 3534223"   --->   Operation 818 'mul' 'r_V_7005' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 819 [1/1] (3.42ns)   --->   "%r_V_7006 = mul i57 %sext_ln1316_2107, i57 23741528"   --->   Operation 819 'mul' 'r_V_7006' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 820 [1/1] (3.42ns)   --->   "%r_V_7007 = mul i56 %sext_ln1316_2112, i56 13757072"   --->   Operation 820 'mul' 'r_V_7007' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 821 [1/1] (3.42ns)   --->   "%r_V_7009 = mul i58 %sext_ln1316, i58 288230375953115180"   --->   Operation 821 'mul' 'r_V_7009' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_3756 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %r_V_7009, i32 26, i32 57"   --->   Operation 822 'partselect' 'tmp_3756' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 823 [1/1] (1.01ns)   --->   "%add_ln85_7 = add i32 %trunc_ln864_458, i32 10834551" [AutoEncoder.cpp:85]   --->   Operation 823 'add' 'add_ln85_7' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 824 [1/1] (0.44ns)   --->   "%phi_ln859_8 = select i1 %sel_tmp, i32 %add_ln85_7, i32 10834551" [AutoEncoder.cpp:49]   --->   Operation 824 'select' 'phi_ln859_8' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln1695_7 = trunc i32 %phi_ln859_8"   --->   Operation 825 'trunc' 'trunc_ln1695_7' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 826 [1/1] (0.99ns)   --->   "%icmp_ln1695_35 = icmp_sgt  i32 %phi_ln859_8, i32 0"   --->   Operation 826 'icmp' 'icmp_ln1695_35' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 827 [1/1] (0.41ns)   --->   "%select_ln8_35 = select i1 %icmp_ln1695_35, i31 %trunc_ln1695_7, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 827 'select' 'select_ln8_35' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln174_58 = zext i31 %select_ln8_35" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 828 'zext' 'zext_ln174_58' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_10 : Operation 829 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_58" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 829 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 6.69>
ST_11 : Operation 830 [1/1] (0.00ns)   --->   "%lhs_V_4668 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3751, i26 0"   --->   Operation 830 'bitconcatenate' 'lhs_V_4668' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln859_4038 = sext i55 %r_V_7004"   --->   Operation 831 'sext' 'sext_ln859_4038' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 832 [1/1] (1.09ns)   --->   "%ret_V_4196 = add i58 %lhs_V_4668, i58 %sext_ln859_4038"   --->   Operation 832 'add' 'ret_V_4196' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_3752 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4196, i32 26, i32 57"   --->   Operation 833 'partselect' 'tmp_3752' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 834 [1/1] (0.00ns)   --->   "%lhs_V_4669 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3752, i26 0"   --->   Operation 834 'bitconcatenate' 'lhs_V_4669' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln859_4039 = sext i54 %r_V_7005"   --->   Operation 835 'sext' 'sext_ln859_4039' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 836 [1/1] (1.09ns)   --->   "%ret_V_4197 = add i58 %lhs_V_4669, i58 %sext_ln859_4039"   --->   Operation 836 'add' 'ret_V_4197' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_3753 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4197, i32 26, i32 57"   --->   Operation 837 'partselect' 'tmp_3753' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 838 [1/1] (0.00ns)   --->   "%lhs_V_4670 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3753, i26 0"   --->   Operation 838 'bitconcatenate' 'lhs_V_4670' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln859_4040 = sext i57 %r_V_7006"   --->   Operation 839 'sext' 'sext_ln859_4040' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 840 [1/1] (1.09ns)   --->   "%ret_V_4198 = add i58 %lhs_V_4670, i58 %sext_ln859_4040"   --->   Operation 840 'add' 'ret_V_4198' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_3754 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4198, i32 26, i32 57"   --->   Operation 841 'partselect' 'tmp_3754' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 842 [1/1] (0.00ns)   --->   "%lhs_V_4671 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3754, i26 0"   --->   Operation 842 'bitconcatenate' 'lhs_V_4671' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln859_4041 = sext i56 %r_V_7007"   --->   Operation 843 'sext' 'sext_ln859_4041' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 844 [1/1] (1.09ns)   --->   "%ret_V_4199 = add i58 %lhs_V_4671, i58 %sext_ln859_4041"   --->   Operation 844 'add' 'ret_V_4199' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_3755 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4199, i32 26, i32 57"   --->   Operation 845 'partselect' 'tmp_3755' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 846 [1/1] (0.00ns)   --->   "%lhs_V_4672 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3755, i26 0"   --->   Operation 846 'bitconcatenate' 'lhs_V_4672' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 847 [1/1] (3.42ns)   --->   "%r_V_7008 = mul i55 %sext_ln1316_2114, i55 36028797012610214"   --->   Operation 847 'mul' 'r_V_7008' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln859_4042 = sext i55 %r_V_7008"   --->   Operation 848 'sext' 'sext_ln859_4042' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 849 [1/1] (1.09ns)   --->   "%ret_V_4200 = add i58 %lhs_V_4672, i58 %sext_ln859_4042"   --->   Operation 849 'add' 'ret_V_4200' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln864_460 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4200, i32 26, i32 57"   --->   Operation 850 'partselect' 'trunc_ln864_460' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 851 [1/1] (0.00ns)   --->   "%lhs_V_4673 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3756, i26 0"   --->   Operation 851 'bitconcatenate' 'lhs_V_4673' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 852 [1/1] (3.42ns)   --->   "%r_V_7010 = mul i55 %sext_ln1316_2083, i55 36028797013156689"   --->   Operation 852 'mul' 'r_V_7010' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln859_4043 = sext i55 %r_V_7010"   --->   Operation 853 'sext' 'sext_ln859_4043' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 854 [1/1] (1.09ns)   --->   "%ret_V_4201 = add i58 %lhs_V_4673, i58 %sext_ln859_4043"   --->   Operation 854 'add' 'ret_V_4201' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_3757 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4201, i32 26, i32 57"   --->   Operation 855 'partselect' 'tmp_3757' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 856 [1/1] (0.00ns)   --->   "%lhs_V_4674 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3757, i26 0"   --->   Operation 856 'bitconcatenate' 'lhs_V_4674' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 857 [1/1] (3.42ns)   --->   "%r_V_7011 = mul i57 %sext_ln1316_2088, i57 144115188049637236"   --->   Operation 857 'mul' 'r_V_7011' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln859_4044 = sext i57 %r_V_7011"   --->   Operation 858 'sext' 'sext_ln859_4044' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 859 [1/1] (1.09ns)   --->   "%ret_V_4202 = add i58 %lhs_V_4674, i58 %sext_ln859_4044"   --->   Operation 859 'add' 'ret_V_4202' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_3758 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4202, i32 26, i32 57"   --->   Operation 860 'partselect' 'tmp_3758' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 861 [1/1] (0.00ns)   --->   "%lhs_V_4675 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3758, i26 0"   --->   Operation 861 'bitconcatenate' 'lhs_V_4675' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 862 [1/1] (3.42ns)   --->   "%r_V_7012 = mul i56 %sext_ln1316_2094, i56 72057594021686552"   --->   Operation 862 'mul' 'r_V_7012' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln859_4045 = sext i56 %r_V_7012"   --->   Operation 863 'sext' 'sext_ln859_4045' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 864 [1/1] (1.09ns)   --->   "%ret_V_4203 = add i58 %lhs_V_4675, i58 %sext_ln859_4045"   --->   Operation 864 'add' 'ret_V_4203' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_3759 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4203, i32 26, i32 57"   --->   Operation 865 'partselect' 'tmp_3759' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 866 [1/1] (3.42ns)   --->   "%r_V_7013 = mul i54 %sext_ln1316_2095, i54 2576996"   --->   Operation 866 'mul' 'r_V_7013' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 867 [1/1] (3.42ns)   --->   "%r_V_7014 = mul i54 %sext_ln1316_2101, i54 3643590"   --->   Operation 867 'mul' 'r_V_7014' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 868 [1/1] (3.42ns)   --->   "%r_V_7015 = mul i56 %sext_ln1316_2108, i56 72057594022226440"   --->   Operation 868 'mul' 'r_V_7015' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1316_2128 = sext i32 %r_V_4762_load"   --->   Operation 869 'sext' 'sext_ln1316_2128' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 870 [1/1] (3.42ns)   --->   "%r_V_7016 = mul i54 %sext_ln1316_2128, i54 18014398506362346"   --->   Operation 870 'mul' 'r_V_7016' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln1316_2129 = sext i32 %r_V_load"   --->   Operation 871 'sext' 'sext_ln1316_2129' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 872 [1/1] (3.42ns)   --->   "%r_V_7018 = mul i51 %sext_ln1316_2129, i51 2251799813170426"   --->   Operation 872 'mul' 'r_V_7018' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 873 [1/1] (0.00ns)   --->   "%lhs_V_4681 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %r_V_7018, i32 26, i32 50"   --->   Operation 873 'partselect' 'lhs_V_4681' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 874 [1/1] (1.01ns)   --->   "%add_ln85_8 = add i32 %trunc_ln864_459, i32 2757935" [AutoEncoder.cpp:85]   --->   Operation 874 'add' 'add_ln85_8' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 875 [1/1] (0.44ns)   --->   "%phi_ln859_7 = select i1 %sel_tmp, i32 %add_ln85_8, i32 2757935" [AutoEncoder.cpp:49]   --->   Operation 875 'select' 'phi_ln859_7' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln1695_8 = trunc i32 %phi_ln859_7"   --->   Operation 876 'trunc' 'trunc_ln1695_8' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 877 [1/1] (0.99ns)   --->   "%icmp_ln1695_36 = icmp_sgt  i32 %phi_ln859_7, i32 0"   --->   Operation 877 'icmp' 'icmp_ln1695_36' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 878 [1/1] (0.41ns)   --->   "%select_ln8_36 = select i1 %icmp_ln1695_36, i31 %trunc_ln1695_8, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 878 'select' 'select_ln8_36' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln174_59 = zext i31 %select_ln8_36" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 879 'zext' 'zext_ln174_59' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_11 : Operation 880 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_59" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 880 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 881 [1/1] (0.00ns)   --->   "%lhs_V_4676 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3759, i26 0"   --->   Operation 881 'bitconcatenate' 'lhs_V_4676' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln859_4046 = sext i54 %r_V_7013"   --->   Operation 882 'sext' 'sext_ln859_4046' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 883 [1/1] (1.09ns)   --->   "%ret_V_4204 = add i58 %lhs_V_4676, i58 %sext_ln859_4046"   --->   Operation 883 'add' 'ret_V_4204' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_3760 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4204, i32 26, i32 57"   --->   Operation 884 'partselect' 'tmp_3760' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 885 [1/1] (0.00ns)   --->   "%lhs_V_4677 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3760, i26 0"   --->   Operation 885 'bitconcatenate' 'lhs_V_4677' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln859_4047 = sext i54 %r_V_7014"   --->   Operation 886 'sext' 'sext_ln859_4047' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 887 [1/1] (1.09ns)   --->   "%ret_V_4205 = add i58 %lhs_V_4677, i58 %sext_ln859_4047"   --->   Operation 887 'add' 'ret_V_4205' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_3761 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4205, i32 26, i32 57"   --->   Operation 888 'partselect' 'tmp_3761' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 889 [1/1] (0.00ns)   --->   "%lhs_V_4678 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3761, i26 0"   --->   Operation 889 'bitconcatenate' 'lhs_V_4678' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln859_4048 = sext i56 %r_V_7015"   --->   Operation 890 'sext' 'sext_ln859_4048' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 891 [1/1] (1.09ns)   --->   "%ret_V_4206 = add i58 %lhs_V_4678, i58 %sext_ln859_4048"   --->   Operation 891 'add' 'ret_V_4206' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_3762 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4206, i32 26, i32 57"   --->   Operation 892 'partselect' 'tmp_3762' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 893 [1/1] (0.00ns)   --->   "%lhs_V_4679 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3762, i26 0"   --->   Operation 893 'bitconcatenate' 'lhs_V_4679' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln859_4049 = sext i54 %r_V_7016"   --->   Operation 894 'sext' 'sext_ln859_4049' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 895 [1/1] (1.09ns)   --->   "%ret_V_4207 = add i58 %lhs_V_4679, i58 %sext_ln859_4049"   --->   Operation 895 'add' 'ret_V_4207' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_3763 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4207, i32 26, i32 57"   --->   Operation 896 'partselect' 'tmp_3763' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 897 [1/1] (0.00ns)   --->   "%lhs_V_4680 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3763, i26 0"   --->   Operation 897 'bitconcatenate' 'lhs_V_4680' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 898 [1/1] (3.42ns)   --->   "%r_V_7017 = mul i57 %sext_ln1316_2115, i57 29818689"   --->   Operation 898 'mul' 'r_V_7017' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln859_4050 = sext i57 %r_V_7017"   --->   Operation 899 'sext' 'sext_ln859_4050' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 900 [1/1] (1.09ns)   --->   "%ret_V_4208 = add i58 %lhs_V_4680, i58 %sext_ln859_4050"   --->   Operation 900 'add' 'ret_V_4208' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln864_461 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4208, i32 26, i32 57"   --->   Operation 901 'partselect' 'trunc_ln864_461' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 902 [1/1] (3.42ns)   --->   "%r_V_7019 = mul i54 %sext_ln1316_2084, i54 2352520"   --->   Operation 902 'mul' 'r_V_7019' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 903 [1/1] (0.00ns)   --->   "%lhs_V_4682 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i25.i26, i25 %lhs_V_4681, i26 0"   --->   Operation 903 'bitconcatenate' 'lhs_V_4682' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln1393_47 = sext i51 %lhs_V_4682"   --->   Operation 904 'sext' 'sext_ln1393_47' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 905 [1/1] (1.09ns)   --->   "%ret_V_4209 = add i54 %sext_ln1393_47, i54 %r_V_7019"   --->   Operation 905 'add' 'ret_V_4209' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_3991 = partselect i28 @_ssdm_op_PartSelect.i28.i54.i32.i32, i54 %ret_V_4209, i32 26, i32 53"   --->   Operation 906 'partselect' 'tmp_3991' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_3992 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i28.i26, i28 %tmp_3991, i26 0"   --->   Operation 907 'bitconcatenate' 'tmp_3992' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 908 [1/1] (0.00ns)   --->   "%lhs_V_4683 = sext i54 %tmp_3992"   --->   Operation 908 'sext' 'lhs_V_4683' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln1316_2130 = sext i32 %r_V_77"   --->   Operation 909 'sext' 'sext_ln1316_2130' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 910 [1/1] (3.42ns)   --->   "%r_V_7020 = mul i48 %sext_ln1316_2130, i48 281474976683164"   --->   Operation 910 'mul' 'r_V_7020' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln859_4051 = sext i48 %r_V_7020"   --->   Operation 911 'sext' 'sext_ln859_4051' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 912 [1/1] (1.09ns)   --->   "%ret_V_4210 = add i58 %lhs_V_4683, i58 %sext_ln859_4051"   --->   Operation 912 'add' 'ret_V_4210' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_3765 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4210, i32 26, i32 57"   --->   Operation 913 'partselect' 'tmp_3765' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 914 [1/1] (0.00ns)   --->   "%lhs_V_4684 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3765, i26 0"   --->   Operation 914 'bitconcatenate' 'lhs_V_4684' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln1316_2131 = sext i32 %r_V_4754_load"   --->   Operation 915 'sext' 'sext_ln1316_2131' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 916 [1/1] (3.42ns)   --->   "%r_V_7021 = mul i51 %sext_ln1316_2131, i51 2251799813329954"   --->   Operation 916 'mul' 'r_V_7021' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln859_4052 = sext i51 %r_V_7021"   --->   Operation 917 'sext' 'sext_ln859_4052' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 918 [1/1] (1.09ns)   --->   "%ret_V_4211 = add i58 %lhs_V_4684, i58 %sext_ln859_4052"   --->   Operation 918 'add' 'ret_V_4211' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_3766 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4211, i32 26, i32 57"   --->   Operation 919 'partselect' 'tmp_3766' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1316_2132 = sext i32 %r_V_4756_load"   --->   Operation 920 'sext' 'sext_ln1316_2132' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 921 [1/1] (3.42ns)   --->   "%r_V_7022 = mul i58 %sext_ln1316_2132, i58 44026199"   --->   Operation 921 'mul' 'r_V_7022' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 922 [1/1] (3.42ns)   --->   "%r_V_7023 = mul i52 %sext_ln1316_2099, i52 4503599626417609"   --->   Operation 922 'mul' 'r_V_7023' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 923 [1/1] (3.42ns)   --->   "%r_V_7024 = mul i52 %sext_ln1316_2105, i52 4503599626811916"   --->   Operation 923 'mul' 'r_V_7024' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1316_2133 = sext i32 %r_V_4762_load"   --->   Operation 924 'sext' 'sext_ln1316_2133' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 925 [1/1] (3.42ns)   --->   "%r_V_7025 = mul i53 %sext_ln1316_2133, i53 1346610"   --->   Operation 925 'mul' 'r_V_7025' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 926 [1/1] (3.42ns)   --->   "%r_V_7027 = mul i58 %sext_ln1316, i58 288230376047643558"   --->   Operation 926 'mul' 'r_V_7027' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_3771 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %r_V_7027, i32 26, i32 57"   --->   Operation 927 'partselect' 'tmp_3771' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 928 [1/1] (1.01ns)   --->   "%add_ln85_9 = add i32 %trunc_ln864_460, i32 52894" [AutoEncoder.cpp:85]   --->   Operation 928 'add' 'add_ln85_9' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 929 [1/1] (0.44ns)   --->   "%phi_ln859_6 = select i1 %sel_tmp, i32 %add_ln85_9, i32 52894" [AutoEncoder.cpp:49]   --->   Operation 929 'select' 'phi_ln859_6' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln1695_9 = trunc i32 %phi_ln859_6"   --->   Operation 930 'trunc' 'trunc_ln1695_9' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 931 [1/1] (0.99ns)   --->   "%icmp_ln1695_37 = icmp_sgt  i32 %phi_ln859_6, i32 0"   --->   Operation 931 'icmp' 'icmp_ln1695_37' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 932 [1/1] (0.41ns)   --->   "%select_ln8_37 = select i1 %icmp_ln1695_37, i31 %trunc_ln1695_9, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 932 'select' 'select_ln8_37' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln174_60 = zext i31 %select_ln8_37" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 933 'zext' 'zext_ln174_60' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 934 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_60" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 934 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 6.69>
ST_13 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln1316_2082 = sext i32 %r_V_4750_load"   --->   Operation 935 'sext' 'sext_ln1316_2082' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 936 [1/1] (0.00ns)   --->   "%lhs_V_4685 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3766, i26 0"   --->   Operation 936 'bitconcatenate' 'lhs_V_4685' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 937 [1/1] (1.09ns)   --->   "%ret_V_4212 = add i58 %lhs_V_4685, i58 %r_V_7022"   --->   Operation 937 'add' 'ret_V_4212' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_3767 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4212, i32 26, i32 57"   --->   Operation 938 'partselect' 'tmp_3767' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 939 [1/1] (0.00ns)   --->   "%lhs_V_4686 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3767, i26 0"   --->   Operation 939 'bitconcatenate' 'lhs_V_4686' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln859_4053 = sext i52 %r_V_7023"   --->   Operation 940 'sext' 'sext_ln859_4053' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 941 [1/1] (1.09ns)   --->   "%ret_V_4213 = add i58 %lhs_V_4686, i58 %sext_ln859_4053"   --->   Operation 941 'add' 'ret_V_4213' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_3768 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4213, i32 26, i32 57"   --->   Operation 942 'partselect' 'tmp_3768' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 943 [1/1] (0.00ns)   --->   "%lhs_V_4687 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3768, i26 0"   --->   Operation 943 'bitconcatenate' 'lhs_V_4687' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln859_4054 = sext i52 %r_V_7024"   --->   Operation 944 'sext' 'sext_ln859_4054' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 945 [1/1] (1.09ns)   --->   "%ret_V_4214 = add i58 %lhs_V_4687, i58 %sext_ln859_4054"   --->   Operation 945 'add' 'ret_V_4214' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_3769 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4214, i32 26, i32 57"   --->   Operation 946 'partselect' 'tmp_3769' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 947 [1/1] (0.00ns)   --->   "%lhs_V_4688 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3769, i26 0"   --->   Operation 947 'bitconcatenate' 'lhs_V_4688' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln859_4055 = sext i53 %r_V_7025"   --->   Operation 948 'sext' 'sext_ln859_4055' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 949 [1/1] (1.09ns)   --->   "%ret_V_4215 = add i58 %lhs_V_4688, i58 %sext_ln859_4055"   --->   Operation 949 'add' 'ret_V_4215' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_3770 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4215, i32 26, i32 57"   --->   Operation 950 'partselect' 'tmp_3770' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 951 [1/1] (0.00ns)   --->   "%lhs_V_4689 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3770, i26 0"   --->   Operation 951 'bitconcatenate' 'lhs_V_4689' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 952 [1/1] (3.42ns)   --->   "%r_V_7026 = mul i51 %sext_ln1316_2113, i51 2251799813381119"   --->   Operation 952 'mul' 'r_V_7026' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln859_4056 = sext i51 %r_V_7026"   --->   Operation 953 'sext' 'sext_ln859_4056' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 954 [1/1] (1.09ns)   --->   "%ret_V_4216 = add i58 %lhs_V_4689, i58 %sext_ln859_4056"   --->   Operation 954 'add' 'ret_V_4216' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln864_462 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4216, i32 26, i32 57"   --->   Operation 955 'partselect' 'trunc_ln864_462' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 956 [1/1] (0.00ns)   --->   "%lhs_V_4690 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3771, i26 0"   --->   Operation 956 'bitconcatenate' 'lhs_V_4690' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 957 [1/1] (3.42ns)   --->   "%r_V_7028 = mul i57 %sext_ln1316_2082, i57 144115188056615931"   --->   Operation 957 'mul' 'r_V_7028' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln859_4057 = sext i57 %r_V_7028"   --->   Operation 958 'sext' 'sext_ln859_4057' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 959 [1/1] (1.09ns)   --->   "%ret_V_4217 = add i58 %lhs_V_4690, i58 %sext_ln859_4057"   --->   Operation 959 'add' 'ret_V_4217' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_3772 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4217, i32 26, i32 57"   --->   Operation 960 'partselect' 'tmp_3772' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 961 [1/1] (0.00ns)   --->   "%lhs_V_4691 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3772, i26 0"   --->   Operation 961 'bitconcatenate' 'lhs_V_4691' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 962 [1/1] (3.42ns)   --->   "%r_V_7029 = mul i54 %sext_ln1316_2086, i54 18014398506213285"   --->   Operation 962 'mul' 'r_V_7029' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln859_4058 = sext i54 %r_V_7029"   --->   Operation 963 'sext' 'sext_ln859_4058' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 964 [1/1] (1.09ns)   --->   "%ret_V_4218 = add i58 %lhs_V_4691, i58 %sext_ln859_4058"   --->   Operation 964 'add' 'ret_V_4218' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_3773 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4218, i32 26, i32 57"   --->   Operation 965 'partselect' 'tmp_3773' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 966 [1/1] (0.00ns)   --->   "%lhs_V_4692 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3773, i26 0"   --->   Operation 966 'bitconcatenate' 'lhs_V_4692' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 967 [1/1] (3.42ns)   --->   "%r_V_7030 = mul i57 %sext_ln1316_2093, i57 144115188043002257"   --->   Operation 967 'mul' 'r_V_7030' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln859_4059 = sext i57 %r_V_7030"   --->   Operation 968 'sext' 'sext_ln859_4059' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 969 [1/1] (1.09ns)   --->   "%ret_V_4219 = add i58 %lhs_V_4692, i58 %sext_ln859_4059"   --->   Operation 969 'add' 'ret_V_4219' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_3774 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4219, i32 26, i32 57"   --->   Operation 970 'partselect' 'tmp_3774' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 971 [1/1] (3.42ns)   --->   "%r_V_7031 = mul i55 %sext_ln1316_2097, i55 4427810"   --->   Operation 971 'mul' 'r_V_7031' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 972 [1/1] (3.42ns)   --->   "%r_V_7032 = mul i57 %sext_ln1316_2100, i57 144115188057052166"   --->   Operation 972 'mul' 'r_V_7032' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 973 [1/1] (3.42ns)   --->   "%r_V_7033 = mul i54 %sext_ln1316_2106, i54 4121280"   --->   Operation 973 'mul' 'r_V_7033' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 974 [1/1] (3.42ns)   --->   "%r_V_7034 = mul i57 %sext_ln1316_2111, i57 32024400"   --->   Operation 974 'mul' 'r_V_7034' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 975 [1/1] (3.42ns)   --->   "%r_V_7036 = mul i58 %sext_ln1316, i58 288230376103111844"   --->   Operation 975 'mul' 'r_V_7036' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_3779 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %r_V_7036, i32 26, i32 57"   --->   Operation 976 'partselect' 'tmp_3779' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 977 [1/1] (1.01ns)   --->   "%add_ln85_10 = add i32 %trunc_ln864_461, i32 4294927574" [AutoEncoder.cpp:85]   --->   Operation 977 'add' 'add_ln85_10' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 978 [1/1] (0.44ns)   --->   "%phi_ln859_5 = select i1 %sel_tmp, i32 %add_ln85_10, i32 4294927574" [AutoEncoder.cpp:49]   --->   Operation 978 'select' 'phi_ln859_5' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln1695_10 = trunc i32 %phi_ln859_5"   --->   Operation 979 'trunc' 'trunc_ln1695_10' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 980 [1/1] (0.99ns)   --->   "%icmp_ln1695_38 = icmp_sgt  i32 %phi_ln859_5, i32 0"   --->   Operation 980 'icmp' 'icmp_ln1695_38' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 981 [1/1] (0.41ns)   --->   "%select_ln8_38 = select i1 %icmp_ln1695_38, i31 %trunc_ln1695_10, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 981 'select' 'select_ln8_38' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln174_61 = zext i31 %select_ln8_38" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 982 'zext' 'zext_ln174_61' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 983 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_61" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 983 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 6.69>
ST_14 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln1316_2104 = sext i32 %r_V_4760_load"   --->   Operation 984 'sext' 'sext_ln1316_2104' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_14 : Operation 985 [1/1] (0.00ns)   --->   "%lhs_V_4693 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3774, i26 0"   --->   Operation 985 'bitconcatenate' 'lhs_V_4693' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln859_4060 = sext i55 %r_V_7031"   --->   Operation 986 'sext' 'sext_ln859_4060' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 987 [1/1] (1.09ns)   --->   "%ret_V_4220 = add i58 %lhs_V_4693, i58 %sext_ln859_4060"   --->   Operation 987 'add' 'ret_V_4220' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_3775 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4220, i32 26, i32 57"   --->   Operation 988 'partselect' 'tmp_3775' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 989 [1/1] (0.00ns)   --->   "%lhs_V_4694 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3775, i26 0"   --->   Operation 989 'bitconcatenate' 'lhs_V_4694' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln859_4061 = sext i57 %r_V_7032"   --->   Operation 990 'sext' 'sext_ln859_4061' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 991 [1/1] (1.09ns)   --->   "%ret_V_4221 = add i58 %lhs_V_4694, i58 %sext_ln859_4061"   --->   Operation 991 'add' 'ret_V_4221' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_3776 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4221, i32 26, i32 57"   --->   Operation 992 'partselect' 'tmp_3776' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 993 [1/1] (0.00ns)   --->   "%lhs_V_4695 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3776, i26 0"   --->   Operation 993 'bitconcatenate' 'lhs_V_4695' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln859_4062 = sext i54 %r_V_7033"   --->   Operation 994 'sext' 'sext_ln859_4062' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 995 [1/1] (1.09ns)   --->   "%ret_V_4222 = add i58 %lhs_V_4695, i58 %sext_ln859_4062"   --->   Operation 995 'add' 'ret_V_4222' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_3777 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4222, i32 26, i32 57"   --->   Operation 996 'partselect' 'tmp_3777' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 997 [1/1] (0.00ns)   --->   "%lhs_V_4696 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3777, i26 0"   --->   Operation 997 'bitconcatenate' 'lhs_V_4696' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln859_4063 = sext i57 %r_V_7034"   --->   Operation 998 'sext' 'sext_ln859_4063' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 999 [1/1] (1.09ns)   --->   "%ret_V_4223 = add i58 %lhs_V_4696, i58 %sext_ln859_4063"   --->   Operation 999 'add' 'ret_V_4223' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_3778 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4223, i32 26, i32 57"   --->   Operation 1000 'partselect' 'tmp_3778' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1001 [1/1] (0.00ns)   --->   "%lhs_V_4697 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3778, i26 0"   --->   Operation 1001 'bitconcatenate' 'lhs_V_4697' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1002 [1/1] (3.42ns)   --->   "%r_V_7035 = mul i56 %sext_ln1316_2117, i56 72057594022988963"   --->   Operation 1002 'mul' 'r_V_7035' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln859_4064 = sext i56 %r_V_7035"   --->   Operation 1003 'sext' 'sext_ln859_4064' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1004 [1/1] (1.09ns)   --->   "%ret_V_4224 = add i58 %lhs_V_4697, i58 %sext_ln859_4064"   --->   Operation 1004 'add' 'ret_V_4224' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln864_463 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4224, i32 26, i32 57"   --->   Operation 1005 'partselect' 'trunc_ln864_463' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1006 [1/1] (0.00ns)   --->   "%lhs_V_4698 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3779, i26 0"   --->   Operation 1006 'bitconcatenate' 'lhs_V_4698' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1007 [1/1] (3.42ns)   --->   "%r_V_7037 = mul i56 %sext_ln1316_2085, i56 72057594026386109"   --->   Operation 1007 'mul' 'r_V_7037' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln859_4065 = sext i56 %r_V_7037"   --->   Operation 1008 'sext' 'sext_ln859_4065' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1009 [1/1] (1.09ns)   --->   "%ret_V_4225 = add i58 %lhs_V_4698, i58 %sext_ln859_4065"   --->   Operation 1009 'add' 'ret_V_4225' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_3780 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4225, i32 26, i32 57"   --->   Operation 1010 'partselect' 'tmp_3780' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1011 [1/1] (0.00ns)   --->   "%lhs_V_4699 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3780, i26 0"   --->   Operation 1011 'bitconcatenate' 'lhs_V_4699' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1012 [1/1] (3.42ns)   --->   "%r_V_7038 = mul i57 %sext_ln1316_2088, i57 17647405"   --->   Operation 1012 'mul' 'r_V_7038' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln859_4066 = sext i57 %r_V_7038"   --->   Operation 1013 'sext' 'sext_ln859_4066' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1014 [1/1] (1.09ns)   --->   "%ret_V_4226 = add i58 %lhs_V_4699, i58 %sext_ln859_4066"   --->   Operation 1014 'add' 'ret_V_4226' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_3781 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4226, i32 26, i32 57"   --->   Operation 1015 'partselect' 'tmp_3781' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1016 [1/1] (0.00ns)   --->   "%lhs_V_4700 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3781, i26 0"   --->   Operation 1016 'bitconcatenate' 'lhs_V_4700' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln1316_2134 = sext i32 %r_V_4754_load"   --->   Operation 1017 'sext' 'sext_ln1316_2134' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1018 [1/1] (3.42ns)   --->   "%r_V_7039 = mul i58 %sext_ln1316_2134, i58 288230376112982836"   --->   Operation 1018 'mul' 'r_V_7039' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1019 [1/1] (1.09ns)   --->   "%ret_V_4227 = add i58 %lhs_V_4700, i58 %r_V_7039"   --->   Operation 1019 'add' 'ret_V_4227' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_3782 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4227, i32 26, i32 57"   --->   Operation 1020 'partselect' 'tmp_3782' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1316_2135 = sext i32 %r_V_4756_load"   --->   Operation 1021 'sext' 'sext_ln1316_2135' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1022 [1/1] (3.42ns)   --->   "%r_V_7040 = mul i57 %sext_ln1316_2135, i57 20721395"   --->   Operation 1022 'mul' 'r_V_7040' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1023 [1/1] (3.42ns)   --->   "%r_V_7041 = mul i57 %sext_ln1316_2100, i57 23349744"   --->   Operation 1023 'mul' 'r_V_7041' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1024 [1/1] (3.42ns)   --->   "%r_V_7042 = mul i58 %sext_ln1316_2104, i58 288230376097657815"   --->   Operation 1024 'mul' 'r_V_7042' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1025 [1/1] (3.42ns)   --->   "%r_V_7043 = mul i57 %sext_ln1316_2111, i57 144115188048757849"   --->   Operation 1025 'mul' 'r_V_7043' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1026 [1/1] (3.42ns)   --->   "%r_V_7045 = mul i55 %sext_ln1316_2080, i55 4905400"   --->   Operation 1026 'mul' 'r_V_7045' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1027 [1/1] (0.00ns)   --->   "%lhs_V_4706 = partselect i29 @_ssdm_op_PartSelect.i29.i55.i32.i32, i55 %r_V_7045, i32 26, i32 54"   --->   Operation 1027 'partselect' 'lhs_V_4706' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1028 [1/1] (1.01ns)   --->   "%add_ln85_11 = add i32 %trunc_ln864_462, i32 648644" [AutoEncoder.cpp:85]   --->   Operation 1028 'add' 'add_ln85_11' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1029 [1/1] (0.44ns)   --->   "%phi_ln859_4 = select i1 %sel_tmp, i32 %add_ln85_11, i32 648644" [AutoEncoder.cpp:49]   --->   Operation 1029 'select' 'phi_ln859_4' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln1695_11 = trunc i32 %phi_ln859_4"   --->   Operation 1030 'trunc' 'trunc_ln1695_11' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1031 [1/1] (0.99ns)   --->   "%icmp_ln1695_39 = icmp_sgt  i32 %phi_ln859_4, i32 0"   --->   Operation 1031 'icmp' 'icmp_ln1695_39' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1032 [1/1] (0.41ns)   --->   "%select_ln8_39 = select i1 %icmp_ln1695_39, i31 %trunc_ln1695_11, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 1032 'select' 'select_ln8_39' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln174_62 = zext i31 %select_ln8_39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1033 'zext' 'zext_ln174_62' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 1034 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_62" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1034 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 6.70>
ST_15 : Operation 1035 [1/1] (0.00ns)   --->   "%lhs_V_4701 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3782, i26 0"   --->   Operation 1035 'bitconcatenate' 'lhs_V_4701' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln859_4067 = sext i57 %r_V_7040"   --->   Operation 1036 'sext' 'sext_ln859_4067' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1037 [1/1] (1.09ns)   --->   "%ret_V_4228 = add i58 %lhs_V_4701, i58 %sext_ln859_4067"   --->   Operation 1037 'add' 'ret_V_4228' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_3783 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4228, i32 26, i32 57"   --->   Operation 1038 'partselect' 'tmp_3783' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1039 [1/1] (0.00ns)   --->   "%lhs_V_4702 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3783, i26 0"   --->   Operation 1039 'bitconcatenate' 'lhs_V_4702' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln859_4068 = sext i57 %r_V_7041"   --->   Operation 1040 'sext' 'sext_ln859_4068' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1041 [1/1] (1.09ns)   --->   "%ret_V_4229 = add i58 %lhs_V_4702, i58 %sext_ln859_4068"   --->   Operation 1041 'add' 'ret_V_4229' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_3784 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4229, i32 26, i32 57"   --->   Operation 1042 'partselect' 'tmp_3784' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1043 [1/1] (0.00ns)   --->   "%lhs_V_4703 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3784, i26 0"   --->   Operation 1043 'bitconcatenate' 'lhs_V_4703' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1044 [1/1] (1.09ns)   --->   "%ret_V_4230 = add i58 %lhs_V_4703, i58 %r_V_7042"   --->   Operation 1044 'add' 'ret_V_4230' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_3785 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4230, i32 26, i32 57"   --->   Operation 1045 'partselect' 'tmp_3785' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1046 [1/1] (0.00ns)   --->   "%lhs_V_4704 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3785, i26 0"   --->   Operation 1046 'bitconcatenate' 'lhs_V_4704' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln859_4069 = sext i57 %r_V_7043"   --->   Operation 1047 'sext' 'sext_ln859_4069' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1048 [1/1] (1.09ns)   --->   "%ret_V_4231 = add i58 %lhs_V_4704, i58 %sext_ln859_4069"   --->   Operation 1048 'add' 'ret_V_4231' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_3786 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4231, i32 26, i32 57"   --->   Operation 1049 'partselect' 'tmp_3786' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1050 [1/1] (0.00ns)   --->   "%lhs_V_4705 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3786, i26 0"   --->   Operation 1050 'bitconcatenate' 'lhs_V_4705' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1051 [1/1] (3.42ns)   --->   "%r_V_7044 = mul i57 %sext_ln1316_2115, i57 144115188053109105"   --->   Operation 1051 'mul' 'r_V_7044' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln859_4070 = sext i57 %r_V_7044"   --->   Operation 1052 'sext' 'sext_ln859_4070' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1053 [1/1] (1.09ns)   --->   "%ret_V_4232 = add i58 %lhs_V_4705, i58 %sext_ln859_4070"   --->   Operation 1053 'add' 'ret_V_4232' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln864_464 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4232, i32 26, i32 57"   --->   Operation 1054 'partselect' 'trunc_ln864_464' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1055 [1/1] (3.42ns)   --->   "%r_V_7046 = mul i57 %sext_ln1316_2082, i57 22589659"   --->   Operation 1055 'mul' 'r_V_7046' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1056 [1/1] (0.00ns)   --->   "%lhs_V_4707 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i29.i26, i29 %lhs_V_4706, i26 0"   --->   Operation 1056 'bitconcatenate' 'lhs_V_4707' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln1393_48 = sext i55 %lhs_V_4707"   --->   Operation 1057 'sext' 'sext_ln1393_48' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1058 [1/1] (1.09ns)   --->   "%ret_V_4233 = add i57 %sext_ln1393_48, i57 %r_V_7046"   --->   Operation 1058 'add' 'ret_V_4233' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_3993 = partselect i31 @_ssdm_op_PartSelect.i31.i57.i32.i32, i57 %ret_V_4233, i32 26, i32 56"   --->   Operation 1059 'partselect' 'tmp_3993' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_3994 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i31.i26, i31 %tmp_3993, i26 0"   --->   Operation 1060 'bitconcatenate' 'tmp_3994' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1061 [1/1] (0.00ns)   --->   "%lhs_V_4708 = sext i57 %tmp_3994"   --->   Operation 1061 'sext' 'lhs_V_4708' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1062 [1/1] (3.42ns)   --->   "%r_V_7047 = mul i57 %sext_ln1316_2088, i57 30523990"   --->   Operation 1062 'mul' 'r_V_7047' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln859_4071 = sext i57 %r_V_7047"   --->   Operation 1063 'sext' 'sext_ln859_4071' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1064 [1/1] (1.09ns)   --->   "%ret_V_4234 = add i58 %lhs_V_4708, i58 %sext_ln859_4071"   --->   Operation 1064 'add' 'ret_V_4234' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_3788 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4234, i32 26, i32 57"   --->   Operation 1065 'partselect' 'tmp_3788' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1066 [1/1] (0.00ns)   --->   "%lhs_V_4709 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3788, i26 0"   --->   Operation 1066 'bitconcatenate' 'lhs_V_4709' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln1316_2136 = sext i32 %r_V_4754_load"   --->   Operation 1067 'sext' 'sext_ln1316_2136' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1068 [1/1] (3.42ns)   --->   "%r_V_7048 = mul i53 %sext_ln1316_2136, i53 2089240"   --->   Operation 1068 'mul' 'r_V_7048' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln859_4072 = sext i53 %r_V_7048"   --->   Operation 1069 'sext' 'sext_ln859_4072' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1070 [1/1] (1.09ns)   --->   "%ret_V_4235 = add i58 %lhs_V_4709, i58 %sext_ln859_4072"   --->   Operation 1070 'add' 'ret_V_4235' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_3789 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4235, i32 26, i32 57"   --->   Operation 1071 'partselect' 'tmp_3789' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1072 [1/1] (3.42ns)   --->   "%r_V_7049 = mul i53 %sext_ln1316_2096, i53 9007199253199777"   --->   Operation 1072 'mul' 'r_V_7049' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1073 [1/1] (3.42ns)   --->   "%r_V_7050 = mul i56 %sext_ln1316_2103, i56 10860791"   --->   Operation 1073 'mul' 'r_V_7050' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln1316_2137 = sext i32 %r_V_4760_load"   --->   Operation 1074 'sext' 'sext_ln1316_2137' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1075 [1/1] (3.42ns)   --->   "%r_V_7051 = mul i49 %sext_ln1316_2137, i49 58112"   --->   Operation 1075 'mul' 'r_V_7051' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1076 [1/1] (3.42ns)   --->   "%r_V_7052 = mul i55 %sext_ln1316_2110, i55 36028797012682915"   --->   Operation 1076 'mul' 'r_V_7052' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1077 [1/1] (3.42ns)   --->   "%r_V_7054 = mul i57 %sext_ln1316_2079, i57 144115188056162455"   --->   Operation 1077 'mul' 'r_V_7054' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1078 [1/1] (0.00ns)   --->   "%lhs_V_4715 = partselect i31 @_ssdm_op_PartSelect.i31.i57.i32.i32, i57 %r_V_7054, i32 26, i32 56"   --->   Operation 1078 'partselect' 'lhs_V_4715' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1079 [1/1] (1.01ns)   --->   "%add_ln85_12 = add i32 %trunc_ln864_463, i32 4294928575" [AutoEncoder.cpp:85]   --->   Operation 1079 'add' 'add_ln85_12' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1080 [1/1] (0.44ns)   --->   "%phi_ln859_3 = select i1 %sel_tmp, i32 %add_ln85_12, i32 4294928575" [AutoEncoder.cpp:49]   --->   Operation 1080 'select' 'phi_ln859_3' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1081 [1/1] (0.00ns)   --->   "%trunc_ln1695_12 = trunc i32 %phi_ln859_3"   --->   Operation 1081 'trunc' 'trunc_ln1695_12' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1082 [1/1] (0.99ns)   --->   "%icmp_ln1695_40 = icmp_sgt  i32 %phi_ln859_3, i32 0"   --->   Operation 1082 'icmp' 'icmp_ln1695_40' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1083 [1/1] (0.41ns)   --->   "%select_ln8_40 = select i1 %icmp_ln1695_40, i31 %trunc_ln1695_12, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 1083 'select' 'select_ln8_40' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln174_63 = zext i31 %select_ln8_40" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1084 'zext' 'zext_ln174_63' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 1085 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_63" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1085 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 6.70>
ST_16 : Operation 1086 [1/1] (0.00ns)   --->   "%lhs_V_4710 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3789, i26 0"   --->   Operation 1086 'bitconcatenate' 'lhs_V_4710' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln859_4073 = sext i53 %r_V_7049"   --->   Operation 1087 'sext' 'sext_ln859_4073' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1088 [1/1] (1.09ns)   --->   "%ret_V_4236 = add i58 %lhs_V_4710, i58 %sext_ln859_4073"   --->   Operation 1088 'add' 'ret_V_4236' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_3790 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4236, i32 26, i32 57"   --->   Operation 1089 'partselect' 'tmp_3790' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1090 [1/1] (0.00ns)   --->   "%lhs_V_4711 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3790, i26 0"   --->   Operation 1090 'bitconcatenate' 'lhs_V_4711' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln859_4074 = sext i56 %r_V_7050"   --->   Operation 1091 'sext' 'sext_ln859_4074' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1092 [1/1] (1.09ns)   --->   "%ret_V_4237 = add i58 %lhs_V_4711, i58 %sext_ln859_4074"   --->   Operation 1092 'add' 'ret_V_4237' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_3791 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4237, i32 26, i32 57"   --->   Operation 1093 'partselect' 'tmp_3791' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1094 [1/1] (0.00ns)   --->   "%lhs_V_4712 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3791, i26 0"   --->   Operation 1094 'bitconcatenate' 'lhs_V_4712' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln859_4075 = sext i49 %r_V_7051"   --->   Operation 1095 'sext' 'sext_ln859_4075' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1096 [1/1] (1.09ns)   --->   "%ret_V_4238 = add i58 %lhs_V_4712, i58 %sext_ln859_4075"   --->   Operation 1096 'add' 'ret_V_4238' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_3792 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4238, i32 26, i32 57"   --->   Operation 1097 'partselect' 'tmp_3792' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1098 [1/1] (0.00ns)   --->   "%lhs_V_4713 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3792, i26 0"   --->   Operation 1098 'bitconcatenate' 'lhs_V_4713' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln859_4076 = sext i55 %r_V_7052"   --->   Operation 1099 'sext' 'sext_ln859_4076' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1100 [1/1] (1.09ns)   --->   "%ret_V_4239 = add i58 %lhs_V_4713, i58 %sext_ln859_4076"   --->   Operation 1100 'add' 'ret_V_4239' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_3793 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4239, i32 26, i32 57"   --->   Operation 1101 'partselect' 'tmp_3793' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1102 [1/1] (0.00ns)   --->   "%lhs_V_4714 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3793, i26 0"   --->   Operation 1102 'bitconcatenate' 'lhs_V_4714' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1103 [1/1] (3.42ns)   --->   "%r_V_7053 = mul i55 %sext_ln1316_2114, i55 7408222"   --->   Operation 1103 'mul' 'r_V_7053' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln859_4077 = sext i55 %r_V_7053"   --->   Operation 1104 'sext' 'sext_ln859_4077' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1105 [1/1] (1.09ns)   --->   "%ret_V_4240 = add i58 %lhs_V_4714, i58 %sext_ln859_4077"   --->   Operation 1105 'add' 'ret_V_4240' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1106 [1/1] (0.00ns)   --->   "%trunc_ln864_465 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4240, i32 26, i32 57"   --->   Operation 1106 'partselect' 'trunc_ln864_465' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1107 [1/1] (3.42ns)   --->   "%r_V_7055 = mul i57 %sext_ln1316_2082, i57 144115188053089814"   --->   Operation 1107 'mul' 'r_V_7055' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln859_4078 = sext i57 %r_V_7055"   --->   Operation 1108 'sext' 'sext_ln859_4078' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1109 [1/1] (0.00ns)   --->   "%lhs_V_4716 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i31.i26, i31 %lhs_V_4715, i26 0"   --->   Operation 1109 'bitconcatenate' 'lhs_V_4716' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln884_17 = sext i57 %lhs_V_4716"   --->   Operation 1110 'sext' 'sext_ln884_17' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1111 [1/1] (1.09ns)   --->   "%ret_V_4241 = add i58 %sext_ln884_17, i58 %sext_ln859_4078"   --->   Operation 1111 'add' 'ret_V_4241' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_3795 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4241, i32 26, i32 57"   --->   Operation 1112 'partselect' 'tmp_3795' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1113 [1/1] (0.00ns)   --->   "%lhs_V_4717 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3795, i26 0"   --->   Operation 1113 'bitconcatenate' 'lhs_V_4717' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1114 [1/1] (3.42ns)   --->   "%r_V_7056 = mul i56 %sext_ln1316_2087, i56 72057594023105128"   --->   Operation 1114 'mul' 'r_V_7056' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln859_4079 = sext i56 %r_V_7056"   --->   Operation 1115 'sext' 'sext_ln859_4079' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1116 [1/1] (1.09ns)   --->   "%ret_V_4242 = add i58 %lhs_V_4717, i58 %sext_ln859_4079"   --->   Operation 1116 'add' 'ret_V_4242' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_3796 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4242, i32 26, i32 57"   --->   Operation 1117 'partselect' 'tmp_3796' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1118 [1/1] (0.00ns)   --->   "%lhs_V_4718 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3796, i26 0"   --->   Operation 1118 'bitconcatenate' 'lhs_V_4718' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1119 [1/1] (3.42ns)   --->   "%r_V_7057 = mul i55 %sext_ln1316_2092, i55 6806346"   --->   Operation 1119 'mul' 'r_V_7057' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln859_4080 = sext i55 %r_V_7057"   --->   Operation 1120 'sext' 'sext_ln859_4080' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1121 [1/1] (1.09ns)   --->   "%ret_V_4243 = add i58 %lhs_V_4718, i58 %sext_ln859_4080"   --->   Operation 1121 'add' 'ret_V_4243' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_3797 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4243, i32 26, i32 57"   --->   Operation 1122 'partselect' 'tmp_3797' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1123 [1/1] (3.42ns)   --->   "%r_V_7058 = mul i55 %sext_ln1316_2097, i55 4880352"   --->   Operation 1123 'mul' 'r_V_7058' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1124 [1/1] (3.42ns)   --->   "%r_V_7059 = mul i56 %sext_ln1316_2103, i56 72057594026871841"   --->   Operation 1124 'mul' 'r_V_7059' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1125 [1/1] (3.42ns)   --->   "%r_V_7060 = mul i58 %sext_ln1316_2104, i58 35846595"   --->   Operation 1125 'mul' 'r_V_7060' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1126 [1/1] (3.42ns)   --->   "%r_V_7061 = mul i55 %sext_ln1316_2110, i55 36028797013193057"   --->   Operation 1126 'mul' 'r_V_7061' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1127 [1/1] (3.42ns)   --->   "%r_V_7062 = mul i57 %sext_ln1316_2115, i57 144115188058558054"   --->   Operation 1127 'mul' 'r_V_7062' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1128 [1/1] (1.01ns)   --->   "%add_ln85_13 = add i32 %trunc_ln864_464, i32 603214" [AutoEncoder.cpp:85]   --->   Operation 1128 'add' 'add_ln85_13' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1129 [1/1] (0.44ns)   --->   "%phi_ln859_2 = select i1 %sel_tmp, i32 %add_ln85_13, i32 603214" [AutoEncoder.cpp:49]   --->   Operation 1129 'select' 'phi_ln859_2' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln1695_13 = trunc i32 %phi_ln859_2"   --->   Operation 1130 'trunc' 'trunc_ln1695_13' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1131 [1/1] (0.99ns)   --->   "%icmp_ln1695_41 = icmp_sgt  i32 %phi_ln859_2, i32 0"   --->   Operation 1131 'icmp' 'icmp_ln1695_41' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1132 [1/1] (0.41ns)   --->   "%select_ln8_41 = select i1 %icmp_ln1695_41, i31 %trunc_ln1695_13, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 1132 'select' 'select_ln8_41' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln174_64 = zext i31 %select_ln8_41" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1133 'zext' 'zext_ln174_64' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 1134 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_64" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1134 'write' 'write_ln174' <Predicate = (!icmp_ln49 & sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 6.93>
ST_17 : Operation 1135 [1/1] (0.00ns)   --->   "%lhs_V_4719 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3797, i26 0"   --->   Operation 1135 'bitconcatenate' 'lhs_V_4719' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln859_4081 = sext i55 %r_V_7058"   --->   Operation 1136 'sext' 'sext_ln859_4081' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1137 [1/1] (1.09ns)   --->   "%ret_V_4244 = add i58 %lhs_V_4719, i58 %sext_ln859_4081"   --->   Operation 1137 'add' 'ret_V_4244' <Predicate = (sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_3798 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4244, i32 26, i32 57"   --->   Operation 1138 'partselect' 'tmp_3798' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1139 [1/1] (0.00ns)   --->   "%lhs_V_4720 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3798, i26 0"   --->   Operation 1139 'bitconcatenate' 'lhs_V_4720' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln859_4082 = sext i56 %r_V_7059"   --->   Operation 1140 'sext' 'sext_ln859_4082' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1141 [1/1] (1.09ns)   --->   "%ret_V_4245 = add i58 %lhs_V_4720, i58 %sext_ln859_4082"   --->   Operation 1141 'add' 'ret_V_4245' <Predicate = (sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_3799 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4245, i32 26, i32 57"   --->   Operation 1142 'partselect' 'tmp_3799' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1143 [1/1] (0.00ns)   --->   "%lhs_V_4721 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3799, i26 0"   --->   Operation 1143 'bitconcatenate' 'lhs_V_4721' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1144 [1/1] (1.09ns)   --->   "%ret_V_4246 = add i58 %lhs_V_4721, i58 %r_V_7060"   --->   Operation 1144 'add' 'ret_V_4246' <Predicate = (sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_3800 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4246, i32 26, i32 57"   --->   Operation 1145 'partselect' 'tmp_3800' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1146 [1/1] (0.00ns)   --->   "%lhs_V_4722 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3800, i26 0"   --->   Operation 1146 'bitconcatenate' 'lhs_V_4722' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln859_4083 = sext i55 %r_V_7061"   --->   Operation 1147 'sext' 'sext_ln859_4083' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1148 [1/1] (1.09ns)   --->   "%ret_V_4247 = add i58 %lhs_V_4722, i58 %sext_ln859_4083"   --->   Operation 1148 'add' 'ret_V_4247' <Predicate = (sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_3801 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4247, i32 26, i32 57"   --->   Operation 1149 'partselect' 'tmp_3801' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1150 [1/1] (0.00ns)   --->   "%lhs_V_4723 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %tmp_3801, i26 0"   --->   Operation 1150 'bitconcatenate' 'lhs_V_4723' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln859_4084 = sext i57 %r_V_7062"   --->   Operation 1151 'sext' 'sext_ln859_4084' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1152 [1/1] (1.09ns)   --->   "%ret_V_4248 = add i58 %lhs_V_4723, i58 %sext_ln859_4084"   --->   Operation 1152 'add' 'ret_V_4248' <Predicate = (sel_tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln864_466 = partselect i32 @_ssdm_op_PartSelect.i32.i58.i32.i32, i58 %ret_V_4248, i32 26, i32 57"   --->   Operation 1153 'partselect' 'trunc_ln864_466' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1154 [1/1] (1.01ns)   --->   "%add_ln85_14 = add i32 %trunc_ln864_465, i32 30784" [AutoEncoder.cpp:85]   --->   Operation 1154 'add' 'add_ln85_14' <Predicate = (sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1155 [1/1] (1.01ns)   --->   "%add_ln85_15 = add i32 %trunc_ln864_466, i32 4294870961" [AutoEncoder.cpp:85]   --->   Operation 1155 'add' 'add_ln85_15' <Predicate = (sel_tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1156 [1/1] (0.44ns)   --->   "%phi_ln859 = select i1 %sel_tmp, i32 %add_ln85_15, i32 4294870961" [AutoEncoder.cpp:49]   --->   Operation 1156 'select' 'phi_ln859' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1157 [1/1] (0.44ns)   --->   "%phi_ln859_1 = select i1 %sel_tmp, i32 %add_ln85_14, i32 30784" [AutoEncoder.cpp:49]   --->   Operation 1157 'select' 'phi_ln859_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln1695_14 = trunc i32 %phi_ln859_1"   --->   Operation 1158 'trunc' 'trunc_ln1695_14' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1159 [1/1] (0.99ns)   --->   "%icmp_ln1695_42 = icmp_sgt  i32 %phi_ln859_1, i32 0"   --->   Operation 1159 'icmp' 'icmp_ln1695_42' <Predicate = (sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1160 [1/1] (0.41ns)   --->   "%select_ln8_42 = select i1 %icmp_ln1695_42, i31 %trunc_ln1695_14, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 1160 'select' 'select_ln8_42' <Predicate = (sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln174_65 = zext i31 %select_ln8_42" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1161 'zext' 'zext_ln174_65' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_17 : Operation 1162 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_65" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1162 'write' 'write_ln174' <Predicate = (sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 3.24>
ST_18 : Operation 1163 [1/1] (0.00ns)   --->   "%trunc_ln1695_15 = trunc i32 %phi_ln859"   --->   Operation 1163 'trunc' 'trunc_ln1695_15' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_18 : Operation 1164 [1/1] (0.99ns)   --->   "%icmp_ln1695_43 = icmp_sgt  i32 %phi_ln859, i32 0"   --->   Operation 1164 'icmp' 'icmp_ln1695_43' <Predicate = (sel_tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1165 [1/1] (0.41ns)   --->   "%select_ln8_43 = select i1 %icmp_ln1695_43, i31 %trunc_ln1695_15, i31 0" [./activation.h:8->AutoEncoder.cpp:98]   --->   Operation 1165 'select' 'select_ln8_43' <Predicate = (sel_tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln174_66 = zext i31 %select_ln8_43" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1166 'zext' 'zext_ln174_66' <Predicate = (sel_tmp)> <Delay = 0.00>
ST_18 : Operation 1167 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv1_out16, i32 %zext_ln174_66" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1167 'write' 'write_ln174' <Predicate = (sel_tmp)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_18 : Operation 1168 [1/1] (0.00ns)   --->   "%br_ln103 = br void %if.end199.i.i.i" [AutoEncoder.cpp:103]   --->   Operation 1168 'br' 'br_ln103' <Predicate = (sel_tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.57ns
The critical path consists of the following:
	'alloca' operation ('pool_col') [9]  (0 ns)
	'load' operation ('pool_col_load', AutoEncoder.cpp:50) on local variable 'pool_col' [84]  (0 ns)
	'icmp' operation ('icmp_ln50', AutoEncoder.cpp:50) [88]  (0.753 ns)
	'select' operation ('select_ln49', AutoEncoder.cpp:49) [89]  (0.414 ns)
	'mux' operation ('r.V', AutoEncoder.cpp:70) [185]  (0.885 ns)
	'mul' operation ('r.V') [208]  (3.42 ns)
	'add' operation ('ret.V') [210]  (1.09 ns)

 <State 2>: 6.78ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [114]  (1.84 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [117]  (0.427 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [117]  (0 ns)
	'mul' operation ('r.V') [266]  (3.42 ns)
	'add' operation ('ret.V') [268]  (1.09 ns)

 <State 3>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [316]  (3.42 ns)
	'add' operation ('ret.V') [320]  (1.1 ns)
	'add' operation ('ret.V') [326]  (1.09 ns)
	'add' operation ('ret.V') [331]  (1.09 ns)

 <State 4>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [360]  (3.42 ns)
	'add' operation ('ret.V') [364]  (1.09 ns)
	'add' operation ('ret.V') [369]  (1.09 ns)
	'add' operation ('ret.V') [374]  (1.09 ns)

 <State 5>: 6.71ns
The critical path consists of the following:
	'mul' operation ('r.V') [404]  (3.42 ns)
	'add' operation ('ret.V') [407]  (1.1 ns)
	'add' operation ('ret.V') [413]  (1.1 ns)
	'add' operation ('ret.V') [418]  (1.09 ns)

 <State 6>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [448]  (3.42 ns)
	'add' operation ('ret.V') [452]  (1.1 ns)
	'add' operation ('ret.V') [458]  (1.09 ns)
	'add' operation ('ret.V') [463]  (1.09 ns)

 <State 7>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [495]  (3.42 ns)
	'add' operation ('ret.V') [499]  (1.1 ns)
	'add' operation ('ret.V') [505]  (1.09 ns)
	'add' operation ('ret.V') [510]  (1.09 ns)

 <State 8>: 6.71ns
The critical path consists of the following:
	'mul' operation ('r.V') [540]  (3.42 ns)
	'add' operation ('ret.V') [544]  (1.1 ns)
	'add' operation ('ret.V') [551]  (1.1 ns)
	'add' operation ('ret.V') [556]  (1.09 ns)

 <State 9>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [587]  (3.42 ns)
	'add' operation ('ret.V') [589]  (1.09 ns)
	'add' operation ('ret.V') [595]  (1.09 ns)
	'add' operation ('ret.V') [600]  (1.09 ns)

 <State 10>: 6.71ns
The critical path consists of the following:
	'mul' operation ('r.V') [630]  (3.42 ns)
	'add' operation ('ret.V') [633]  (1.1 ns)
	'add' operation ('ret.V') [639]  (1.1 ns)
	'add' operation ('ret.V') [644]  (1.09 ns)

 <State 11>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [674]  (3.42 ns)
	'add' operation ('ret.V') [676]  (1.09 ns)
	'add' operation ('ret.V') [681]  (1.09 ns)
	'add' operation ('ret.V') [686]  (1.09 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'mul' operation ('r.V') [717]  (3.42 ns)
	'add' operation ('ret.V') [720]  (1.1 ns)
	'add' operation ('ret.V') [727]  (1.1 ns)
	'add' operation ('ret.V') [733]  (1.09 ns)

 <State 13>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [764]  (3.42 ns)
	'add' operation ('ret.V') [766]  (1.09 ns)
	'add' operation ('ret.V') [771]  (1.09 ns)
	'add' operation ('ret.V') [776]  (1.09 ns)

 <State 14>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [806]  (3.42 ns)
	'add' operation ('ret.V') [808]  (1.09 ns)
	'add' operation ('ret.V') [813]  (1.09 ns)
	'add' operation ('ret.V') [818]  (1.09 ns)

 <State 15>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [847]  (3.42 ns)
	'add' operation ('ret.V') [850]  (1.09 ns)
	'add' operation ('ret.V') [856]  (1.09 ns)
	'add' operation ('ret.V') [862]  (1.09 ns)

 <State 16>: 6.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [892]  (3.42 ns)
	'add' operation ('ret.V') [896]  (1.09 ns)
	'add' operation ('ret.V') [901]  (1.09 ns)
	'add' operation ('ret.V') [906]  (1.09 ns)

 <State 17>: 6.93ns
The critical path consists of the following:
	'add' operation ('ret.V') [911]  (1.09 ns)
	'add' operation ('ret.V') [916]  (1.09 ns)
	'add' operation ('ret.V') [920]  (1.09 ns)
	'add' operation ('ret.V') [925]  (1.09 ns)
	'add' operation ('ret.V') [930]  (1.09 ns)
	'add' operation ('add_ln85_15', AutoEncoder.cpp:85) [947]  (1.02 ns)
	'select' operation ('phi_ln859', AutoEncoder.cpp:49) [955]  (0.449 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695_43') [1171]  (0.991 ns)
	'select' operation ('this.V', ./activation.h:8->AutoEncoder.cpp:98) [1172]  (0.418 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [1174]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
