{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656933483403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656933483403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 19:18:03 2022 " "Processing started: Mon Jul 04 19:18:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656933483403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656933483403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_led -c traffic_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_led -c traffic_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656933483403 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656933483720 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit test.v(20) " "Verilog HDL Declaration warning at test.v(20): \"bit\" is SystemVerilog-2005 keyword" {  } { { "test.v" "" { Text "E:/trafficled/test.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1656933483760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "E:/trafficled/test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933483762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933483762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_module " "Found entity 1: led_module" {  } { { "led_module.v" "" { Text "E:/trafficled/led_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933483766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933483766 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit traffic_led.v(6) " "Verilog HDL Declaration warning at traffic_led.v(6): \"bit\" is SystemVerilog-2005 keyword" {  } { { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1656933483769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_led.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_led " "Found entity 1: traffic_led" {  } { { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933483770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933483770 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "traffic_led_new.bdf " "Can't analyze file -- file traffic_led_new.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1656933483773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_led " "Elaborating entity \"traffic_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656933483829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_trans_model.v 1 1 " "Using design file state_trans_model.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 state_trans_model " "Found entity 1: state_trans_model" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933483847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1656933483847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_trans_model state_trans_model:u0_state_trans_model " "Elaborating entity \"state_trans_model\" for hierarchy \"state_trans_model:u0_state_trans_model\"" {  } { { "traffic_led.v" "u0_state_trans_model" { Text "E:/trafficled/traffic_led.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933483851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(50) " "Verilog HDL assignment warning at state_trans_model.v(50): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483853 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(56) " "Verilog HDL assignment warning at state_trans_model.v(56): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483853 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(58) " "Verilog HDL assignment warning at state_trans_model.v(58): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483853 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(59) " "Verilog HDL assignment warning at state_trans_model.v(59): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483853 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(60) " "Verilog HDL assignment warning at state_trans_model.v(60): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(61) " "Verilog HDL assignment warning at state_trans_model.v(61): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(62) " "Verilog HDL assignment warning at state_trans_model.v(62): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(68) " "Verilog HDL assignment warning at state_trans_model.v(68): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(70) " "Verilog HDL assignment warning at state_trans_model.v(70): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(71) " "Verilog HDL assignment warning at state_trans_model.v(71): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(72) " "Verilog HDL assignment warning at state_trans_model.v(72): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(73) " "Verilog HDL assignment warning at state_trans_model.v(73): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(74) " "Verilog HDL assignment warning at state_trans_model.v(74): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(75) " "Verilog HDL assignment warning at state_trans_model.v(75): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(76) " "Verilog HDL assignment warning at state_trans_model.v(76): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(77) " "Verilog HDL assignment warning at state_trans_model.v(77): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(82) " "Verilog HDL assignment warning at state_trans_model.v(82): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(84) " "Verilog HDL assignment warning at state_trans_model.v(84): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(86) " "Verilog HDL assignment warning at state_trans_model.v(86): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(88) " "Verilog HDL assignment warning at state_trans_model.v(88): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(94) " "Verilog HDL assignment warning at state_trans_model.v(94): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(96) " "Verilog HDL assignment warning at state_trans_model.v(96): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(97) " "Verilog HDL assignment warning at state_trans_model.v(97): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483854 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(98) " "Verilog HDL assignment warning at state_trans_model.v(98): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(99) " "Verilog HDL assignment warning at state_trans_model.v(99): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(100) " "Verilog HDL assignment warning at state_trans_model.v(100): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(101) " "Verilog HDL assignment warning at state_trans_model.v(101): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(102) " "Verilog HDL assignment warning at state_trans_model.v(102): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(103) " "Verilog HDL assignment warning at state_trans_model.v(103): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(107) " "Verilog HDL assignment warning at state_trans_model.v(107): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(108) " "Verilog HDL assignment warning at state_trans_model.v(108): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(109) " "Verilog HDL assignment warning at state_trans_model.v(109): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(110) " "Verilog HDL assignment warning at state_trans_model.v(110): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(112) " "Verilog HDL assignment warning at state_trans_model.v(112): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(114) " "Verilog HDL assignment warning at state_trans_model.v(114): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(120) " "Verilog HDL assignment warning at state_trans_model.v(120): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(122) " "Verilog HDL assignment warning at state_trans_model.v(122): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(123) " "Verilog HDL assignment warning at state_trans_model.v(123): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(124) " "Verilog HDL assignment warning at state_trans_model.v(124): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(125) " "Verilog HDL assignment warning at state_trans_model.v(125): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(126) " "Verilog HDL assignment warning at state_trans_model.v(126): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(127) " "Verilog HDL assignment warning at state_trans_model.v(127): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483855 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(128) " "Verilog HDL assignment warning at state_trans_model.v(128): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(129) " "Verilog HDL assignment warning at state_trans_model.v(129): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(134) " "Verilog HDL assignment warning at state_trans_model.v(134): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(136) " "Verilog HDL assignment warning at state_trans_model.v(136): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(137) " "Verilog HDL assignment warning at state_trans_model.v(137): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(139) " "Verilog HDL assignment warning at state_trans_model.v(139): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(146) " "Verilog HDL assignment warning at state_trans_model.v(146): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(148) " "Verilog HDL assignment warning at state_trans_model.v(148): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(149) " "Verilog HDL assignment warning at state_trans_model.v(149): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(150) " "Verilog HDL assignment warning at state_trans_model.v(150): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(151) " "Verilog HDL assignment warning at state_trans_model.v(151): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(152) " "Verilog HDL assignment warning at state_trans_model.v(152): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(153) " "Verilog HDL assignment warning at state_trans_model.v(153): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(154) " "Verilog HDL assignment warning at state_trans_model.v(154): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(155) " "Verilog HDL assignment warning at state_trans_model.v(155): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(160) " "Verilog HDL assignment warning at state_trans_model.v(160): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(162) " "Verilog HDL assignment warning at state_trans_model.v(162): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(163) " "Verilog HDL assignment warning at state_trans_model.v(163): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483856 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(164) " "Verilog HDL assignment warning at state_trans_model.v(164): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(165) " "Verilog HDL assignment warning at state_trans_model.v(165): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(166) " "Verilog HDL assignment warning at state_trans_model.v(166): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(172) " "Verilog HDL assignment warning at state_trans_model.v(172): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(174) " "Verilog HDL assignment warning at state_trans_model.v(174): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(175) " "Verilog HDL assignment warning at state_trans_model.v(175): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(176) " "Verilog HDL assignment warning at state_trans_model.v(176): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(177) " "Verilog HDL assignment warning at state_trans_model.v(177): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(178) " "Verilog HDL assignment warning at state_trans_model.v(178): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(179) " "Verilog HDL assignment warning at state_trans_model.v(179): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(180) " "Verilog HDL assignment warning at state_trans_model.v(180): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(181) " "Verilog HDL assignment warning at state_trans_model.v(181): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(186) " "Verilog HDL assignment warning at state_trans_model.v(186): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(188) " "Verilog HDL assignment warning at state_trans_model.v(188): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(190) " "Verilog HDL assignment warning at state_trans_model.v(190): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(192) " "Verilog HDL assignment warning at state_trans_model.v(192): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(198) " "Verilog HDL assignment warning at state_trans_model.v(198): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483857 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(200) " "Verilog HDL assignment warning at state_trans_model.v(200): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(201) " "Verilog HDL assignment warning at state_trans_model.v(201): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(202) " "Verilog HDL assignment warning at state_trans_model.v(202): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(203) " "Verilog HDL assignment warning at state_trans_model.v(203): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(204) " "Verilog HDL assignment warning at state_trans_model.v(204): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(205) " "Verilog HDL assignment warning at state_trans_model.v(205): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(206) " "Verilog HDL assignment warning at state_trans_model.v(206): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(207) " "Verilog HDL assignment warning at state_trans_model.v(207): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(212) " "Verilog HDL assignment warning at state_trans_model.v(212): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(214) " "Verilog HDL assignment warning at state_trans_model.v(214): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(216) " "Verilog HDL assignment warning at state_trans_model.v(216): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(218) " "Verilog HDL assignment warning at state_trans_model.v(218): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(224) " "Verilog HDL assignment warning at state_trans_model.v(224): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(227) " "Verilog HDL assignment warning at state_trans_model.v(227): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(228) " "Verilog HDL assignment warning at state_trans_model.v(228): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483858 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(229) " "Verilog HDL assignment warning at state_trans_model.v(229): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(230) " "Verilog HDL assignment warning at state_trans_model.v(230): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(231) " "Verilog HDL assignment warning at state_trans_model.v(231): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(232) " "Verilog HDL assignment warning at state_trans_model.v(232): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(233) " "Verilog HDL assignment warning at state_trans_model.v(233): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(234) " "Verilog HDL assignment warning at state_trans_model.v(234): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(238) " "Verilog HDL assignment warning at state_trans_model.v(238): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(240) " "Verilog HDL assignment warning at state_trans_model.v(240): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(243) " "Verilog HDL assignment warning at state_trans_model.v(243): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(245) " "Verilog HDL assignment warning at state_trans_model.v(245): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(251) " "Verilog HDL assignment warning at state_trans_model.v(251): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(253) " "Verilog HDL assignment warning at state_trans_model.v(253): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(254) " "Verilog HDL assignment warning at state_trans_model.v(254): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(255) " "Verilog HDL assignment warning at state_trans_model.v(255): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(256) " "Verilog HDL assignment warning at state_trans_model.v(256): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(257) " "Verilog HDL assignment warning at state_trans_model.v(257): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(258) " "Verilog HDL assignment warning at state_trans_model.v(258): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483859 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(259) " "Verilog HDL assignment warning at state_trans_model.v(259): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(260) " "Verilog HDL assignment warning at state_trans_model.v(260): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 state_trans_model.v(265) " "Verilog HDL assignment warning at state_trans_model.v(265): truncated value with size 32 to match size of target (6)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(266) " "Verilog HDL assignment warning at state_trans_model.v(266): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(267) " "Verilog HDL assignment warning at state_trans_model.v(267): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(268) " "Verilog HDL assignment warning at state_trans_model.v(268): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(269) " "Verilog HDL assignment warning at state_trans_model.v(269): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(270) " "Verilog HDL assignment warning at state_trans_model.v(270): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(271) " "Verilog HDL assignment warning at state_trans_model.v(271): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(272) " "Verilog HDL assignment warning at state_trans_model.v(272): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_trans_model.v(273) " "Verilog HDL assignment warning at state_trans_model.v(273): truncated value with size 32 to match size of target (10)" {  } { { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483860 "|traffic_led|state_trans_model:u0_state_trans_model"}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit bit_seg_module.v(9) " "Verilog HDL Declaration warning at bit_seg_module.v(9): \"bit\" is SystemVerilog-2005 keyword" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1656933483875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bit_seg_module.v 1 1 " "Using design file bit_seg_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bit_seg_module " "Found entity 1: bit_seg_module" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933483875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1656933483875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_seg_module bit_seg_module:u1_bit_seg_module " "Elaborating entity \"bit_seg_module\" for hierarchy \"bit_seg_module:u1_bit_seg_module\"" {  } { { "traffic_led.v" "u1_bit_seg_module" { Text "E:/trafficled/traffic_led.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933483877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(31) " "Verilog HDL assignment warning at bit_seg_module.v(31): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483878 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(32) " "Verilog HDL assignment warning at bit_seg_module.v(32): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483878 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(33) " "Verilog HDL assignment warning at bit_seg_module.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483878 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(34) " "Verilog HDL assignment warning at bit_seg_module.v(34): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483878 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(35) " "Verilog HDL assignment warning at bit_seg_module.v(35): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483878 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(36) " "Verilog HDL assignment warning at bit_seg_module.v(36): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483879 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(37) " "Verilog HDL assignment warning at bit_seg_module.v(37): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483879 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_seg_module.v(38) " "Verilog HDL assignment warning at bit_seg_module.v(38): truncated value with size 32 to match size of target (4)" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656933483879 "|traffic_led|bit_seg_module:u1_bit_seg_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_module led_module:u2_led_module " "Elaborating entity \"led_module\" for hierarchy \"led_module:u2_led_module\"" {  } { { "traffic_led.v" "u2_led_module" { Text "E:/trafficled/traffic_led.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933483880 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Div2\"" {  } { { "bit_seg_module.v" "Div2" { Text "E:/trafficled/bit_seg_module.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933484159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Mod0\"" {  } { { "bit_seg_module.v" "Mod0" { Text "E:/trafficled/bit_seg_module.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933484159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Div0\"" {  } { { "bit_seg_module.v" "Div0" { Text "E:/trafficled/bit_seg_module.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933484159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Mod2\"" {  } { { "bit_seg_module.v" "Mod2" { Text "E:/trafficled/bit_seg_module.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933484159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Div1\"" {  } { { "bit_seg_module.v" "Div1" { Text "E:/trafficled/bit_seg_module.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933484159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bit_seg_module:u1_bit_seg_module\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bit_seg_module:u1_bit_seg_module\|Mod1\"" {  } { { "bit_seg_module.v" "Mod1" { Text "E:/trafficled/bit_seg_module.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933484159 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1656933484159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div2\"" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933484192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Div2 " "Instantiated megafunction \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933484192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933484192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933484192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933484192 ""}  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656933484192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "E:/trafficled/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933484255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933484255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/trafficled/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933484272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933484272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "E:/trafficled/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933484293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933484293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/trafficled/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933484362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933484362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/trafficled/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933484428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933484428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0\"" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933484436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0 " "Instantiated megafunction \"bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933484436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933484436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933484436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656933484436 ""}  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656933484436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "E:/trafficled/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656933484494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656933484494 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "bit_seg_module.v" "" { Text "E:/trafficled/bit_seg_module.v" 66 -1 0 } } { "led_module.v" "" { Text "E:/trafficled/led_module.v" 29 -1 0 } } { "state_trans_model.v" "" { Text "E:/trafficled/state_trans_model.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1656933484701 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1656933484702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656933484937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656933485432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933485432 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "traffic_led.v" "" { Text "E:/trafficled/traffic_led.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656933485519 "|traffic_led|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1656933485519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "843 " "Implemented 843 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656933485519 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656933485519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "797 " "Implemented 797 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656933485519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656933485519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656933485539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 19:18:05 2022 " "Processing ended: Mon Jul 04 19:18:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656933485539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656933485539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656933485539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656933485539 ""}
