// Seed: 3440595309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  assign module_1.id_3 = 0;
  output wire id_5;
  output wire id_4;
  inout tri id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1'h0;
endmodule
module module_0 #(
    parameter id_1 = 32'd26,
    parameter id_5 = 32'd91,
    parameter id_7 = 32'd80
) (
    output logic id_0,
    input wire _id_1,
    input uwire id_2,
    input supply1 id_3,
    output logic id_4,
    input supply1 _id_5,
    input supply0 id_6,
    input supply0 _id_7
);
  final $unsigned(60);
  ;
  wire [id_7  ==  -1 : id_1] id_9;
  logic id_10 = 1;
  always_latch
    case (id_6)
      1: id_0 = -1;
      -1 == module_1[~id_5]: id_4 = -1;
      default: begin : LABEL_0
        force id_9 = -1'b0;
      end
    endcase
  module_0 modCall_1 (
      id_9,
      id_10,
      id_9,
      id_10,
      id_9,
      id_10,
      id_10
  );
  assign id_0 = (1);
  wire [1 : id_5] id_11;
  parameter id_12 = 1;
  assign id_0 = -1 ? id_11 == id_7 : -1;
  wire [id_1  !=  id_5 : -1 'b0] id_13;
  assign id_10 = 1;
  wire id_14 = id_3;
  wire id_15;
endmodule
