<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Tasks\PocketLab-RTL\impl\gwsynthesis\PocketLab-RTL.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Tasks\PocketLab-RTL\src\main.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Tasks\PocketLab-RTL\src\main.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.08</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 23 07:46:32 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1466</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1569</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>555</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>osc_27m_ibuf/I </td>
</tr>
<tr>
<td>spi_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_clk_ibuf/I </td>
</tr>
<tr>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>spi_clk</td>
<td>100.000(MHz)</td>
<td>150.931(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>100.000(MHz)</td>
<td>435.676(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>333.047(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.071(MHz)</td>
<td>244.802(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc_27m!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.374</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CEB</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.539</td>
</tr>
<tr>
<td>2</td>
<td>3.852</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/I1</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4/D</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val:[R]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val:[F]</td>
<td>5.000</td>
<td>-0.897</td>
<td>2.009</td>
</tr>
<tr>
<td>3</td>
<td>3.959</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.006</td>
</tr>
<tr>
<td>4</td>
<td>6.286</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.679</td>
</tr>
<tr>
<td>5</td>
<td>6.346</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.619</td>
</tr>
<tr>
<td>6</td>
<td>6.400</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[8]</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.565</td>
</tr>
<tr>
<td>7</td>
<td>6.447</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.518</td>
</tr>
<tr>
<td>8</td>
<td>6.452</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.513</td>
</tr>
<tr>
<td>9</td>
<td>6.458</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[9]</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.507</td>
</tr>
<tr>
<td>10</td>
<td>6.523</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.442</td>
</tr>
<tr>
<td>11</td>
<td>6.706</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>12</td>
<td>6.857</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.108</td>
</tr>
<tr>
<td>13</td>
<td>6.948</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.017</td>
</tr>
<tr>
<td>14</td>
<td>6.948</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.017</td>
</tr>
<tr>
<td>15</td>
<td>7.142</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.823</td>
</tr>
<tr>
<td>16</td>
<td>7.187</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.778</td>
</tr>
<tr>
<td>17</td>
<td>7.191</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.774</td>
</tr>
<tr>
<td>18</td>
<td>7.229</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[6]</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.737</td>
</tr>
<tr>
<td>19</td>
<td>7.254</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[7]</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.711</td>
</tr>
<tr>
<td>20</td>
<td>7.416</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.549</td>
</tr>
<tr>
<td>21</td>
<td>7.450</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.515</td>
</tr>
<tr>
<td>22</td>
<td>7.486</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[5]</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.480</td>
</tr>
<tr>
<td>23</td>
<td>7.563</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[4]</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.403</td>
</tr>
<tr>
<td>24</td>
<td>7.674</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.291</td>
</tr>
<tr>
<td>25</td>
<td>7.705</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0/D</td>
<td>spi_clk:[R]</td>
<td>spi_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.260</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.322</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_0_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.338</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[8]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>3</td>
<td>0.348</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[3]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>4</td>
<td>0.349</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[4]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>5</td>
<td>0.350</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_4_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[7]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>6</td>
<td>0.350</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[6]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.428</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_7_s0/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_7_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>9</td>
<td>0.428</td>
<td>dac_inst/buffer_rd_addr_12_s0/Q</td>
<td>dac_inst/buffer_rd_addr_12_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>10</td>
<td>0.430</td>
<td>dac_inst/buffer_rd_addr_2_s0/Q</td>
<td>dac_inst/buffer_rd_addr_2_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>11</td>
<td>0.430</td>
<td>dac_inst/buffer_rd_addr_6_s0/Q</td>
<td>dac_inst/buffer_rd_addr_6_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>12</td>
<td>0.430</td>
<td>dac_inst/buffer_rd_addr_8_s0/Q</td>
<td>dac_inst/buffer_rd_addr_8_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>13</td>
<td>0.432</td>
<td>dac_inst/buffer_rd_addr_14_s0/Q</td>
<td>dac_inst/buffer_rd_addr_14_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>14</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_6_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>15</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_7_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>16</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_8_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>17</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_9_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>18</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_10_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>19</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_11_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>20</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_12_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>21</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_13_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>22</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_14_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>23</td>
<td>0.459</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_15_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>24</td>
<td>0.462</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_1_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>25</td>
<td>0.462</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_2_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.914</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/RESETB</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>2</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>3</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>4</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/PRESET</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>5</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>6</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>7</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>8</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>9</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>10</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>11</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>12</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>13</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>14</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>15</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>16</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>17</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>18</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>19</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>20</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>21</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>22</td>
<td>3.317</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>5.000</td>
<td>0.088</td>
<td>1.559</td>
</tr>
<tr>
<td>23</td>
<td>8.169</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.749</td>
</tr>
<tr>
<td>24</td>
<td>8.169</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>1.749</td>
</tr>
<tr>
<td>25</td>
<td>9.185</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.018</td>
<td>0.734</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.072</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/RESETB</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>2</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>3</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>4</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/PRESET</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>5</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>6</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>7</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>8</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>9</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>10</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>11</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>12</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>13</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>14</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>15</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>16</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>17</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>18</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>19</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>20</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>21</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>22</td>
<td>6.073</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/CLEAR</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[R]</td>
<td>-5.000</td>
<td>0.027</td>
<td>1.058</td>
</tr>
<tr>
<td>23</td>
<td>10.305</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.334</td>
</tr>
<tr>
<td>24</td>
<td>10.423</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.452</td>
</tr>
<tr>
<td>25</td>
<td>10.423</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-9.972</td>
<td>0.010</td>
<td>0.452</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>3.767</td>
<td>4.767</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/I0</td>
</tr>
<tr>
<td>3.422</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/F</td>
</tr>
<tr>
<td>3.426</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_4_s0/I1</td>
</tr>
<tr>
<td>3.981</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_4_s0/F</td>
</tr>
<tr>
<td>4.820</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C25[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n185_s0/I0</td>
</tr>
<tr>
<td>5.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n185_s0/COUT</td>
</tr>
<tr>
<td>5.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C25[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n186_s0/CIN</td>
</tr>
<tr>
<td>5.404</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n186_s0/COUT</td>
</tr>
<tr>
<td>5.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n187_s0/CIN</td>
</tr>
<tr>
<td>5.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n187_s0/COUT</td>
</tr>
<tr>
<td>5.913</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>6.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n35_s0/I2</td>
</tr>
<tr>
<td>7.457</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n35_s0/F</td>
</tr>
<tr>
<td>7.791</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.165</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.143, 48.075%; route: 3.163, 48.377%; tC2Q: 0.232, 3.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R26C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>0.925</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/I1</td>
</tr>
<tr>
<td>1.480</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/F</td>
</tr>
<tr>
<td>2.009</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R26C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>5.897</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>5.862</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 27.621%; route: 0.530, 26.358%; tC2Q: 0.925, 46.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.897, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/I0</td>
</tr>
<tr>
<td>3.422</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/F</td>
</tr>
<tr>
<td>3.426</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_4_s0/I1</td>
</tr>
<tr>
<td>3.981</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_4_s0/F</td>
</tr>
<tr>
<td>4.820</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C25[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n185_s0/I0</td>
</tr>
<tr>
<td>5.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n185_s0/COUT</td>
</tr>
<tr>
<td>5.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C25[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n186_s0/CIN</td>
</tr>
<tr>
<td>5.404</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n186_s0/COUT</td>
</tr>
<tr>
<td>5.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n187_s0/CIN</td>
</tr>
<tr>
<td>5.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n187_s0/COUT</td>
</tr>
<tr>
<td>5.913</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>6.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>7.258</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.816, 46.893%; route: 2.958, 49.245%; tC2Q: 0.232, 3.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s1/I1</td>
</tr>
<tr>
<td>3.407</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s1/F</td>
</tr>
<tr>
<td>3.831</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s0/I1</td>
</tr>
<tr>
<td>4.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s0/F</td>
</tr>
<tr>
<td>4.931</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 44.222%; route: 1.820, 49.473%; tC2Q: 0.232, 6.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s1/I1</td>
</tr>
<tr>
<td>3.407</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s1/F</td>
</tr>
<tr>
<td>3.825</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_9_s3/I1</td>
</tr>
<tr>
<td>4.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_9_s3/F</td>
</tr>
<tr>
<td>4.872</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.589, 43.904%; route: 1.798, 49.686%; tC2Q: 0.232, 6.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/I0</td>
</tr>
<tr>
<td>3.422</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/F</td>
</tr>
<tr>
<td>3.598</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_8_s4/I0</td>
</tr>
<tr>
<td>4.153</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C24[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_8_s4/F</td>
</tr>
<tr>
<td>4.817</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.218</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 46.056%; route: 1.691, 47.436%; tC2Q: 0.232, 6.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/I0</td>
</tr>
<tr>
<td>3.422</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/F</td>
</tr>
<tr>
<td>3.426</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_5_s0/I0</td>
</tr>
<tr>
<td>3.981</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_5_s0/F</td>
</tr>
<tr>
<td>4.770</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 46.679%; route: 1.644, 46.726%; tC2Q: 0.232, 6.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s1/I1</td>
</tr>
<tr>
<td>3.407</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s1/F</td>
</tr>
<tr>
<td>3.831</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_10_s2/I1</td>
</tr>
<tr>
<td>4.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_10_s2/F</td>
</tr>
<tr>
<td>4.765</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 46.312%; route: 1.654, 47.084%; tC2Q: 0.232, 6.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s1/I1</td>
</tr>
<tr>
<td>3.407</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_6_s1/F</td>
</tr>
<tr>
<td>3.825</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_9_s3/I1</td>
</tr>
<tr>
<td>4.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_9_s3/F</td>
</tr>
<tr>
<td>4.759</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.218</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.589, 45.307%; route: 1.686, 48.078%; tC2Q: 0.232, 6.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/I0</td>
</tr>
<tr>
<td>3.422</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/F</td>
</tr>
<tr>
<td>3.598</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_8_s4/I0</td>
</tr>
<tr>
<td>4.153</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C24[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_8_s4/F</td>
</tr>
<tr>
<td>4.694</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 47.709%; route: 1.568, 45.550%; tC2Q: 0.232, 6.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/I0</td>
</tr>
<tr>
<td>3.422</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s1/F</td>
</tr>
<tr>
<td>3.426</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_4_s0/I1</td>
</tr>
<tr>
<td>3.981</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_4_s0/F</td>
</tr>
<tr>
<td>4.511</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 50.388%; route: 1.385, 42.493%; tC2Q: 0.232, 7.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>3.016</td>
<td>0.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s3/I1</td>
</tr>
<tr>
<td>3.571</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_3_s3/F</td>
</tr>
<tr>
<td>4.360</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 34.496%; route: 1.804, 58.038%; tC2Q: 0.232, 7.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.643</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s1/I2</td>
</tr>
<tr>
<td>3.014</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s1/F</td>
</tr>
<tr>
<td>3.027</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s0/I1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s0/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 45.516%; route: 1.412, 46.794%; tC2Q: 0.232, 7.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.643</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s1/I2</td>
</tr>
<tr>
<td>3.014</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s1/F</td>
</tr>
<tr>
<td>3.027</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_2_s0/I1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_2_s0/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 45.516%; route: 1.412, 46.794%; tC2Q: 0.232, 7.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>3.029</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_7_s4/I1</td>
</tr>
<tr>
<td>3.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_7_s4/F</td>
</tr>
<tr>
<td>4.075</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 36.628%; route: 1.557, 55.154%; tC2Q: 0.232, 8.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.866</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s0/I1</td>
</tr>
<tr>
<td>3.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C24[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s0/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 31.961%; route: 1.658, 59.689%; tC2Q: 0.232, 8.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.643</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s1/I2</td>
</tr>
<tr>
<td>3.014</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s1/F</td>
</tr>
<tr>
<td>3.027</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_5_s3/I1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_5_s3/F</td>
</tr>
<tr>
<td>4.026</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 49.498%; route: 1.169, 42.138%; tC2Q: 0.232, 8.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.866</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_6_s4/I1</td>
</tr>
<tr>
<td>3.421</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_6_s4/F</td>
</tr>
<tr>
<td>3.989</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.218</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 39.173%; route: 1.433, 52.349%; tC2Q: 0.232, 8.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>3.029</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_7_s4/I1</td>
</tr>
<tr>
<td>3.546</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_7_s4/F</td>
</tr>
<tr>
<td>3.963</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.218</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 38.142%; route: 1.445, 53.300%; tC2Q: 0.232, 8.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.866</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_6_s4/I1</td>
</tr>
<tr>
<td>3.421</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_6_s4/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 42.057%; route: 1.245, 48.842%; tC2Q: 0.232, 9.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.866</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_4_s4/I3</td>
</tr>
<tr>
<td>3.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C24[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_4_s4/F</td>
</tr>
<tr>
<td>3.767</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 35.311%; route: 1.395, 55.463%; tC2Q: 0.232, 9.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.643</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s1/I2</td>
</tr>
<tr>
<td>3.014</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_1_s1/F</td>
</tr>
<tr>
<td>3.027</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_5_s3/I1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_5_s3/F</td>
</tr>
<tr>
<td>3.732</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.218</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 55.374%; route: 0.875, 35.269%; tC2Q: 0.232, 9.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.866</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_4_s4/I3</td>
</tr>
<tr>
<td>3.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C24[2][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_4_s4/F</td>
</tr>
<tr>
<td>3.655</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.218</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 36.958%; route: 1.283, 53.386%; tC2Q: 0.232, 9.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.643</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_3_s3/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_3_s3/F</td>
</tr>
<tr>
<td>3.544</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 40.149%; route: 1.139, 49.726%; tC2Q: 0.232, 10.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.466</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_2_s3/I1</td>
</tr>
<tr>
<td>2.983</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_next_2_s3/F</td>
</tr>
<tr>
<td>3.512</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 47.169%; route: 0.962, 42.565%; tC2Q: 0.232, 10.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.496</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>dac_inst/buffer_rd_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>dac_inst/buffer_rd_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C23[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0/Q</td>
</tr>
<tr>
<td>1.619</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.710%; tC2Q: 0.202, 44.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C25[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_4_s0/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.873%; tC2Q: 0.202, 43.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R30C24[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.884%; tC2Q: 0.202, 43.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbinnext_2_s3/I2</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbinnext_2_s3/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_7_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbinnext_7_s2/I2</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbinnext_7_s2/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>dac_inst/buffer_rd_addr_12_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R31C31[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>dac_inst/n23_s/I1</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/n23_s/SUM</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>dac_inst/buffer_rd_addr_12_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>dac_inst/buffer_rd_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>dac_inst/buffer_rd_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_2_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>dac_inst/n33_s/I1</td>
</tr>
<tr>
<td>1.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">dac_inst/n33_s/SUM</td>
</tr>
<tr>
<td>1.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>dac_inst/buffer_rd_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>dac_inst/buffer_rd_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>dac_inst/buffer_rd_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C30[0][A]</td>
<td>dac_inst/n29_s/I1</td>
</tr>
<tr>
<td>1.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/n29_s/SUM</td>
</tr>
<tr>
<td>1.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>dac_inst/buffer_rd_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>dac_inst/buffer_rd_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>dac_inst/buffer_rd_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C30[1][A]</td>
<td>dac_inst/n27_s/I1</td>
</tr>
<tr>
<td>1.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">dac_inst/n27_s/SUM</td>
</tr>
<tr>
<td>1.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>dac_inst/buffer_rd_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>dac_inst/buffer_rd_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>dac_inst/buffer_rd_addr_14_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_14_s0/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C31[1][A]</td>
<td>dac_inst/n21_s/I1</td>
</tr>
<tr>
<td>1.606</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" background: #97FFFF;">dac_inst/n21_s/SUM</td>
</tr>
<tr>
<td>1.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>dac_inst/buffer_rd_addr_14_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>dac_inst/buffer_rd_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>dac_inst/buffer_rd_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>dac_inst/buffer_rd_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.000%; tC2Q: 0.202, 43.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>dac_inst/buffer_rd_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>dac_inst/buffer_rd_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.000%; tC2Q: 0.202, 43.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>dac_inst/buffer_rd_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>dac_inst/buffer_rd_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.000%; tC2Q: 0.202, 43.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td>dac_inst/buffer_rd_addr_9_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[1][B]</td>
<td>dac_inst/buffer_rd_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.000%; tC2Q: 0.202, 43.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>dac_inst/buffer_rd_addr_10_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>dac_inst/buffer_rd_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.000%; tC2Q: 0.202, 43.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>dac_inst/buffer_rd_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>dac_inst/buffer_rd_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.000%; tC2Q: 0.202, 43.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>dac_inst/buffer_rd_addr_12_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>dac_inst/buffer_rd_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.042%; tC2Q: 0.202, 42.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][B]</td>
<td>dac_inst/buffer_rd_addr_13_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[0][B]</td>
<td>dac_inst/buffer_rd_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.042%; tC2Q: 0.202, 42.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>dac_inst/buffer_rd_addr_14_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>dac_inst/buffer_rd_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.042%; tC2Q: 0.202, 42.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>dac_inst/buffer_rd_addr_15_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>dac_inst/buffer_rd_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.042%; tC2Q: 0.202, 42.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>dac_inst/buffer_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>dac_inst/buffer_rd_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.314%; tC2Q: 0.202, 42.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>dac_inst/buffer_rd_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>dac_inst/buffer_rd_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.314%; tC2Q: 0.202, 42.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>10.814</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.572</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>11.217</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 51.292%; route: 0.653, 48.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 54.500%; route: 0.570, 45.500%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.869</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/I0</td>
</tr>
<tr>
<td>12.386</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/F</td>
</tr>
<tr>
<td>12.961</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 29.553%; route: 1.000, 57.186%; tC2Q: 0.232, 13.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.869</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/I0</td>
</tr>
<tr>
<td>12.386</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0/F</td>
</tr>
<tr>
<td>12.961</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 29.553%; route: 1.000, 57.186%; tC2Q: 0.232, 13.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.444</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.946</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C23[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 68.386%; tC2Q: 0.232, 31.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.120</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rq1_wptr_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.134</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>6.336</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>22</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT30[B]</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 59.721%; route: 0.457, 40.279%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.479</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.536%; tC2Q: 0.202, 60.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.597</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.321%; tC2Q: 0.202, 44.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.145</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>11.347</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>20</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>11.597</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.321%; tC2Q: 0.202, 44.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.rptr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>6.340</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>73</td>
<td>sys_clk</td>
<td>8.169</td>
<td>0.631</td>
</tr>
<tr>
<td>68</td>
<td>buffer_rd_dv</td>
<td>16.043</td>
<td>1.351</td>
</tr>
<tr>
<td>34</td>
<td>buffer_rd_addr[0]</td>
<td>17.510</td>
<td>1.718</td>
</tr>
<tr>
<td>34</td>
<td>buffer_rd_addr[14]</td>
<td>16.864</td>
<td>0.879</td>
</tr>
<tr>
<td>34</td>
<td>buffer_rd_addr[15]</td>
<td>16.673</td>
<td>1.054</td>
</tr>
<tr>
<td>33</td>
<td>buffer_rd_addr[1]</td>
<td>17.347</td>
<td>1.881</td>
</tr>
<tr>
<td>33</td>
<td>buffer_rd_addr[2]</td>
<td>17.416</td>
<td>1.812</td>
</tr>
<tr>
<td>33</td>
<td>buffer_rd_addr[3]</td>
<td>17.410</td>
<td>1.818</td>
</tr>
<tr>
<td>33</td>
<td>buffer_rd_addr[5]</td>
<td>17.439</td>
<td>1.789</td>
</tr>
<tr>
<td>33</td>
<td>buffer_rd_addr[6]</td>
<td>17.348</td>
<td>1.880</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R31C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C30</td>
<td>75.00%</td>
</tr>
<tr>
<td>R29C29</td>
<td>73.61%</td>
</tr>
<tr>
<td>R29C25</td>
<td>70.83%</td>
</tr>
<tr>
<td>R31C31</td>
<td>69.44%</td>
</tr>
<tr>
<td>R30C30</td>
<td>68.06%</td>
</tr>
<tr>
<td>R27C24</td>
<td>68.06%</td>
</tr>
<tr>
<td>R29C28</td>
<td>65.28%</td>
</tr>
<tr>
<td>R30C24</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
