Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||root_layout_log.log;liberoaction://open_report/file/root_layout_log.log||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\hdl\spi_master.vhd'.||root.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'.||root.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd'.||root.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'.||root.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\CCC_0\root_sb_CCC_0_FCCC.vhd'.||root.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'.||root.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS_syn.vhd'.||root.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd'.||root.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\hdl\STAMP.vhd'.||root.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'.||root.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'.||root.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd'.||root.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS.vhd'.||root.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd'.||root.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd'.||root.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/61||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||root.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/64||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.root.rtl.||root.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/65||root.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\root\root.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.stamp.architecture_stamp.||root.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/66||STAMP.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/32
Implementation;Synthesis||CD231||@N: Using onehot encoding for type component_state_t. For example, enumeration fsm_idle is mapped to "100000".||root.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/67||STAMP.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/69
Implementation;Synthesis||CD233||@N: Using sequential encoding for type spi_request_for_t.||root.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/68||STAMP.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/72
Implementation;Synthesis||CD233||@N: Using sequential encoding for type async_state_t.||root.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/69||STAMP.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/74
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||root.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/70||STAMP.vhd(431);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/431
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.logic.||root.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/71||spi_master.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/30
Implementation;Synthesis||CD233||@N: Using sequential encoding for type machine.||root.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/72||spi_master.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/53
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 1 of slave_6(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||root.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/75||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.root_sb.rtl.||root.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/99||root_sb.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb\root_sb.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||root.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/100||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.root_sb_mss.rtl.||root.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/102||root_sb_MSS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb_MSS\root_sb_MSS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_010.def_arch.||root.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/103||root_sb_MSS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb_MSS\root_sb_MSS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.root_sb_fabosc_0_osc.def_arch.||root.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/108||root_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||root.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/109||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||root.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/111||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||root.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/113||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||root.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/117||root_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||root.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/118||root_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||root.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/119||root_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||root.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/120||root_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||root.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/122||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/123||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/124||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/125||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/126||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/127||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/128||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/129||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/130||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/131||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/132||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/133||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/134||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/135||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/136||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/137||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||root.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/140||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||root.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/141||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||root.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/142||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||root.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/143||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||root.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/144||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||root.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/145||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||root.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/146||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||root.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/147||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||root.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/148||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||root.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/149||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||root.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/150||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||root.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/151||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||root.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/152||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||root.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/153||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||root.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/154||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||root.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/155||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||root.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/156||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||root.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/157||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||root.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/158||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||root.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/159||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||root.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/160||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||root.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/161||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||root.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/162||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||root.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/163||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||root.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/164||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/165||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||root.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/166||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||root.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/167||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||root.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/168||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||root.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/169||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||root.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/170||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||root.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/172||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||root.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/173||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||root.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/174||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||root.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/175||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||root.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/176||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.root_sb_ccc_0_fccc.def_arch.||root.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/183||root_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb\CCC_0\root_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||root.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/184||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||root.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/186||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||root.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/188||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and3.syn_black_box.||root.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/196||smartfusion2.vhd(231);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/231
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||root.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/206||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||root.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/207||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||root.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/208||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||root.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/209||coreapb3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||root.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/210||coreapb3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||root.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/211||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||root.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/212||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||root.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/213||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||root.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/214||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||root.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/215||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||root.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/216||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||root.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/217||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||root.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/218||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||root.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/219||coreapb3.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||root.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/220||coreapb3.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||root.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/221||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||root.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/222||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||root.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/223||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||root.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/224||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||root.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/225||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||root.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/226||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||root.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/227||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||root.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/228||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||root.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/229||coreapb3.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||root.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/230||coreapb3.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||root.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/231||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||root.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/232||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||root.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/233||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||root.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/234||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||root.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/235||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||root.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/236||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||root.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/237||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||root.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/238||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||root.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/241||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||root.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/242||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||root.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/243||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||root.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/244||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||root.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/245||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||root.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/252||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||root.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/259||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||root.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/266||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||root.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/273||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||root.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/283||coreresetp.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||root.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/284||coreresetp.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||root.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/285||coreresetp.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||root.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/286||coreresetp.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||root.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/287||coreresetp.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||root.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/288||coreresetp.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||root.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/289||coreresetp.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/157
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||root.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/290||coreresetp.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||root.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/291||coreresetp.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/159
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||root.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/292||coreresetp.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||root.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/293||coreresetp.vhd(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/161
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||root.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/294||coreresetp.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||root.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/295||coreresetp.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/163
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||root.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/296||coreresetp.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||root.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/297||coreresetp.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||root.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/298||coreresetp.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||root.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/299||coreresetp.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/167
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||root.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/300||coreresetp.vhd(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/168
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||root.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/301||coreresetp.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/174
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||root.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/302||coreresetp.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/175
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||root.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/303||coreresetp.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||root.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/304||coreresetp.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/177
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||root.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/305||coreresetp.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/178
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||root.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/306||coreresetp.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/179
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||root.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/307||coreresetp.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/180
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||root.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/308||coreresetp.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/181
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||root.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/309||coreresetp.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||root.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/310||coreresetp.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/183
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||root.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/311||coreresetp.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/184
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||root.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/312||coreresetp.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/185
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||root.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/313||coreresetp.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/186
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||root.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/314||coreresetp.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/190
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||root.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/315||coreresetp.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/191
Implementation;Synthesis||CL159||@N: Input XTL is unused.||root.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/318||root_sb_FABOSC_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of last_bit_rx(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||root.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/325||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/328||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of delay_counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||root.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/329||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/330||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of delay_counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||root.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/331||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/332||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of delay_counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||root.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/333||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register async_state.||root.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/334||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register component_state.||root.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/340||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/349||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of delay_counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||root.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/350||STAMP.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance MSS.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/485||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||root.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/486||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||root.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/487||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||root.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/488||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||root.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/489||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance STAMP1.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||root.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/490||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP2.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||root.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/491||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP3.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||root.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/492||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP4.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||root.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/493||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP5.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||root.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/494||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP6.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||root.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/495||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||root.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/496||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||root.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/497||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||root.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/498||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||root.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/499||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||root.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/500||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||root.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/501||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||root.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/502||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||root.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/503||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||root.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/504||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||root.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/505||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance MSS.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||root.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/506||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/507||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/508||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/509||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/510||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/511||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/512||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/513||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/514||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/515||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/516||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/517||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||root.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/518||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||root.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/519||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||root.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/520||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||root.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/521||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||root.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/522||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||root.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/523||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||root.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/524||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||root.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/525||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||root.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/526||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||root.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/527||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||root.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/528||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||root.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/529||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||root.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/530||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist root ||root.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/531||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock root_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 2130 sequential elements including MSS.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||root.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/561||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MT530||@W:Found inferred clock root_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including MSS.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||root.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/562||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||root.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/564||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance MSS.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/713||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance MSS.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/714||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance MSS.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/715||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance MSS.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/716||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance MSS.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/717||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance MSS.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/718||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance MSS.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/719||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance MSS.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/720||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance MSS.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/721||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance MSS.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/722||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance MSS.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/723||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance MSS.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||root.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/724||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_9[5:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||root.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/729||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_9[5:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||root.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/730||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM iPSELS_raw_9[5:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) with 16 words by 6 bits.||root.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/731||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO231||@N: Found counter in view:work.STAMP(architecture_stamp) instance delay_counter[27:0] ||root.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/757||stamp.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||MO231||@N: Found counter in view:work.STAMP(architecture_stamp) instance polling_timeout_counter[7:0] ||root.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/758||stamp.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/199
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master(logic) instance clk_toggles[5:0] ||root.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/759||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master(logic) instance count[31:0] ||root.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/760||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[3] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||root.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/761||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[2] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||root.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/762||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[1] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||root.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/763||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[0] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||root.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/764||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP1.spi.continue (in view: work.root(rtl)) because it does not drive other instances.||root.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/779||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP2.spi.continue (in view: work.root(rtl)) because it does not drive other instances.||root.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/780||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP3.spi.continue (in view: work.root(rtl)) because it does not drive other instances.||root.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/781||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP4.spi.continue (in view: work.root(rtl)) because it does not drive other instances.||root.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/782||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP5.spi.continue (in view: work.root(rtl)) because it does not drive other instances.||root.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/783||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP6.spi.continue (in view: work.root(rtl)) because it does not drive other instances.||root.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/784||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||FX271||@N: Replicating instance STAMP4.spi.un1_spi_rx_data_sn_m3_i_o2 (in view: work.root(rtl)) with 57 loads 3 times to improve timing.||root.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/805||stamp.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/373
Implementation;Synthesis||FX271||@N: Replicating instance STAMP1.spi.un1_spi_rx_data_sn_m3_i_o2 (in view: work.root(rtl)) with 57 loads 3 times to improve timing.||root.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/806||stamp.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/373
Implementation;Synthesis||FX271||@N: Replicating instance STAMP6.spi.un1_spi_rx_data_sn_m3_i_o2 (in view: work.root(rtl)) with 57 loads 3 times to improve timing.||root.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/807||stamp.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/373
Implementation;Synthesis||FX271||@N: Replicating instance STAMP2.spi.un1_spi_rx_data_sn_m3_i_o2 (in view: work.root(rtl)) with 57 loads 3 times to improve timing.||root.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/808||stamp.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/373
Implementation;Synthesis||FX271||@N: Replicating instance STAMP5.spi.un1_spi_rx_data_sn_m3_i_o2 (in view: work.root(rtl)) with 57 loads 3 times to improve timing.||root.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/809||stamp.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/373
Implementation;Synthesis||FX271||@N: Replicating instance STAMP3.spi.un1_spi_rx_data_sn_m3_i_o2 (in view: work.root(rtl)) with 57 loads 3 times to improve timing.||root.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/810||stamp.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/373
Implementation;Synthesis||FX271||@N: Replicating instance STAMP1.status_async_cycles_14_axb_0 (in view: work.root(rtl)) with 2 loads 1 time(s) to improve timing.||root.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/818||stamp.vhd(440);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/440
Implementation;Synthesis||FX271||@N: Replicating instance STAMP2.status_async_cycles_14_axb_0 (in view: work.root(rtl)) with 2 loads 1 time(s) to improve timing.||root.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/819||stamp.vhd(440);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/440
Implementation;Synthesis||FX271||@N: Replicating instance STAMP3.status_async_cycles_14_axb_0 (in view: work.root(rtl)) with 2 loads 1 time(s) to improve timing.||root.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/820||stamp.vhd(440);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/440
Implementation;Synthesis||FX271||@N: Replicating instance STAMP4.status_async_cycles_14_axb_0 (in view: work.root(rtl)) with 2 loads 1 time(s) to improve timing.||root.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/821||stamp.vhd(440);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/440
Implementation;Synthesis||FX271||@N: Replicating instance STAMP5.status_async_cycles_14_axb_0 (in view: work.root(rtl)) with 2 loads 1 time(s) to improve timing.||root.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/822||stamp.vhd(440);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/440
Implementation;Synthesis||FX271||@N: Replicating instance STAMP6.status_async_cycles_14_axb_0 (in view: work.root(rtl)) with 2 loads 1 time(s) to improve timing.||root.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/823||stamp.vhd(440);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/440
Implementation;Synthesis||FP130||@N: Promoting Net LED_FPGA_LOADED_arst on CLKINT  I_1084 ||root.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/830||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_1085 ||root.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/831||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5 due to collision with Verilog/ System Verilog reserved word ||root.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/873||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_0 due to collision with Verilog/ System Verilog reserved word ||root.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/875||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_1 due to collision with Verilog/ System Verilog reserved word ||root.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/877||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_2 due to collision with Verilog/ System Verilog reserved word ||root.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/879||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_3 due to collision with Verilog/ System Verilog reserved word ||root.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/881||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_4 due to collision with Verilog/ System Verilog reserved word ||root.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/883||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock root_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net MSS.CCC_0.GL0_net.||root.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/897||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock root_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net MSS.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||root.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\root.srr'/linenumber/898||null;null
Implementation;Place and Route;RootName:root
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||root_layout_log.log;liberoaction://open_report/file/root_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:root
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||root_generateBitstream.log;liberoaction://open_report/file/root_generateBitstream.log||(null);(null)
