#ifndef _SH7262_REGS_H_
#define _SH7262_REGS_H_

#define SH7262_RSPI_SIZE 0x00000800
#define SH7262_RSPI_BASE_CH0 0xFFFF8000
#define SH7262_RSPI_BASE_CH1 0xFFFF8800
#define SH7262_SPCR_OFS 0x00
#define SH7262_SPSR_OFS 0x03
#define SH7262_SPDR_OFS 0x04
#define SH7262_SPDCR_OFS 0x0B
#define SH7262_SPCMD0_OFS 0x10
#define SH7262_SPBFCR_OFS 0x20
#define SH7262_SPCR_0 (SH7262_RSPI_BASE_CH0|SH7262_SPCR_OFS)
#define SH7262_SPSR_0 (SH7262_RSPI_BASE_CH0|SH7262_SPSR_OFS)
#define SH7262_SPDR_0 (SH7262_RSPI_BASE_CH0|SH7262_SPDR_OFS)
#define SH7262_SPDCR_0 (SH7262_RSPI_BASE_CH0|SH7262_SPDCR_OFS)
#define SH7262_SPCMD_00 (SH7262_RSPI_BASE_CH0|SH7262_SPCMD0_OFS)
#define SH7262_SPBFCR_0 (SH7262_RSPI_BASE_CH0|SH7262_SPBFCR_OFS)
#define SH7262_SPCR_1 (SH7262_RSPI_BASE_CH1|SH7262_SPCR_OFS)
#define SH7262_SPSR_1 (SH7262_RSPI_BASE_CH1|SH7262_SPSR_OFS)
#define SH7262_SPDR_1 (SH7262_RSPI_BASE_CH1|SH7262_SPDR_OFS)
#define SH7262_SPDCR_1 (SH7262_RSPI_BASE_CH1|SH7262_SPDCR_OFS)
#define SH7262_SPCMD_10 (SH7262_RSPI_BASE_CH1|SH7262_SPCMD0_OFS)
#define SH7262_SPBFCR_1 (SH7262_RSPI_BASE_CH1|SH7262_SPBFCR_OFS)
#define SH7262_SPCR_SPE(reg) ((reg >> 6) & 0x01)
#define SH7262_SPCR_SPE_DISABLE 0
#define SH7262_SPCR_SPE_ENABLE 1
#define SH7262_SPDCR_TXDMY(reg) ((reg >> 7) & 0x01)
#define SH7262_SPDCR_TXDMY_PROHIBIT 0
#define SH7262_SPDCR_TXDMY_PERMIT 1
#define SH7262_SPCMD_CPOL(reg) ((reg >> 1) & 0x01)
#define SH7262_SPCMD_CPOL_RSPCK_ON_IDLE_IS_0 0
#define SH7262_SPCMD_CPOL_RSPCK_ON_IDLE_IS_1 1
#define SH7262_SPCMD_CPHA(reg) ((reg >> 0) & 0x01)
#define SH7262_SPCMD_CPHA_SMP_ON_ODD_EDGE_CHG_ON_EVEN_EDGE 0
#define SH7262_SPCMD_CPHA_CHG_ON_ODD_EDGE_SMP_ON_EVEN_EDGE 1
#define SH7262_SPBFCR_TXRST(reg) ((reg >> 7) & 0x01)
#define SH7262_SPBFCR_TXRST_PROHIBIT 0
#define SH7262_SPBFCR_TXRST_PERMIT 1
#define SH7262_SPBFCR_RXRST(reg) ((reg >> 6) & 0x01)
#define SH7262_SPBFCR_RXRST_PROHIBIT 0
#define SH7262_SPBFCR_RXRST_PERMIT 1

#define SH7262_PFCR2 0xFFFE38AA
#define SH7262_PFCR2_UB 0xFFFE38AA
#define SH7262_PFCR2_LB 0xFFFE38AB
#define SH7262_PFCR2_PF10MD(reg) ((reg >> 8) & 0x07)
#define SH7262_PFCR2_PF10MD_PF10 0
#define SH7262_PFCR2_PF10MD_A24 1
#define SH7262_PFCR2_PF10MD_SSIWS3 2
#define SH7262_PFCR2_PF10MD_SSL00 3
#define SH7262_PFCR2_PF10MD_TIOC3B 4
#define SH7262_PFCR2_PF10MD_nFCE 5
#define SH7262_PGDR1 0xFFFE38D4
#define SH7262_PGDR1_UB 0xFFFE38D4
#define SH7262_PGDR1_LB 0xFFFE38D5
#define SH7262_PGDR1_PG20DR(reg) ((reg >> 4) & 0x01)

#endif // _SH7262_REGS_H_
