


                              IC Compiler II (TM)

             Version T-2022.03-SP4 for linux64 - Aug 31, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Loading user preference file /home1/BPPD08/NavEeN/.synopsys_icc2_gui/preferences.tcl
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ss0p6v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_ss0p6vm40c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ulvl_ss0p6vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_ulvl_ss0p6vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_dlvl_ss0p6vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_dlvl_ss0p72vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'EXPLORE_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
icc2_shell> open_block /home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib:placement.design
Information: User units loaded from library 'saed14rvt_ss0p6v125c' (LNK-040)
Opening block 'raven_soc.dlib:placement.design' in edit mode
icc2_shell> link_block
Using libraries: raven_soc.dlib saed14rvt_ss0p6v125c saed14lvt_ss0p6vm40c saed14rvt_ulvl_ss0p6vm40c_i0p6v saed14lvt_ulvl_ss0p6vm40c_i0p6v saed14rvt_dlvl_ss0p6vm40c_i0p6v saed14lvt_dlvl_ss0p72vm40c_i0p6v EXPLORE_physical_only
Visiting block raven_soc.dlib:placement.design
Visiting block EXPLORE_physical_only:spimemio.frame
Visiting block EXPLORE_physical_only:simpleuart.frame
Expanding block raven_soc.dlib:placement.design
Warning: Nothing implicitly matched 'simpleuart/spimemio' (SEL-003)
Error: Nothing matched for instance (SEL-005)
Error: Cannot find cell 'spimemio' in design 'raven_soc' (DES-002)
Error: problem in set_scope
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDm' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDs' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Information: Ignore internal design attribute '_mv_data_status': element '.' does not exist. (UPF-330)
Design 'raven_soc' was successfully linked.
1
icc2_shell> reset_upf
Information: UPF constraints of the design have been removed. (UPF-132)
1
icc2_shell> if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

  set_app_options -name mv.upf.enable_golden_upf -value true
}
Error: can't read "UPF_SUPPLEMENTAL_FILE": no such variable
      	Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.lFzUfP'
            	stopped at line 1 due to error. (CMD-081)
Extended error info:
can't read "UPF_SUPPLEMENTAL_FILE": no such variable
    while executing
"which $UPF_SUPPLEMENTAL_FILE"
    (file "/tmp/icc2_shell-2.lFzUfP" line 1)
 -- End Extended Error Info
icc2_shell> source -echo ../scripts/design_setup.tcl
##########################################################################################
# Script: design_setup.tcl
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
###+DESIGN SETUP
##########################################################################################
##########################################################################################
### GENERAL
##########################################################################################
set DESIGN_NAME 		"raven_soc" ;# Required; name of the design to be worked on; used as the block name for save_block or copy_block operations
;# If you are starting from init_design with verilog or RTL, this is also the top module name
set LIBRARY_SUFFIX		"" ;# Optional; suffix for the design library name ; default is unspecified  
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Optional; name of the design library; 
;# If you are starting from init_design, no need to change this; it will be populated with values from DESIGN_NAME & LIBRARY_SUFFIX
set TECHLIB_DATA_DIR		"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" ;# Used to point to directory where technology data is installed for the site. 
;# Used by variables which use data from those directories.
set SUPPLEMENTAL_SEARCH_PATH		"/home1/14_nmts/14_nmts/references/opensparc/opensparc/" ;# Optional; a list of paths; addtional user provided search_path which is to be used by set search_path in rm_setup/header_*.tcl 
##########################################################################################
### BLOCK LABEL NAMES
## Label names ($DESIGN_NAME is the block name) : there's no need to change these
##########################################################################################
set INIT_DESIGN_BLOCK_NAME		"init_design"			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_FROM_BLOCK_NAME		$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in chip_finish.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_FROM_BLOCK_NAME	$CHIP_FINISH_BLOCK_NAME 	;# Label name of the input block in icv_in_design.tcl
set ICV_IN_DESIGN_BLOCK_NAME		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the input block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
set ENDPOINT_OPT_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in endpoint_opt.tcl
set ENDPOINT_OPT_BLOCK_NAME		"endpoint_opt"			;# Label name to be used when saving a block in endpoint_opt.tcl
set TIMING_ECO_FROM_BLOCK_NAME		$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in timing_eco.tcl
set TIMING_ECO_BLOCK_NAME		"timing_eco" 			;# Label name to be used when saving a block in timing_eco.tcl
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in functional_eco.tcl;
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set FLOORPLAN_BLOCK_NAME                "floorplan" 			;# Label name to be used when saving a block in floorplan.tcl.
set REDHAWK_IN_DESIGN_FROM_BLOCK_NAME   $ROUTE_OPT_BLOCK_NAME		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
set REDHAWK_IN_DESIGN_BLOCK_NAME 	"redhawk_in_design"		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
##########################################################################################
### DESIGN PLANNING SETUP 
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE			"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL		"bottom" ;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set SUB_BLOCK_LIBRARIES			[list ] ;# Provide a list of libraries for blocks built top-down (via the hierarchical DP flow) to be included as a reference library.
;# There should be a one-to-one mapping with the block references defined in SUB_BLOCK_REFS. 
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
set CTL_FOR_ABSTRACT_BLOCKS		[list ] ;# provide a list of the full path to each ctl model required by top level compile
set SKIP_ABSTRACT_GENERATION            false	;# Option to skip creation of abstracts in PNR flow scripts. 
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for place_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_cts.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_opto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_auto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for chip_finish.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for icv_in_design.  The view can be "abstract" (default) or "design".
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ;# "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
set LIBRARY_DB_PATH        		"" ;# Option to provide path to dbs that may be needed un implementation tools when dbs referenced inside NDM do not reside local
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to source $PROMOTE_ABSTRACT_CLOCK_DATA_FILE and promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
set PROMOTE_ABSTRACT_CLOCK_DATA_FILE 	"promote_abstract_clock_data_script.tcl" ;# Specify a file which contains the block clock data promotion commands.  A template is provided in rm_user_plugin_scripts/promote_abstract_clock_data_script.tcl
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
set WRITE_OASIS_ALLOW_INCOMPATIBLE_UNITS false ; ## Specify whether to allow incompatible units during write_oasis
set WRITE_GDS_ALLOW_INCOMPATIBLE_UNITS 	false ; ## Specify whether to allow incompatible units during write_gds
##########################################################################################
### INIT_DESIGN
## Variables for design prep which are used by init_design.tcl
## Fill in the variables in 1, 2, 3, and 4 below as needed.
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | NDM; default is ASCII; minimum required design inputs are listed below accordingly;
;# 1.ASCII: gated netlist and other ascii design input files;
;#   required inputs: $VERILOG_NETLIST_FILES, and $UPF_FILE;  
;#   typically required inputs: $TCL_FLOORPLAN_FILE or $DEF_FLOORPLAN_FILES for floorplan 
;#   (unless flat DP-RM is used for floorplanning where $TCL_FLOORPLAN_FILE will be automatically specified through DP-RM generated header_from_dprm.tcl) 
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command; sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   required inputs: DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   note: init_design.tcl assumes floorplan is part of the write_icc2_files output and does not source any addtional floorplan fills  
;#   note: commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below) 
;# 3.NDM: specify your own floorplanned NDM path and skip the design creation steps (netlist reading, load_upf, read_def etc are skipped);
;#   required inputs: INIT_DESIGN_INPUT_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME;
;#   init_design.tcl copies the specified INIT_DESIGN_INPUT_LIBRARY as DESIGN_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME as INIT_DESIGN_BLOCK_NAME
;#   note: init_design.tcl assumes the specified block is floorplanned and does not source any addtional floorplan fills
set INIT_DESIGN_INPUT_LIBRARY 	"" ;# specify a library name as the source library for copying if INIT_DESIGN_INPUT = NDM
set INIT_DESIGN_INPUT_BLOCK_NAME "" ;# specify a block name (with or witout label) as the input block if INIT_DESIGN_INPUT = NDM
set EARLY_DATA_CHECK_POLICY	"none" ;# none|lenient|strict ;RM default is none;
;# lenient and strict trigger corresponding set_early_data_check_policy -policy $EARLY_DATA_CHECK_POLICY command and report_early_data_checks; 
;# specify none to disable the set_early_data_check_policy command
##################################################
### LIBRARY SETUP
## 1. Reference libraries
##################################################
## For pre-created CLIB or fusion reference libraries
## These will be added as reference library by using create_lib -ref_libs in init_design/init_dp
set REFERENCE_LIBRARY 			 "/home1/BPPD08/NavEeN/internship/spimemio/macro/spimemio.ndm/ \
			 		/home1/BPPD08/NavEeN/internship/simpleuart/macro/simpleuart.ndm/ \
					 /home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
                                         	 /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				  	  /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				   	  /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm";
# Required; a list of reference libraries for the design library.
;# can be a list of CLIB reference libraries, a list of fusion reference libraries, or both
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
## For on-the-fly CLIB reference library creation using create_lib in init_design
## This is useful if you have frames and dbs but don't have CLIBs for these libraries and want CLIB to be created on-the-fly during create_lib
## Specify both frame list and db list below and CLIBs will be created during create_lib design library creation
## Please note that using fusion library disqualifies the use of on-the-fly CLIB creation. The tool does not support both together.
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_FRAME_LIST [list ] ;# a list of frames for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/* /path2/*]"
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_DB_LIST [list ] ;# a list of dbs for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/db/*.db /path2/sram/db/*.db]"
## For on-the-fly fusion reference library creation using Makefile's create_fusion_reference_library target
set FUSION_REFERENCE_LIBRARY_FRAM_LIST  "/home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
				         /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				        /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				       /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm" ;# a list of frames (or ndm) for on-the-fly fusion reference library creation; ex : "[glob /path1/std/ndm/*.ndm /path2/sram/ndm/*.ndm]"
set FUSION_REFERENCE_LIBRARY_DB_LIST 	     "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p72v125c.db \
			   	      /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db" ;# a list of dbs for on-the-fly fusion reference library creation; ex : "[glob /pa                                             th1/std/db/*.db /path2/sram/db/*.db]"
set FUSION_REFERENCE_LIBRARY_DIR   	"./local_fusion_library" ;# specify fusion library output directory; default is local_fusion_library;
;# if you are running Makefile's create_fusion_reference_library target, this is the output directory for the on-the-fly fusion library creation; 
set LINK_LIBRARY			         "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db \ 
                   				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p6vm40c.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6vm40c.db
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db \
	         				/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p6vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p72vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p6v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
	        				 /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72vm40c.db";# Optional; specify a list of .db files
;# required for running VC-LP (vc_lp.tcl) and Formality (fm.tcl)
set COMPRESS_LIBS			false	;# Optional; save libs as compressed NDM; only used by DP (rm_*_dp_hier_scripts/init_dp.tcl)
set TCL_MULTI_VT_CONSTRAINT_FILE	"multi_vth_constraint_script.tcl" ;# A Tcl file which defines and applies multi Vt constraints
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST).
## Below are set_lib_cell_purpose.tcl specific variables. Only applicable if set_lib_cell_purpose.tcl is used.
set TIE_LIB_CELL_PATTERN_LIST 		"*TIE*" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set POWER_OPT                            "*CK* *DCAP*"; #POWER OPTIMIZATION CELLS
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S*" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"*BUF*S* *BUF*PS* *CLK*" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S* *CK*" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
##################################################
### TECHNOLOGY
## 2. Tech files and setup
##################################################
set TECH_FILE 			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in RM. 
set TECH_LIB			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf"	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set PARASITIC_TECH_LIB		""	;# Specifies one library as a dedicated parasitic technology library
;# This is automatically added to the create_lib -ref_libs list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true ;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl" ;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false
set PHYSICAL_RULES_FILE 	""	;# Optional; Specify a file in PRF format which specifies tech/library physical rules and attributes.
set DESIGN_LIBRARY_SCALE_FACTOR	""	;# Optional; Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which implies one unit is one Angstrom or 0.1nm.
set TCL_USER_LIBRARY_SETUP_SCRIPT    "" ;# Optional TCL file to be sourced at the beginning of init_design.tcl intended to load user's own library setup script.
;# This file can populate the RM variables: TECH_FILE, REFERENCE_LIBRARY, STREAM_FILES_FOR_MERGE, LINK_LIBRARY
## For redundant via insertion
set ENABLE_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion in clock_opt_opto.tcl, route_auto.tcl, and route_opt.tcl
set ENABLE_POST_ROUTE_OPT_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion after hyper_route_opt
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# via mapping file is required for redundant via insertion; 
;# Example : examples/TCL_USER_REDUNDANT_VIA_MAPPING_FILE.txt
set TCL_USER_REDUNDANT_VIA_SCRIPT	"" ;# Optional; User provided redundant via insertion script that when defined is sourced in place of the default redundant via insertion flow.
## For performance via ladder
set ENABLE_PERFORMANCE_VIA_LADDER	false ;# false|true; RM default false; For set_stage -step synthesis or -step placement, if this is true and  design is 7nm or smaller,  
;# the set_stage command sets route.auto_via_ladder.update_during_route, place.legalize.enable_via_ladder_checks, vl.flow.enable_convergence_flow to true. 
;# It runs the setup_performance_via_ladder -effort high command, and sources a file output from the command. 
;# For set_stage -step post_cts_opto, if this is true and design is 7nm or smaller, opt.common.enable_via_ladder_insertion is set to true.
;# For more details, refer to the man page of the set_stage command.
set TCL_ANTENNA_RULE_FILE		"/home1/14_nmts/14_nmts/tech/icv_drc/saed14nm_1p9m_ant_drc_rules.rs" ;# Antenna rule file; Example : examples/TCL_ANTENNA_RULE_FILE.txt
##################################################
### MCMM SCENARIO/MODE/CORNER SETUP 
##################################################
set TCL_MCMM_SETUP_FILE		"../scripts/TCL_MCMM_SETUP_FILE.explicit.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided : 
;# examples/TCL_MCMM_SETUP_FILE.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# examples/TCL_MCMM_SETUP_FILE.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set TCL_PARASITIC_SETUP_FILE	"../scripts/TCL_PARASITIC_SETUP_FILE.tcl"	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in examples/TCL_PARASITIC_SETUP_FILE.tcl
set TCL_MODE_CORNER_SCENARIO_MODEL_ADJUSTMENT_FILE "" ;# Optional; specify a file for adjustment of modes/corners/scenarios/models
;# this file will be sourced in every step after scenario management is completed
set TCL_POCV_SETUP_FILE			"" ;# Optional; provide your own file for POCV setup such as POCV mapping; 
;# Refer to examples/TCL_POCV_SETUP_FILE.tcl for sample commands
set TCL_AOCV_SETUP_FILE			"" ;# Optional; provide your own file for AOCV setup such as AOCV mapping; 
;# Refer to examples/TCL_AOCV_SETUP_FILE.tcl for sample commands; only executes if TCL_POCV_SETUP_FILE is null
set TCL_PVT_CONFIGURATION_FILE		"" ;# Optional; specify a file for user customized set_pvt_configuration commmands;
;# this file will be sourced in every step after init_design step before open_lib
set PREROUTE_CTS_PRIMARY_CORNER "" ;# ; RM default is unspecified; sets cts.compile.primary_corner; optional in RM;
;# CTS automatically picks a corner with worst delay as the primary corner for its compile stage, 
;# which inserts buffers to balance clock delays in all modes of the corner; 
;# this setting allows you to manually specify a corner for the tool to use instead
########################################################################################## 
## Variables for scenario activation and focused scenario
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "func::ss0p6vm40c" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ENDPOINT_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during endpoint_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TIMING_ECO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during the timing_eco step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_FOCUSED_SCENARIO		"" ;# Specify a dominant scenario for timing driven route. Timing driven route assigns layer based on the dominant scenario;
;# default is not specified and tool will pick it based on timing QoR per scenario.
;# If specified, script sets route.common.focus_scenario in clock_opt_opto.tcl before GRE. 
##################################################
### LOGICAL INPUTS
## 3. Verilog, dc inputs, upf, mcmm, timing, etc 
##################################################
set DCRM_RESULTS_DIR  		"../results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that the tool can source.    
set VERILOG_NETLIST_FILES	"../dc_outputs/raven_soc.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set UPF_FILE 			"../files/raven_soc.upf"	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#      for hierarchical designs using ETMs, load the block upf file
;#      for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#		load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	"../dc_outputs/raven_soc.supplement.upf"      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set SAIF_FILE_LIST			"" ;# Specify a SAIF file or a list of SAIF files and options for accurate power computation
;# Example for single SAIF use : set SAIF_FILE_LIST 1.saif;
;# Example for multiple SAIF and options : set SAIF_FILE_LIST "{1.saif -scaling_ratio 5 -weight 2} {2.saif -scaling_ratio 5} {3.saif -path xyz}"
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE_LIST related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the target instance on which activity is to be annotated.
##################################################
### PHYSICAL INPUTS
## 4. DEF, floorplan, placement constraints, etc 
##################################################
set TCL_FLOORPLAN_FILE			"" ;# Optional; Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details
set DEF_FLOORPLAN_FILES			"" ;# Optional; DEF files which contain the floorplan information; for ex: "1.def 2.def"; not required for DP
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or NDM
set DEF_READ_OPTIONS			"-add_def_only_objects all" ;# default is "-add_def_only_objects all"; set it to "" (empty) if you don't need any option
;# specifies the options used by read_def command
set DEF_RESOLVE_PG_NETS			true ;# false|true (default); Resolves conflicts between pg network with power domains.
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after TCL_FLOORPLAN_FILE or DEF_FLOORPLAN_FILE is read; 
;# can be used to cover additional floorplan constructs,such as bounds, pin guides, or route guides, etc
set SITE_SYMMETRY_LIST			"" ;# Optional; Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script
set DEF_SCAN_FILE			"" ;# Optional; A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or NDM, as SCANDEF is expected to be loaded already   
set TCL_FLOORPLAN_RULE_SCRIPT		"" ;# Specify your floorplan rule file (which contains set_floorplan_*_rules commands) or a script to generate such rules;
;# if specified, will be sourced in init_design.tcl for check_floorplan_rules and for some nodes, it will be sourced by sidefiles
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_PRE_SCRIPT.tcl
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_POST_SCRIPT.tcl
set SWITCH_CONNECTIVITY_FILE    	"" ;# Specify switch connectivity file
set ENABLE_FLOORPLAN_CHECKS		true ;# false|true (default); Enables floorplan checks performed by rm_check_design during init_design stage
set CTS_NDR                              "../RM_FPU/RM/cts_ndr.tcl"; #CTS NDR Rules
########################################################################################## 
### DFT SETUP 
##########################################################################################
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
########################################################################################## 
###+FLOW STEP CONFIGURATION
########################################################################################## 
########################################################################################## 
### ENDPOINT_OPT SETUP
## Variables for route_opt target endpoint PBA CCD (used by endpoint_opt.tcl) 
##########################################################################################
set ENDPOINT_OPT_MAX_PATHS 		"10000" ;# Required input; an integer; specify number of paths to collect; default 10000
set ENDPOINT_OPT_SLACK_THRESHOLD	"-0.001" ;# Required input; a float with unit in ns; collect paths with slack worse than the specified value for target endpoint to work on; 
;# default is -0.001 when current timing unit is ns; user specifeid value is based on the timing unit of the current design;
;# if user specified threshold is less than -1ps, the proc will set it to -0.001ns (i.e. -1ps).
set ENDPOINT_OPT_TARGET_SCENARIOS	"*" ;# Required input; a list of scenarios; collect timing paths from the specified scenarios for target endpoint to work on; 
;# default is * which means all active setup scenarios will be included
set ENDPOINT_OPT_LOOP			1 ;# Required input; an integer; specify number of loops; default is 1
set ENDPOINT_OPT_PATH_GROUP_FILTER 	"" ;# Optional input; specify a filter to exclude certain path groups from route_opt target endpoint PBA CCD; to be used by get_path_groups -filter  
;# for example, set ENDPOINT_OPT_PATH_GROUP_FILTER "name!~IN* && name!~OUT* && name!~*default*" -> exlcudes IO and default path groups
########################################################################################## 
### CHIP FINISH SETUP
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
## Std cell filler and decap cells used by chip_finish step and post ECO refill in timing_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"RM_filler" ;# A string to specify the prefix for metal filler (decap) cells. Required if running ECO flow.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
### ICV IN-DESIGN SETUP
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 		"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 		"z_check_drc" ;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
set ICV_IN_DESIGN_DRC_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for signoff_check_drc.
set ICV_IN_DESIGN_DRC_FILL_VIEW_DATA 		"read" ;# Specify when to read the fill view data. Valid options are read (default) | read_if_uptodate | discard
set ICV_IN_DESIGN_DRC_CELL_VIEWS 		"frame" ;# Specify library cell view to read. Valid options are frame (default) | layout | design;  
;# See signoff.check_drc.read_layout_views & signoff.check_drc.read_design_views MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES 	"" ;# Specify cell types to exclude from analysis.  Valid options are lib_cell | macro | pad | filler.  
;# By default, all cell types are checked.  See signoff.check_drc.excluded_cell_types MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNDP ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNPNR ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_FINISH ""
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS 	false ;# By default (false), DRC violations inside cell instances are reported.  
;# Set to "true" to skip reporting of DRC inside cell instances.
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNDP	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNPNR 	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_FINISH 	false
set ICV_IN_DESIGN_DRC_SELECT_RULES 		"" ;# Specify design rules to check.  The specified rules will be the only rules evaluated.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNPNR 		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_FINISH		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES 		"" ;# Specify design rules to omit from checking.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNPNR		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_FINISH		""
set STREAM_FILES_FOR_MERGE 			"" ;# Specify a list of stream (GDS or OASIS) files to be merged into the current design for signoff_check_drc or signoff_create_metal_fill.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_DRC				true ;# true|false; true enables signoff_check_drc.
set ICV_IN_DESIGN_ADR 				false ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is false
set ICV_IN_DESIGN_ADR_RUNDIR 			"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for singoff_fix_drc.
set ICV_IN_DESIGN_POST_ADR_RUNDIR 		"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 		"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR		"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR		"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_ADR_SELECT_RULES 		"" ;# Specify the non DPT rules to be fixed by ADR
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 			false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNSET		"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_METAL_FILL_RUNDIR		"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_USER_DEFINED_OPTIONS "" ;# Specify user defined ICV options for signoff_create_metal_fill.
set ICV_IN_DESIGN_METAL_FILL_FIX_DENSITY_ERRORS "false" ;# Specify if density rules will be honored during fill insertion, removal, or addition.  
;# See signoff.create_metal_fill.fix_density_errors for additional details.
set ICV_IN_DESIGN_METAL_FILL_SELECT_LAYERS 	"" ;# Specify layers on which to insert metal fill.  By default, all routing layers will be filled.
set ICV_IN_DESIGN_METAL_FILL_COORDINATES 	"" ;# Specify the coordinates to be filled.  By default, the entire design will be filled.
;# For example: {{llx lly} {urx ury}} for rectangular; {{x1 y1} {x2 y2}...{xn yn}} for rectilinear
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" ;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_ECO_THRESHOLD 	"" ;# Specify the percent change to perform incremental fill.  If unspecified, the tool default value is used.
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR 	"z_MFILL_after" ;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | ; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use tool auto generated track_fill_params.rh file or your own paramter file.
set ICV_IN_DESIGN_BASE_FILL false               ; # Enable/disable indesign base fill
set ICV_IN_DESIGN_BASE_FILL_RUNSET ""           ;# Specify the foundry runset for signoff_create_metal_fill command (base layer fill)
set ICV_IN_DESIGN_BASE_FILL_RUNDIR "z_icvFill"  ; # The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_BASE_FILL_FOUNDRY_NODE ""          ; # Specify the foundry node for indesign base fill
set ICV_IN_DESIGN_ENABLE_ALL_LAYER_CHECK true ;# Use to disable all layer checks to limit false errors from missing layout. On by default.
########################################################################################## 
### REDHAWK REDHAWK-SC SETUP
## Variables for Redhawk & Redhawk-SC (RHSC) in-design related settings 
## (used by redhawk_in_design_pnr.tcl & rhsc_in_design_pnr.tcl ; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_SC_DIR                      "" ;# Required; path to RedHawk-SC binary
set REDHAWK_DIR				"" ;# Required; path to RedHawk binary
set REDHAWK_GRID_FARM	        	"" ;# Optional; commands to submit RedHawk/RedHawk-SC in GRID FARM
set REDHAWK_PAD_FILE_NDM                "" ;# The file include tap points on NDM. Default is top level pins.
set REDHAWK_PAD_FILE_PLOC               "" ;# Specify Redhawk pad file
set REDHAWK_PAD_CUSTOMIZED_SCRIPT       "" ;# User script to run command create_taps with different options 
;# Example : ./examples/REDHAWK_PAD_CUSTOMIZED_SCRIPT.txt
set REDHAWK_FREQUENCY			"" ;# Optional to pass frequency to RedHawk 
set REDHAWK_TEMPERATURE			"" ;# Optional to pass temperature to RedHawk
set REDHAWK_SCENARIO		        "" ;# Optional to specify current scenario for running RedHawk
set REDHAWK_MCMM_SCENARIO_CONFIG        "" ;# Optional to specify MCMM for running Redhawk or RHSC on GRID system or local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.GRID.tcl 			--> for IRDP/IRDCCD on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.local.tcl 			--> for IRDP/IRDCCD on local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.GRID.tcl 	--> for IRDP/IRDCCD by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.local.tcl 	--> for IRDP/IRDCCD by customized python on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.GRID.tcl 				--> for Rail Analysis on GRID system 
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.local.tcl 				--> for Rail analysis on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.GRID.tcl  		--> for Rail Analysis by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.local.tcl 		--> for Rail Analysis by customized python on local machine
set REDHAWK_USE_FC_POWER                false;# Optional. Set to true to use the tool's power engine insetead of RedHawk/RHSC power engine. By default RedHawk/RHSC power engine is used.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_LAYER_MAP_FILE              "" ;# Optional. The file include process layer name and LEF layer name
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"static" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file as Redhawk standalone run tcl file.
set RHSC_PYTHON_SCRIPT_FILE             "" ;# Optional. Specify a file as RHSC standalone run python script
set RHSC_GENERATE_COLLATERAL	        "" ;# Optional. The command analyze_rail only generate TWF, DEF, SPEF, PLOC files, this work with RHSC_PYTHON_SCRIPT_FILE
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ;# Optional. Set Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ;# Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ;# Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ;# Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ;# Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
set REDHAWK_PGA_CUSTOMIZED_SCRIPT       "" ;# Optional to add customized PGA setting
;# Example : ./examples/REDHAWK_PGA_CUSTOMIZED_SCRIPT.txt
########################################################################################## 
### TIMING ECO SETUP
## Variables for Timing ECO related settings (used by timing_eco.tcl)
##########################################################################################
## The following ECO_OPT* variables are for ECO fusion.  The PT setup is also needed when implementing the user provided PT change file, as PT reporting is run.
set ECO_OPT_ENGINE                      "pt" ;# Required by eco_opt to specify which tool is used to perform the fusion ECO. Valid values are pt|primeeco|tweaker
set ECO_OPT_EXEC_PATH                   "" ;# Optional override for the eco engine executable used in eco_opt. When left NULL the executable loaded in the environment
;# will be used. This is dependent on the ECO_OPT_ENGINE selected regarding path to pt_shell or tweaker executable
set ECO_OPT_DB_PATH			"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ECO_OPT_RECIPE_INFO			"" ;# Required for eco_opt to spec one or more types of fixes to perform. This variable can be a single type or a list of one or 
;# more groups of types to fix within the session. The variable can contain a single type (e.g. "max_transition") to fix. It can
;# also provide a group of types to fix within the same eco_opt (e.g. "{max_transition setup}"). Finaly, it can specify a list
;# of groups to perform across multiple eco_opt commands ( e.g. "{max_transition setup} hold"). The types supported across all
;# engine options are max_capacitance|max_transition|setup|hold. For primeeco and tweaker the support is captured in the configured
;# ECO_OPT_ENGINE_SCRIPT file. The PT option supports a number of other built-in types found in the eco_opt man page.
set ECO_OPT_ENGINE_SCRIPT		"" ;# Required when ECO_OPT_ENGINE is primeeco or tweaker. This script provides the specifics for how each engine performs each 
;# of the eco fix types. It varies by engine so should be coordinated with ECO_OPT_ENGINE setting. 
;# The base primeeco script is prime_eco_opt_fix.tcl and the base tweaker script is tweaker_eco_opt.tcl are provided with the flow.
set ECO_OPT_PHYSICAL_MODE		"" ;# Specify none, open_site, or occupied_site to guide physical impact.  If not specified, the tool default of "open_site" is run.
set ECO_OPT_WITH_PBA 			false ;# Default false; sets time.pba_optimization_mode to path to enable PBA for eco_opt
set ECO_OPT_EXTRACTION_MODE		"fusion_adv" ;# fusion_adv|in_design|none; default is fusion_adv; sets extract.starrc_mode to corresponding value;
;# fusion_adv and in_design modes require ECO_OPT_STARRC_CONFIG_FILE to be specified;
;# refer to ROUTE_OPT_STARRC_CONFIG_FILE.example.txt for sample syntax
set ECO_OPT_STARRC_CONFIG_FILE 		"" ;# Required when using fusion_adv or in_design extraction modes; specify the configuration file
set ECO_OPT_WORK_DIR			"eco_opt_dir" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ECO_OPT_PRE_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ECO_OPT_POST_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
set ECO_OPT_PT_CORES_PER_SCENARIO	"4" ;# Specify the number of cores per scenario for PT DMSA.
set ECO_OPT_SIGNOFF_SCENARIO_PAIR	"" ;# Optional; Provide scenario constraints file for PT.  Uses a list of {scenario sdc} pairs.
set ECO_OPT_FILLER_CELL_PREFIX 		"$CHIP_FINISH_METAL_FILLER_PREFIX" ;# A string to specify the prefix used to identify filler cells to remove prior to running eco_opt.
;# The default is set the same as CHIP_FINISH_METAL_FILLER_PREFIX.	
set ECO_OPT_CUSTOM_OPTIONS 		""
## The following variables apply when using a user provided PT change file.
set PT_ECO_CHANGE_FILE 			"" ;# The eco_opt mode (default) is run when not set.  When set, this points to the PT change file to implement.
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
########################################################################################## 
### FUNCTIONAL ECO SETUP
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; the verilog file to be used for functional ECO.
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
set TCL_USER_PSC_AUTO_DERIVE_MAPPING_RULE_FILE "" ;# A file for freeze silicon PSC (PSC, or gate array cell) auto derive mapping rule; 
;# to be sourced before the eco_netlist command in functional_eco.tcl;
;# if PSC cells are inserted on the design, for running freeze silicon PSC flow, specify a auto derive mapping rule file;
########################################################################################## 
### USER PLUGIN SCRIPTS
## Variables for pre and post plugins 
#  Placeholder plugin scripts are available in the rm_user_plugin_scripts directory. Use of the placeholder scripts is not required. Path to the plugin scripts can be updated as needed. 
##########################################################################################
set TCL_USER_NON_PERSISTENT_SCRIPT 	"non_persistent_script.tcl" ;# An optional Tcl file to be sourced in each step after opening a block.
set TCL_USER_INIT_DESIGN_PRE_SCRIPT 	"init_design_pre_script.tcl" ;# An optional Tcl file to be sourced at the very beginning of init_design.tcl.
set TCL_USER_INIT_DESIGN_POST_SCRIPT 	"init_design_post_script.tcl" ;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"place_opt_pre_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"place_opt_post_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set TCL_USER_PLACE_OPT_INCREMENTAL_PLACEMENT_POST_SCRIPT "place_opt_incremental_placement_post_script.tcl" ;# An optional Tcl file for customizations after the incremental placement (create_place -incremental)
;# only applicable to non-SPG flow (ENABLE_SPG is false)
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"clock_opt_cts_pre_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"clock_opt_cts_post_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"clock_opt_opto_pre_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "clock_opt_opto_post_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"route_auto_pre_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"route_auto_post_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"route_opt_pre_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_1_POST_SCRIPT    "route_opt_1_post_script.tcl" ;# An optional Tcl file for customizations after first route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization
set TCL_USER_ROUTE_OPT_2_POST_SCRIPT    "route_opt_2_post_script.tcl" ;# An optional Tcl file for customizations after second route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization and right after TCL_USER_ROUTE_OPT_1_POST_SCRIPT is sourced
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"route_opt_post_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set TCL_USER_ENDPOINT_OPT_PRE_SCRIPT 	"endpoint_opt_pre_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced before the main command.
set TCL_USER_ENDPOINT_OPT_SCRIPT 	"" ;# An optional Tcl file for endpoint_opt.tcl to replace the pre-existing main commands.
set TCL_USER_ENDPOINT_OPT_POST_SCRIPT 	"endpoint_opt_post_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced after the main command.
set TCL_USER_TIMING_ECO_PRE_SCRIPT 	"timing_eco_pre_script.tcl" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_TIMING_ECO_POST_SCRIPT 	"timing_eco_post_script.tcl" ;# An optional Tcl file to be sourced after ECO operations.
set ENABLE_INCR_ROUTE_POST_ECO          "true" ;# Enable/disable post eco incremental route
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"chip_finish_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"chip_finish_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"icv_in_design_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"icv_in_design_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
set TCL_USER_REDHAWK_IN_DESIGN_PRE_SCRIPT "redhawk_in_design_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk indesign flow.
set TCL_USER_REDHAWK_IN_DESIGN_POST_SCRIPT "redhawk_in_design_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk indesign flow. 
set TCL_USER_REDHAWK_SC_PRE_SCRIPT	"redhawk_sc_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk SC flow.
set TCL_USER_REDHAWK_SC_POST_SCRIPT	"redhawk_sc_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk SC flow.
set TCL_USER_WRITE_DATA_PRE_SCRIPT 	"" ;# An optional Tcl file for write_data.tcl to be sourced before write_data
set TCL_USER_WRITE_DATA_POST_SCRIPT	"" ;# An optional Tcl file for write_data.tcl to be sourced after write_data
set TCL_USER_FLOORPLAN_PRE_SCRIPT 	"" ;# An optional Tcl file to be sourced at the beginning of floorplan.tcl 
set TCL_USER_FLOORPLAN_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced at the end of floorplan.tcl 
##########################################################################################
### REPORTING & DATA OUTPUT
## Reporting and other variables
##########################################################################################
set DEFINE_NAME_RULES_OPTIONS		"" ;# Optional; defines the naming rules used by change_names.
set OUTPUTS_DIR				"../outputs/" ;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR				"../reports/" ;# Directory to write reports; mainly used by report_qor.tcl
set LOGS_DIR				"../logs/" ;# Directory to logs; mainly used by Makefile*
set ENABLE_INLINE_REPORT_QOR		true ;# true|false; RM default true; enables inline intermediate report_qor calls during the implementation flow   
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_DEBUG			false ;# true|false; RM default false; generates non-SI timing reports during route_auto stage  
set REPORT_VERBOSE			false ;# true|false; RM default false; runs additional report_timing with -max_paths equal to 300 and -slack_lesser_than 0
set REPORT_DISABLE_GUI			false ;# true|false; RM default false; when used the application defaults the display to an offscreen image and does not use/or access the X display	 
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power during reporting
set REPORT_CLOCK_POWER			false ;# true|false; RM default false; set it to true to run report_clock_qor -type power after clock_opt_cts and route_opt stages
set REPORT_POWER_SAIF_FILE		"" ;# Optional; specify a SAIF file for "read_saif $REPORT_POWER_SAIF_FILE" before report_power in report_qor.tcl
set REPORT_POWER_SCALING_RATIO		"" ;# Optional; a float; specify the frequency ratio (SDC frequency/SAIF frequency) (or clock period ratio (SAIF clock period/SDC clock period));
;# if specified, triggers "set_power_clock_scaling -ratio $REPORT_POWER_SCALING_RATIO" command after "read_saif $REPORT_POWER_SAIF_FILE" in report_qor.tcl   
set REPORT_INIT_DESIGN_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the init_design step;
set REPORT_PLACE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the place_opt step;
set REPORT_CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_cts step;
set REPORT_CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_opto step;
set REPORT_ROUTE_AUTO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the route_auto step;
set REPORT_ROUTE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the route_opt step;
set REPORT_CHIP_FINISH_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the chip_finish step.
set REPORT_ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the icv_in_design step;
set REPORT_ENDPOINT_OPT_ACTIVE_SCENARIO_LIST   "" ;# A subset of scenarios to be made active when generating reports for the endpoint_opt step;
set REPORT_TIMING_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the timing_eco step;
set REPORT_FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the functional_eco step;
set REPORT_POWER_SAIF_MAP		"" ;# (optional) specify a SAIF map for report_power if REPORT_POWER_SAIF_FILE is also provided
set WRITE_QOR_DATA			true ;# true|false; report_qor.tcl also runs compare_qor_data command to generate QoR HTML file
set WRITE_QOR_DATA_DIR			"./qor_data" ;# Specify write_qor_data directory
set COMPARE_QOR_DATA_DIR		"./compare_qor_data" ;# Specify compare_qor_data directory
set REPORT_PARALLEL_MAX_CORES 		4 ;# specify core limit for parallel reporting
set REPORT_PARALLEL_SUBMIT_COMMAND 	"" ;# for parallel reporting; if specified, script uses job submission for report_qor.tcl
;# Note : if specified, enables parallel reporting; if not specified (default) runs sequential reporting
;# Example parallel submit command : qsub -cwd -P di -pe mt 4 -m n
set SET_HOST_OPTIONS_MAX_CORES		8 ;# specify core limit for set_host_options -max_cores
set TCL_USER_SUPPLEMENTAL_REPORTS_SCRIPT "" ;# Specify a supplemental reporting script for FC
set FUSION_REFERENCE_LIBRARY_LOG_DIR    "${LOGS_DIR}/lcsh" ;# specify log file directory for fusion library creation; default is $LOGS_DIR/lcsh;../logs//lcsh
icc2_shell> if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

  set_app_options -name mv.upf.enable_golden_upf -value true
}
mv.upf.enable_golden_upf true
if {[file exists [which $UPF_FILE]]} {
	load_upf $UPF_FILE

## For golden UPF flow only (if supplemental UPF is provided): read
#supplemental UPF file

if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

	load_upf -supplemental $UPF_SUPPLEMENTAL_FILE

} elseif {$UPF_SUPPLEMENTAL_FILE != ""} {

puts "Error: UPF_SUPPLEMENTAL_FILE($UPF_SUPPLEMENTAL_FILE) is invalid. Please correct it."

}

puts "Info: Running commit_upf"
commit_upf

} elseif {$UPF_FILE != ""} {
puts "Error: UPF file($UPF_FILE) is invalid. Please correct it."
}
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/top/files/raven_soc.upf' (FILE-007)
load_upf "/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf" -scope simpleuart
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf' (FILE-007)
create_power_domain PD -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net VSS
set_domain_supply_net PD -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VSS -ports VSSload_upf "/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf" -scope spimemio
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf' (FILE-007)
create_power_domain PDm -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_port VDDo -direction in
create_supply_net  VDD
create_supply_net VSS
create_supply_net VDDo
set_related_supply_net -ground VSS -power VDDo
set_domain_supply_net PDm -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VDDo -ports VDDo
connect_supply_net VSS -ports VSS
create_power_domain PDs -include_scope
create_supply_port VDD -direction in 
create_supply_port VDDh -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net  VDDh
create_supply_net VSS
set_domain_supply_net PDs -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports {VDD spimemio/VDDo simpleuart/VDD}
connect_supply_net VSS -ports {VSS simpleuart/VSS spimemio/VSS}
connect_supply_net VDDh -ports {VDDh spimemio/VDD}
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/top/dc_outputs/raven_soc.supplement.upf' (FILE-007)
#Generated by Design Compiler (R) NXT(T-2022.03-SP4) on Tue May 13 18:03:17 2025
#Supplemental UPF [includes derived supply exceptions]
connect_supply_net VDD -ports {cfgreg_do_8__UPF_LS/VDDL cfgreg_do_9__UPF_LS/VDDL cfgreg_do_10__UPF_LS/VDDL cfgreg_do_11__UPF_LS/VDDL cfgreg_do_16__UPF_LS/VDDL cfgreg_do_17__UPF_LS/VDDL cfgreg_do_18__UPF_LS/VDDL cfgreg_do_19__UPF_LS/VDDL cfgreg_do_20__UPF_LS/VDDL cfgreg_do_21__UPF_LS/VDDL cfgreg_do_22__UPF_LS/VDDL cfgreg_do_31__UPF_LS/VDDL rdata_0__UPF_LS/VDDL rdata_1__UPF_LS/VDDL rdata_2__UPF_LS/VDDL rdata_3__UPF_LS/VDDL rdata_4__UPF_LS/VDDL rdata_5__UPF_LS/VDDL rdata_6__UPF_LS/VDDL rdata_7__UPF_LS/VDDL rdata_8__UPF_LS/VDDL rdata_9__UPF_LS/VDDL rdata_10__UPF_LS/VDDL rdata_11__UPF_LS/VDDL rdata_12__UPF_LS/VDDL rdata_13__UPF_LS/VDDL rdata_14__UPF_LS/VDDL rdata_15__UPF_LS/VDDL rdata_16__UPF_LS/VDDL rdata_17__UPF_LS/VDDL rdata_18__UPF_LS/VDDL rdata_19__UPF_LS/VDDL rdata_20__UPF_LS/VDDL rdata_21__UPF_LS/VDDL rdata_22__UPF_LS/VDDL rdata_23__UPF_LS/VDDL rdata_24__UPF_LS/VDDL rdata_25__UPF_LS/VDDL rdata_26__UPF_LS/VDDL rdata_27__UPF_LS/VDDL rdata_28__UPF_LS/VDDL rdata_29__UPF_LS/VDDL rdata_30__UPF_LS/VDDL rdata_31__UPF_LS/VDDL flash_io3_do_UPF_LS/VDDL flash_io2_do_UPF_LS/VDDL flash_io1_do_UPF_LS/VDDL flash_io0_do_UPF_LS/VDDL flash_io3_oeb_UPF_LS/VDDL flash_io2_oeb_UPF_LS/VDDL flash_io1_oeb_UPF_LS/VDDL flash_io0_oeb_UPF_LS/VDDL cfgreg_do_4__UPF_LS/VDDL flash_clk_UPF_LS/VDDL cfgreg_do_5__UPF_LS/VDDL flash_csb_UPF_LS/VDDL ready_UPF_LS/VDDL}
connect_supply_net VDDh -ports {cfgreg_do_8__UPF_LS/VDDH cfgreg_do_9__UPF_LS/VDDH cfgreg_do_10__UPF_LS/VDDH cfgreg_do_11__UPF_LS/VDDH cfgreg_do_16__UPF_LS/VDDH cfgreg_do_17__UPF_LS/VDDH cfgreg_do_18__UPF_LS/VDDH cfgreg_do_19__UPF_LS/VDDH cfgreg_do_20__UPF_LS/VDDH cfgreg_do_21__UPF_LS/VDDH cfgreg_do_22__UPF_LS/VDDH cfgreg_do_31__UPF_LS/VDDH rdata_0__UPF_LS/VDDH rdata_1__UPF_LS/VDDH rdata_2__UPF_LS/VDDH rdata_3__UPF_LS/VDDH rdata_4__UPF_LS/VDDH rdata_5__UPF_LS/VDDH rdata_6__UPF_LS/VDDH rdata_7__UPF_LS/VDDH rdata_8__UPF_LS/VDDH rdata_9__UPF_LS/VDDH rdata_10__UPF_LS/VDDH rdata_11__UPF_LS/VDDH rdata_12__UPF_LS/VDDH rdata_13__UPF_LS/VDDH rdata_14__UPF_LS/VDDH rdata_15__UPF_LS/VDDH rdata_16__UPF_LS/VDDH rdata_17__UPF_LS/VDDH rdata_18__UPF_LS/VDDH rdata_19__UPF_LS/VDDH rdata_20__UPF_LS/VDDH rdata_21__UPF_LS/VDDH rdata_22__UPF_LS/VDDH rdata_23__UPF_LS/VDDH rdata_24__UPF_LS/VDDH rdata_25__UPF_LS/VDDH rdata_26__UPF_LS/VDDH rdata_27__UPF_LS/VDDH rdata_28__UPF_LS/VDDH rdata_29__UPF_LS/VDDH rdata_30__UPF_LS/VDDH rdata_31__UPF_LS/VDDH flash_io3_do_UPF_LS/VDDH flash_io2_do_UPF_LS/VDDH flash_io1_do_UPF_LS/VDDH flash_io0_do_UPF_LS/VDDH flash_io3_oeb_UPF_LS/VDDH flash_io2_oeb_UPF_LS/VDDH flash_io1_oeb_UPF_LS/VDDH flash_io0_oeb_UPF_LS/VDDH cfgreg_do_4__UPF_LS/VDDH flash_clk_UPF_LS/VDDH cfgreg_do_5__UPF_LS/VDDH flash_csb_UPF_LS/VDDH ready_UPF_LS/VDDH}
connect_supply_net VSS -ports {cfgreg_do_8__UPF_LS/VSS cfgreg_do_9__UPF_LS/VSS cfgreg_do_10__UPF_LS/VSS cfgreg_do_11__UPF_LS/VSS cfgreg_do_16__UPF_LS/VSS cfgreg_do_17__UPF_LS/VSS cfgreg_do_18__UPF_LS/VSS cfgreg_do_19__UPF_LS/VSS cfgreg_do_20__UPF_LS/VSS cfgreg_do_21__UPF_LS/VSS cfgreg_do_22__UPF_LS/VSS cfgreg_do_31__UPF_LS/VSS rdata_0__UPF_LS/VSS rdata_1__UPF_LS/VSS rdata_2__UPF_LS/VSS rdata_3__UPF_LS/VSS rdata_4__UPF_LS/VSS rdata_5__UPF_LS/VSS rdata_6__UPF_LS/VSS rdata_7__UPF_LS/VSS rdata_8__UPF_LS/VSS rdata_9__UPF_LS/VSS rdata_10__UPF_LS/VSS rdata_11__UPF_LS/VSS rdata_12__UPF_LS/VSS rdata_13__UPF_LS/VSS rdata_14__UPF_LS/VSS rdata_15__UPF_LS/VSS rdata_16__UPF_LS/VSS rdata_17__UPF_LS/VSS rdata_18__UPF_LS/VSS rdata_19__UPF_LS/VSS rdata_20__UPF_LS/VSS rdata_21__UPF_LS/VSS rdata_22__UPF_LS/VSS rdata_23__UPF_LS/VSS rdata_24__UPF_LS/VSS rdata_25__UPF_LS/VSS rdata_26__UPF_LS/VSS rdata_27__UPF_LS/VSS rdata_28__UPF_LS/VSS rdata_29__UPF_LS/VSS rdata_30__UPF_LS/VSS rdata_31__UPF_LS/VSS flash_io3_do_UPF_LS/VSS flash_io2_do_UPF_LS/VSS flash_io1_do_UPF_LS/VSS flash_io0_do_UPF_LS/VSS flash_io3_oeb_UPF_LS/VSS flash_io2_oeb_UPF_LS/VSS flash_io1_oeb_UPF_LS/VSS flash_io0_oeb_UPF_LS/VSS cfgreg_do_4__UPF_LS/VSS flash_clk_UPF_LS/VSS cfgreg_do_5__UPF_LS/VSS flash_csb_UPF_LS/VSS ready_UPF_LS/VSS}
Info: Running commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 57 level shifter cell(s) in the design. (MV-021)
Information: Total 0 out of 57 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
icc2_shell> commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 57 level shifter cell(s) in the design. (MV-021)
Information: Total 0 out of 57 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
icc2_shell> place_oipt
Error: unknown command 'place_oipt' (CMD-005)
icc2_shell> report_pvt
Information: Timer using 1 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Corner ss0p6vm40c:  0 process number, 0 process label, 1 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 57 cells affected for early, 57 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Network of supply net VDD has no early voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDDh has no early voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDDh has no late voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Corner ss0p6v125c:  0 process number, 0 process label, 1 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 57 cells affected for early, 57 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Network of supply net VDD has no early voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDDh has no early voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDDh has no late voltage defined in corner ss0p6v125c. (PVT-014)
****************************************
Report : pvt
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 22:18:55 2025
****************************************

--------------------------------------------------------------------------------
Warning: Corner ss0p6v125c:  0 process number, 0 process label, 1 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 57 cells affected for early, 57 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Network of supply net VDD has no early voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDDh has no early voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDDh has no late voltage defined in corner ss0p6v125c. (PVT-014)
--------------------------------------------------------------------------------

Warning: Mismatched voltage in corner ss0p6v125c. (PVT-020)
Library has 2 panes
Entry 75:
  Lib: saed14rvt_dlvl_ss0p6vm40c_i0p6v
  Pane: 1
  Process Label:  specified: (none)        effective: (none)      
  Process Number: specified: 1             effective: 1           
  Rail 0 (default) Voltage: specified: --            dynamic: --            effective: 0.72          static: 0.72        
* Rail 1 (VDDH) Voltage: specified: 0.60          dynamic: --            effective: 0.72          static: 0.72        
  Rail 2 (VDDL) Voltage: specified: 0.60          dynamic: --            effective: 0.60          static: 0.60        
  Rail 3 (VSS) Voltage: specified: 0.00          dynamic: --            effective: 0.00          static: 0.00        
  Temperature:    specified: 125.00        effective: 125.00      
  Primary rail: 2  Secondary rail: 1  N-bias rail: --  P-bias rail: --
  early cell refs: 57       port refs: 0     driving_cell refs: 0     lib refs: 0   
  late  cell refs: 57       port refs: 0     driving_cell refs: 0     lib refs: 0   



--------------------------------------------------------------------------------
Warning: Corner ss0p6vm40c:  0 process number, 0 process label, 1 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 57 cells affected for early, 57 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Network of supply net VDD has no early voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDDh has no early voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDDh has no late voltage defined in corner ss0p6vm40c. (PVT-014)
--------------------------------------------------------------------------------

Warning: Mismatched voltage in corner ss0p6vm40c. (PVT-020)
Library has 2 panes
Entry 75:
  Lib: saed14rvt_dlvl_ss0p6vm40c_i0p6v
  Pane: 1
  Process Label:  specified: (none)        effective: (none)      
  Process Number: specified: 1             effective: 1           
  Rail 0 (default) Voltage: specified: --            dynamic: --            effective: 0.72          static: 0.72        
* Rail 1 (VDDH) Voltage: specified: 0.60          dynamic: --            effective: 0.72          static: 0.72        
  Rail 2 (VDDL) Voltage: specified: 0.60          dynamic: --            effective: 0.60          static: 0.60        
  Rail 3 (VSS) Voltage: specified: 0.00          dynamic: --            effective: 0.00          static: 0.00        
  Temperature:    specified: 125.00        effective: 125.00      
  Primary rail: 2  Secondary rail: 1  N-bias rail: --  P-bias rail: --
  early cell refs: 57       port refs: 0     driving_cell refs: 0     lib refs: 0   
  late  cell refs: 57       port refs: 0     driving_cell refs: 0     lib refs: 0   



1
icc2_shell> source -echo ../scripts/TCL_MCMM_SETUP_FILE.explicit.tcl
##########################################################################################
# Script: TCL_MCMM_SETUP_FILE.explicit.tcl (example)
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
## Note :
#  1. To see the full list of mode / corner / scenario specific commands, 
#      refer to SolvNet 1777585 : "Multicorner-multimode constraint classification" 
#
#  2. Corner operating conditions are recommended to be specified directly through 
#     set_process_number, set_voltage and set_temperature
#
#	The PVT resolution function always finds the closest PVT match between the operating conditions and 
#      	the library pane.
#	A Corner operating condition may be specified directly with the set_process_number, set_voltage and 
#	set_temperature commands or indirectly with the set_operating_conditions command.
#	The set_process_label command may be used to distinguish between library panes with the same PVT 
#	values but different process labels.
##############################################################################################
# The following is a sample script to create one shared mode, two corners, and two scenarios,
# with mode, corner, and scenario constraints all explicitly provided, 
# which you can expand to accomodate your design.
# Reading of the TLUPlus files should be done beforehand,
# so the parasitic models can be referred to in the constraints.
# Specify TCL_PARASITIC_SETUP_FILE in design_setup.tcl for your read_parasitic_tech commands.
# read_parasitic_tech_example.tcl is provided as an example.
##############################################################################################
########################################
## Variables
########################################
## Mode constraints; expand the section as needed
set mode1 				"turbo" ;# name for mode1	
set mode_constraints($mode1)            "../design_data/raven_m_turbo.tcl" ;# for mode1 specific SDC constraints
set mode2				"func" ;# name for mode1	
set mode_constraints($mode2)            "../design_data/raven_m_func.tcl" ;# for mode1 specific SDC constraints
## Corner constraints; expand it as needed
set corner1 				"ss0p6v125c"; # name of corner1	
set corner_constraints($corner1)        "../design_data/raven_c_ss0p6v125c.tcl" ;# for corner1 specific SDC constraints 
set corner2 				"ss0p6vm40c"; # name of corner2	
set corner_constraints($corner2)        "../design_data/raven_c_ss0p6vm40c.tcl" ; # for corner2 specific SDC constraints 
## Scenario constraints; expand it as needed; "::" is used as the separator following time.scenario_auto_name_separator default
set scenario1 				"${mode1}::${corner1}" ;# scenario1 with mode1 and corner1
set scenario_constraints($scenario1)    "../design_data/raven_s_turbo.ff_125c.tcl" ;# for scenario1 specific SDC constraints
set scenario2 				"${mode1}::${corner2}" ;# scenario1 with mode1 and corner2
set scenario_constraints($scenario2)    "../design_data/raven_s_turbo.ss_m40c.tcl" ;# for scenario2 specific SDC constraints
set scenario3 				"${mode2}::${corner2}" ;# scenario1 with mode1 and corner2
set scenario_constraints($scenario3)    "../design_data/raven_s_func.ss_m40c.tcl" ;# for scenario3 specific SDC constraints
########################################i
## Create modes, corners, and scenarios first
########################################
remove_modes -all; remove_corners -all; remove_scenarios -all
foreach m [array name mode_constraints] {
	puts "RM-info: create_mode $m"
	create_mode $m
}
RM-info: create_mode func
RM-info: create_mode turbo
foreach c [array name corner_constraints] {
	puts "RM-info: create_corner $c"
	create_corner $c
}
RM-info: create_corner ss0p6v125c
RM-info: create_corner ss0p6vm40c
foreach s [array name scenario_constraints] {
	set m [lindex [split $s :] 0]
	set c [lindex [split $s :] end]
	create_scenario -name $s -mode $m -corner $c
}
Created scenario turbo::ss0p6v125c for mode turbo and corner ss0p6v125c
All analysis types are activated.
Created scenario func::ss0p6vm40c for mode func and corner ss0p6vm40c
All analysis types are activated.
Created scenario turbo::ss0p6vm40c for mode turbo and corner ss0p6vm40c
All analysis types are activated.
########################################
## Populate constraints 
########################################
## Populate mode contraints
foreach m [array name mode_constraints] {
	current_mode $m

	current_scenario [index_collection [get_scenarios -mode $m] 0] 
	# ensures a current_scenario exists in case provided mode constraints are actually scenario specific

	puts "RM-info: current_mode $m"
	source  -echo $mode_constraints($m)
}
RM-info: current_mode func
create_clock -period 4.5  [get_ports pll_clk]
create_clock -period 4.5  [get_ports ext_clk]
RM-info: current_mode turbo
#################################################################
####################defining clock definations###################
#################################################################
create_clock -period 4  [get_ports pll_clk]
create_clock -period 4  [get_ports ext_clk]
## Populate corner contraints
#  Please ensure parasitics are assigned to the corners properly
foreach c [array name corner_constraints] {
	current_corner $c

	current_scenario [index_collection [get_scenarios -corner $c] 0] 
	# ensures a current_scenario exists in case provided corner constraints are actually scenario specific

	puts "RM-info: current_corner $c"
	source -echo $corner_constraints($c) 

	# pls ensure $corner_constraints($c) includes set_parasitic_parameters command for the corresponding corner,
	# for example, set_parasitic_parameters -late_spec $parasitics1 -early_spec $parasitics2,
	# where the command points to the parasitics read by the read_parasitic_tech commands.
	# Specify TCL_PARASITIC_SETUP_FILE in design_setup.tcl for your read_parasitic_tech commands.
	# read_parasitic_tech_example.tcl is provided as an example.
}
RM-info: current_corner ss0p6v125c
set_parasitic_parameters -late_spec max_Tlu -early_spec min_Tlu -corners ss0p6v125c
set_temperature 125 -corners ss0p6v125c
set_voltage 0.60 -object_list VDD
set_voltage 0.72 -object_list VDDh
set_voltage 0.00 -object_list VSS
RM-info: current_corner ss0p6vm40c
set_parasitic_parameters -early_spec min_Tlu -late_spec min_Tlu -corners ss0p6vm40c
set_temperature 125 -corners ss0p6vm40c
set_voltage 0.60 -object_list VDD
set_voltage 0.72 -object_list VDDh
set_voltage 0.00 -object_list VSS
## Populate scenario constraints
foreach s [array name scenario_constraints] {
	current_scenario $s
	puts "RM-info: current_scenario $s"
	source -echo $scenario_constraints($s)
}
RM-info: current_scenario turbo::ss0p6v125c
set_clock_uncertainty -setup 1.0 [get_clock *clk]
set_clock_uncertainty -hold 0.1 [get_clock *clk]
set_clock_latency -max 0.10 [get_clock *clk]
set_clock_latency -min 0.05 [get_clock *clk]
#################################################################
#################### input and output timing#####################
#################################################################
set_input_delay 0.5 -clock pll_clk {pll_clk}
Information: Timer using 1 threads
set_input_delay 0.5 -clock ext_clk {ext_clk}
set_output_delay 0.5 [all_outputs]
#################################################################
#################### Design Rules ###############################
#################################################################
set_max_fanout 200 [current_design]
Warning: The 'set_max_fanout' command is not supported in this program.  The command will be ignored. (CSTR-011)
set_max_transition 0.5 [current_design]
set_max_capacitance 50 [current_design]
set_load -pin_load 0.2 [all_outputs]
RM-info: current_scenario func::ss0p6vm40c
set_clock_uncertainty -setup 1.0 [get_clock *clk]
set_clock_uncertainty -hold 0.1 [get_clock *clk]
set_clock_latency -max 0.10 [get_clock *clk]
set_clock_latency -min 0.05 [get_clock *clk]
#################################################################
#################### input and output timing#####################
#################################################################
set_input_delay 0.5 -clock pll_clk {pll_clk}
set_input_delay 0.5 -clock ext_clk {ext_clk}
set_output_delay 0.5 [all_outputs]
#################################################################
#################### Design Rules ###############################
#################################################################
set_max_fanout 200 [current_design]
set_max_transition 0.5 [current_design]
set_max_capacitance 50 [current_design]
set_load -pin_load 0.2 [all_outputs]
RM-info: current_scenario turbo::ss0p6vm40c
set_clock_uncertainty -setup 1.0 [get_clock *clk]
set_clock_uncertainty -hold 0.1 [get_clock *clk]
set_clock_latency -max 0.10 [get_clock *clk]
set_clock_latency -min 0.05 [get_clock *clk]
#################################################################
#################### input and output timing#####################
#################################################################
set_input_delay 0.5 -clock pll_clk {pll_clk}
set_input_delay 0.5 -clock ext_clk {ext_clk}
set_output_delay 0.5 [all_outputs]
#################################################################
#################### Design Rules ###############################
#################################################################
set_max_fanout 200 [current_design]
set_max_transition 0.5 [current_design]
set_max_capacitance 50 [current_design]
set_load -pin_load 0.2 [all_outputs]
########################################
## Configure analysis settings for scenarios
########################################
# Below are just examples to show usage of set_scenario_status (actual usage shold depend on your objective)
# scenario1 is a setup scenario and scenario2 is a hold scenario
set_scenario_status $scenario1 -none -setup true -hold true -leakage_power true -dynamic_power true -max_transition true -max_capacitance true -min_capacitance false -active true
Scenario turbo::ss0p6v125c (mode turbo corner ss0p6v125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
set_scenario_status $scenario2 -none -setup true -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
Scenario turbo::ss0p6vm40c (mode turbo corner ss0p6vm40c) is active for setup/hold/leakage_power/max_transition/min_capacitance analysis.
set_scenario_status $scenario3 -none -setup true -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
Scenario func::ss0p6vm40c (mode func corner ss0p6vm40c) is active for setup/hold/leakage_power/max_transition/min_capacitance analysis.
redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_scenarios.rpt {report_scenarios} 
## Note :
#  To remove duplicate modes, corners, and scenarios, and to improve runtime and capacity,
#  without loss of constraints, try the following command :
#	remove_duplicate_timing_contextsicc2_shell> report_pvt
Information: Corner ss0p6vm40c: no PVT mismatches. (PVT-032)
Information: Corner ss0p6v125c: no PVT mismatches. (PVT-032)
****************************************
Report : pvt
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 22:19:16 2025
****************************************

--------------------------------------------------------------------------------
Information: Corner ss0p6v125c: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



--------------------------------------------------------------------------------
Information: Corner ss0p6vm40c: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



1
icc2_shell> save_block
Information: Saving block 'raven_soc.dlib:placement.design'
1
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
1
icc2_shell> place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-05-14 22:19:34 / Session: 0.06 hr / Command: 0.00 hr / Memory: 689 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Error: Supply net connection cannot be determined for PG pin 'cpu/genblk2_pcpi_div/U4/VDDR'. (MV-009)
Information: Total 1 MV-009 violations. (MV-080a)

INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633659 ohm/um, via_r = 0.625612 ohm/cut, c = 0.152095 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.163975 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1435700 1432000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 3
Number of Voltage Areas = 1
Number of supply Nets = 8
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::ss0p6vm40c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6v125c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6vm40c'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-05-14 22:19:47 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1014 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-05-14 22:19:47 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1014 MB (FLW-8100)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10043, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10042, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func::ss0p6vm40c	(Mode: func; Corner: ss0p6vm40c)
   turbo::ss0p6v125c	(Mode: turbo; Corner: ss0p6v125c)
   turbo::ss0p6vm40c	(Mode: turbo; Corner: ss0p6vm40c)
Information: CTS will work on all clocks in active scenarios, including 4 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14lvt_ss0p6vm40c/SAEDLVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14lvt_ss0p6vm40c/SAEDLVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 16 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
16 sequential multibit library cells have missing sequential mapping relevant attributes

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 58 ICGs are unique in the design. (CTS-126)
Information: cpu/genblk1_pcpi_mul/clk_gate_instr_mulhsu_reg/latch: reason - unique (CTS-127)
Information: cpu/genblk1_pcpi_mul/clk_gate_mul_counter_reg/latch: reason - unique (CTS-127)
Information: cpu/genblk2_pcpi_div/clk_gate_quotient_reg/latch: reason - unique (CTS-127)
Information: cpu/genblk2_pcpi_div/clk_gate_quotient_msk_reg/latch: reason - unique (CTS-127)
Information: cpu/clk_gate_next_insn_opcode_reg/latch: reason - unique (CTS-127)
Information: cpu/clk_gate_mem_rdata_q_reg/latch: reason - unique (CTS-127)
Information: cpu/clk_gate_mem_rdata_q_reg_0/latch: reason - unique (CTS-127)
Information: cpu/clk_gate_mem_rdata_q_reg_1/latch: reason - unique (CTS-127)
Information: cpu/clk_gate_mem_rdata_q_reg_2/latch: reason - unique (CTS-127)
Information: cpu/clk_gate_mem_wdata_reg/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       58
    Merged                    0
    Survived                  0
    Removed                   0
    Skipped                   58
      Unique                  58
    ICG at the end            58


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1435700 1432000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 3
Number of Voltage Areas = 1
Number of supply Nets = 8
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
MV Prelude: Added 0 buffers
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information:  initializing PDM....
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633659 ohm/um, via_r = 0.625612 ohm/cut, c = 0.152095 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.163975 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10043, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10042, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
PDM initilization successfull...
Information:  uninitializing PDM....
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
PDM uninitilization successfull...
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario turbo::ss0p6v125c timingCorner ss0p6v125c
INFO: Using corner ss0p6vm40c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000172
new cutoff lpd: 8.77850e-06
maxCornerId = 2
corner=ss0p6v125c, tran factor=1.0000 (0.0309 / 0.0309)
corner=ss0p6vm40c, tran factor=0.8722 (0.0269 / 0.0309)
ORB: Nominal = 0.0051918  Design MT = 0.500000  Target = 0.0308640 (5.945 nominal)  MaxRC = 0.021038
nplLib: default vr hor dist = 313
nplLib: default vr ver dist = 313
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Info: embedded eLpp will optimize for scenario turbo::ss0p6v125c
Information: Activity propagation will be performed for scenario turbo::ss0p6v125c.
Information: Doing activity propagation for mode 'turbo' and corner 'ss0p6v125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario turbo::ss0p6v125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                
place.coarse.max_density                                :	 0.4                 

Start transferring placement data.
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633659 ohm/um, via_r = 0.625612 ohm/cut, c = 0.152095 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.163975 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10043, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10042, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Warning: a large fraction of the nets have zero toggle rate (49.0093%)

****** eLpp weights (no caps)
Number of nets: 10043, of which 9964 non-clock nets
Number of nets with 0 toggle rate: 4922
Max toggle rate = 0.5, average toggle rate = 0.00369519
Max non-clock toggle rate = 0.0741185
eLpp weight range = (0, 135.311)
*** 813 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 10043
Amt power = 0.1
Non-default weight range: (0.9, 18.4311)
Information: Automatic repeater spreading is enabled.
Restructuring in 76 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Using worst RC corner 'ss0p6vm40c' for buffer aware analysis.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::ss0p6vm40c
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Factor(1) = 1
Factor(2) = 0.917438
Factor(BASE) = 0.917438
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.40, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 145 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.

Warning: a large fraction of the nets have zero toggle rate (48.9694%)

coarse place 64% done.

Warning: a large fraction of the nets have zero toggle rate (49.0292%)

coarse place 73% done.

Warning: a large fraction of the nets have zero toggle rate (49.0491%)

coarse place 82% done.

Warning: a large fraction of the nets have zero toggle rate (49.1088%)

coarse place 91% done.

Warning: a large fraction of the nets have zero toggle rate (49.059%)


Warning: a large fraction of the nets have zero toggle rate (49.059%)

coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.73694e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::ss0p6vm40c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6v125c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6vm40c'. (OPT-909)
START_CMD: optimize_dft        CPU:    335 s ( 0.09 hr) ELAPSE:    612 s ( 0.17 hr) MEM-PEAK:  1200 Mb Wed May 14 22:26:20 2025
END_CMD: optimize_dft          CPU:    335 s ( 0.09 hr) ELAPSE:    612 s ( 0.17 hr) MEM-PEAK:  1200 Mb Wed May 14 22:26:20 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-05-14 22:26:20 / Session: 0.17 hr / Command: 0.11 hr / Memory: 1201 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-05-14 22:26:20 / Session: 0.17 hr / Command: 0.11 hr / Memory: 1201 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-05-14 22:26:20 / Session: 0.17 hr / Command: 0.11 hr / Memory: 1201 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-05-14 22:26:20 / Session: 0.17 hr / Command: 0.11 hr / Memory: 1201 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633659 ohm/um, via_r = 0.625612 ohm/cut, c = 0.152140 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.165803 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10043, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10042, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_ss0p6vm40c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_ss0p6vm40c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 2.3082 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 3.064 XDim 3.0714
INFO: creating 50(r) x 50(c) GridCells YDim 3.064 XDim 3.0714
Total 0.6301 seconds to load 10874 cell instances into cellmap, 9254 cells are off site row
Moveable cells: 9254; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1620
Average cell width 0.8763, cell height 0.6037, cell area 0.5373 for total 9254 placed and application fixed cells
Information: Current block utilization is '0.45170', effective utilization is '0.47168'. (OPT-055)

    Scenario func::ss0p6vm40c  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario turbo::ss0p6v125c  WNS = 0.189947, TNS = 1.009183, NVP = 6

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:10:29     0.190     1.009  9520.640     1.563 1.005e+06       339      1098         0     0.000      1200 

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 1619 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func::ss0p6vm40c  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario turbo::ss0p6v125c  WNS = 0.189947, TNS = 1.009183, NVP = 6

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:05     0.190     1.009  9521.706     1.563 1.005e+06       343      1098         0     0.000      1224 

MV Prelude: Added 0 buffers
min assign layer = M4
Corner Scaling is off, multiplier is 1.000000

    Scenario func::ss0p6vm40c  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario turbo::ss0p6v125c  WNS = 0.189947, TNS = 1.009183, NVP = 6
    Scenario turbo::ss0p6vm40c  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::ss0p6vm40c  WNHS = 0.086896, TNHS = 29.894759, NHVP = 676
    Scenario turbo::ss0p6v125c  WNHS = 0.086896, TNHS = 29.890312, NHVP = 676
    Scenario turbo::ss0p6vm40c  WNHS = 0.086896, TNHS = 29.894759, NHVP = 676

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:11:13     0.190     1.009  9521.706     1.563 1.005e+06       343      1098         0     0.000      1245    -0.087

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario turbo::ss0p6v125c timingCorner ss0p6v125c
INFO: Using corner ss0p6vm40c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000172
new cutoff lpd: 8.77850e-06
maxCornerId = 2
corner=ss0p6v125c, tran factor=1.0000 (0.0309 / 0.0309)
corner=ss0p6vm40c, tran factor=0.8722 (0.0269 / 0.0309)
ORB: Nominal = 0.0051918  Design MT = 0.500000  Target = 0.0308640 (5.945 nominal)  MaxRC = 0.021038
Collecting Drivers ...  
Design max_transition = 0.500
Design max_capacitance = 0.050
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 10047 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Information: Pin clk_gate_rcosc_output_dest_reg/latch/Q is on clock network. Skipping. (OPT-067)
Information: Pin U1009/X is on clock network. Skipping. (OPT-067)
Information: Pin U1639/X is on clock network. Skipping. (OPT-067)
Information: Pin cpu/clk_gate_cpuregs_reg_8_/latch/Q is on clock network. Skipping. (OPT-067)
Information: Pin cpu/clk_gate_cpuregs_reg_9_/latch/Q is on clock network. Skipping. (OPT-067)
Information: Pin cpu/clk_gate_cpuregs_reg_10_/latch/Q is on clock network. Skipping. (OPT-067)
Information: Pin cpu/clk_gate_reg_op2_reg/latch/Q is on clock network. Skipping. (OPT-067)
Information: Pin cpu/clk_gate_timer_reg/latch/Q is on clock network. Skipping. (OPT-067)
Information: Pin cpu/clk_gate_pcpi_timeout_counter_reg/latch/Q is on clock network. Skipping. (OPT-067)
Information: Pin cpu/clk_gate_mem_do_wdata_reg/latch/Q is on clock network. Skipping. (OPT-067)
Found 400 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (636.503113)

Processing Buffer Trees  (ROI) ... 

    [40]  10% ...
    [80]  20% ...
    [120]  30% ...
    [160]  40% ...
    [200]  50% ...
    [240]  60% ...
    [280]  70% ...
    [320]  80% ...
    [360]  90% ...
    [400] 100% ...
    [400] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            3          327
  Inverters:          115           99
------------ ------------ ------------
      Total:          118          426
------------ ------------ ------------

Number of Drivers Sized: 202 [50.50%]

                      P: 182 [45.50%]
                      N: 20 [5.00%]

WINFO: 10355 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 19.01 sec ELAPSE 0 hr : 0 min : 30.27 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1293948 K / inuse 1286124 K
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633594 ohm/um, via_r = 0.625382 ohm/cut, c = 0.152243 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.165809 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10355, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10354, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 626. (TIM-112)

    Scenario func::ss0p6vm40c  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario turbo::ss0p6v125c  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:41     0.000     0.000  9685.098     0.000 1.000e+06       667      1082         0     0.000      1263 


    Scenario func::ss0p6vm40c  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario turbo::ss0p6v125c  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:41     0.000     0.000  9685.098     0.000 1.000e+06       667      1082         0     0.000      1263 

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-05-14 22:27:50 / Session: 0.19 hr / Command: 0.14 hr / Memory: 1264 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-05-14 22:27:50 / Session: 0.19 hr / Command: 0.14 hr / Memory: 1264 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-05-14 22:27:50 / Session: 0.19 hr / Command: 0.14 hr / Memory: 1264 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-05-14 22:27:50 / Session: 0.19 hr / Command: 0.14 hr / Memory: 1264 MB (FLW-8100)

Information: The net parasitics of block raven_soc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633594 ohm/um, via_r = 0.625382 ohm/cut, c = 0.152243 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.165809 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1435700 1432000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 3
Number of Voltage Areas = 1
Number of supply Nets = 8
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10355, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10354, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 626. (TIM-112)

    Scenario func::ss0p6vm40c  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario turbo::ss0p6v125c  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario turbo::ss0p6vm40c  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:48     0.000     0.000  9685.098     0.000 1.000e+06       667      1082         0     0.000      1263 

Running initial optimization step.
Place-opt command begin                   CPU:   378 s (  0.10 hr )  ELAPSE:   709 s (  0.20 hr )  MEM-PEAK:  1263 MB
Info: update em.

Place-opt timing update complete          CPU:   378 s (  0.11 hr )  ELAPSE:   709 s (  0.20 hr )  MEM-PEAK:  1263 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::ss0p6vm40c.
Information: Activity propagation will be performed for scenario turbo::ss0p6v125c.
Information: Doing activity propagation for mode 'func' and corner 'ss0p6vm40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::ss0p6vm40c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Doing activity propagation for mode 'turbo' and corner 'ss0p6v125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario turbo::ss0p6v125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario turbo::ss0p6vm40c identical to that on turbo::ss0p6v125c (POW-006)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func::ss0p6vm40c
2: turbo::ss0p6v125c
3: turbo::ss0p6vm40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: pll_clk
8: ext_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        - 44483968.0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       42 44483968.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        - 44483968.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       42 44483968.0      9446.76       9846        610       1082
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       42 44483968.0      9446.76       9846
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 3 voltage domains.
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt initialization complete         CPU:   419 s (  0.12 hr )  ELAPSE:   771 s (  0.21 hr )  MEM-PEAK:  1263 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
WARNING: Net net18184 is a high-fanout net with 3419 sinks; skipping this net during optimization. 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00        42       9446.76  44483968.00        9846              0.21      1263

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.3993 seconds to build cellmap data
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
Total 0.2385 seconds to load 11186 cell instances into cellmap, 9136 cells are off site row
Moveable cells: 9566; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1620
Average cell width 0.8764, cell height 0.6036, cell area 0.5370 for total 9566 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00        41       9446.76  44483968.00        9846              0.22      1263

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00        41       9446.76  44483968.00        9846              0.22      1263

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00        41       9451.42  32804440.00        9846              0.22      1263
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00        41       9451.42  32804440.00        9846              0.22      1263
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00        16       9453.69  32822620.00        9846              0.22      1263
Place-opt optimization Phase 18 Iter  4         0.00        0.00      0.00        16       9453.69  32822620.00        9846              0.22      1263

CCL: Total Usage Adjustment : 1
INFO: Derive row count 64 from GR congestion map (256/4)
INFO: Derive col count 64 from GR congestion map (256/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.24      1495
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.24      1495
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.24      1495
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.24      1495
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::ss0p6vm40c pathgroup **clock_gating_default**
Target path group: scenario turbo::ss0p6v125c pathgroup **clock_gating_default**
Target path group: scenario turbo::ss0p6vm40c pathgroup **clock_gating_default**
Information: CCD will use corner ss0p6v125c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ss0p6v125c, scalingFactor: 1.000
Uskew Characterizer: corner: ss0p6vm40c, scalingFactor: 0.917
Information: Skip APS_CLK_ISO_0/A, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip spimemio/clk, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip APS_CLK_ISO_1/A, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip simpleuart/clk, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip U395/D1, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip eco_cell_85/A, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip gpio_out[10], reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip U1858/A3, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip iomem_rdata_reg_26_/D, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Information: Skip APS_CLK_ISO_2/A, reason 'pin is not in the balance portion of the clock tree'. (CCD-001)
Note - message 'CCD-001' limit (10) exceeded. Remainder will be suppressed.
Information: There were 29 objects skipped by CCD due to the reason 'pin is not in the balance portion of the clock tree'. (CCD-002)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::ss0p6vm40c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6v125c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6vm40c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000172
new cutoff lpd: 8.77850e-06
maxCornerId = 2
corner=ss0p6v125c, tran factor=1.0000 (0.0309 / 0.0309)
corner=ss0p6vm40c, tran factor=0.8722 (0.0269 / 0.0309)
bmap: stepx = stepy = 30714
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.25      1579
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.25      1579
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.25      1579
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.25      1579
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.25      1579
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.25      1579
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.25      1579
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.25      1579
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::ss0p6vm40c pathgroup **clock_gating_default**
Target path group: scenario turbo::ss0p6v125c pathgroup **clock_gating_default**
Target path group: scenario turbo::ss0p6vm40c pathgroup **clock_gating_default**
Information: CCD will use corner ss0p6v125c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ss0p6v125c, scalingFactor: 1.000
Uskew Characterizer: corner: ss0p6vm40c, scalingFactor: 0.917
Information: There were 29 objects skipped by CCD due to the reason 'pin is not in the balance portion of the clock tree'. (CCD-002)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::ss0p6vm40c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6v125c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6vm40c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.26      1612
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.26      1612
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.26      1612
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.26      1612
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.26      1612
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.26      1612

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00        15       9453.69  32822620.00        9846              0.26      1612

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00        15       9403.11  31212144.00        9744              0.27      1612
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00        15       9402.76  31209648.00        9744              0.28      1612
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00        15       9370.04  33100012.00        9588              0.28      1612
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario turbo::ss0p6v125c.
Information: Doing activity propagation for mode 'turbo' and corner 'ss0p6v125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario turbo::ss0p6v125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00        15       9316.22  32032124.00        9588              0.29      1612
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00        15       9317.78  32173642.00        9588              0.30      1612
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00        15       9317.78  31760630.00        9588              0.31      1612


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-05-14 22:34:41 / Session: 0.31 hr / Command: 0.25 hr / Memory: 1613 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00        18       9317.78  31760630.00        9588              0.31      1612

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-05-14 22:34:42 / Session: 0.31 hr / Command: 0.25 hr / Memory: 1613 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-05-14 22:34:43 / Session: 0.31 hr / Command: 0.25 hr / Memory: 1613 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-05-14 22:34:44 / Session: 0.31 hr / Command: 0.25 hr / Memory: 1613 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00        17       9317.78  31760630.00        9588              0.31      1612
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.4135 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 9308 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8534 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule rm_leaf equivalent to default rule
Warning: The step 0.037 of horizontal track TRACK_0 is less than the pitch 0.074 of layer M1. (ZRT-642)
Warning: 4110 horizontal tracks are found in area (0, 0, 153.57, 153.2) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 1 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA32_U_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA32_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_0P75/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
soft rule shld_1 is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   88  Alloctr   88  Proc    0 
[End of Read DB] Total (MB): Used   95  Alloctr   96  Proc 8534 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,153.57um,153.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   98  Alloctr   99  Proc 8534 
Warning: Power net VDDh has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 10238
Number of nets to route  = 10162
76 nets are fully connected,
 of which 76 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 10162, Total Half Perimeter Wire Length (HPWL) 142540 microns
HPWL   0 ~   50 microns: Net Count     9378	Total HPWL        73959 microns
HPWL  50 ~  100 microns: Net Count      588	Total HPWL        42830 microns
HPWL 100 ~  200 microns: Net Count      194	Total HPWL        25196 microns
HPWL 200 ~  300 microns: Net Count        1	Total HPWL          249 microns
HPWL 300 ~  400 microns: Net Count        1	Total HPWL          307 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used  104  Alloctr  105  Proc 8534 
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
Average gCell capacity  4.18	 on layer (1)	 M1
Average gCell capacity  7.12	 on layer (2)	 M2
Average gCell capacity  6.49	 on layer (3)	 M3
Average gCell capacity  6.64	 on layer (4)	 M4
Average gCell capacity  3.99	 on layer (5)	 M5
Average gCell capacity  4.00	 on layer (6)	 M6
Average gCell capacity  4.12	 on layer (7)	 M7
Average gCell capacity  3.29	 on layer (8)	 M8
Average gCell capacity  3.31	 on layer (9)	 M9
Average gCell capacity  0.82	 on layer (10)	 MRDL
Average number of tracks per gCell 8.15	 on layer (1)	 M1
Average number of tracks per gCell 10.00	 on layer (2)	 M2
Average number of tracks per gCell 8.09	 on layer (3)	 M3
Average number of tracks per gCell 8.11	 on layer (4)	 M4
Average number of tracks per gCell 4.99	 on layer (5)	 M5
Average number of tracks per gCell 5.00	 on layer (6)	 M6
Average number of tracks per gCell 4.99	 on layer (7)	 M7
Average number of tracks per gCell 5.00	 on layer (8)	 M8
Average number of tracks per gCell 4.99	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 655360
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    9  Proc    0 
[End of Build Congestion Map] Total (MB): Used  113  Alloctr  114  Proc 8534 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  113  Alloctr  114  Proc 8534 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used  113  Alloctr  114  Proc 8534 
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  217  Alloctr  218  Proc 8614 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:07
[rtAllBotParts] Elapsed real time: 0:00:12 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:12 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  223  Alloctr  225  Proc 8614 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3460 Max = 11 GRCs =  2694 (2.06%)
Initial. H routing: Overflow =  1085 Max =  9 (GRCs =  1) GRCs =  1221 (1.86%)
Initial. V routing: Overflow =  2374 Max = 11 (GRCs =  1) GRCs =  1473 (2.25%)
Initial. M1         Overflow =   119 Max =  3 (GRCs =  1) GRCs =   110 (0.17%)
Initial. M2         Overflow =  2246 Max = 11 (GRCs =  1) GRCs =  1325 (2.02%)
Initial. M3         Overflow =   965 Max =  9 (GRCs =  1) GRCs =  1103 (1.68%)
Initial. M4         Overflow =   127 Max =  6 (GRCs =  1) GRCs =   145 (0.22%)
Initial. M5         Overflow =     1 Max =  1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. M6         Overflow =     1 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 153926.55
Initial. Layer M1 wire length = 7925.67
Initial. Layer M2 wire length = 28785.43
Initial. Layer M3 wire length = 43529.47
Initial. Layer M4 wire length = 32855.83
Initial. Layer M5 wire length = 16162.25
Initial. Layer M6 wire length = 13345.81
Initial. Layer M7 wire length = 8011.50
Initial. Layer M8 wire length = 3059.92
Initial. Layer M9 wire length = 250.67
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 78490
Initial. Via VIA12SQ_C count = 31734
Initial. Via VIA23SQ_C count = 33315
Initial. Via VIA34SQ_C count = 9447
Initial. Via VIA45SQ count = 2012
Initial. Via VIA56SQ count = 1300
Initial. Via VIA67SQ_C count = 477
Initial. Via VIA78SQ_C count = 191
Initial. Via VIA89_C count = 14
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed May 14 22:35:12 2025
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:04
[rtAllParts] Elapsed real time: 0:00:04 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  224  Alloctr  225  Proc 8614 
phase1. Routing result:
phase1. Both Dirs: Overflow =   335 Max = 6 GRCs =   283 (0.22%)
phase1. H routing: Overflow =   130 Max = 4 (GRCs =  2) GRCs =   134 (0.20%)
phase1. V routing: Overflow =   205 Max = 6 (GRCs =  3) GRCs =   149 (0.23%)
phase1. M1         Overflow =   104 Max = 3 (GRCs =  2) GRCs =   119 (0.18%)
phase1. M2         Overflow =   187 Max = 6 (GRCs =  3) GRCs =   141 (0.22%)
phase1. M3         Overflow =    26 Max = 4 (GRCs =  2) GRCs =    15 (0.02%)
phase1. M4         Overflow =    18 Max = 5 (GRCs =  1) GRCs =     8 (0.01%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 154855.40
phase1. Layer M1 wire length = 8713.45
phase1. Layer M2 wire length = 29058.23
phase1. Layer M3 wire length = 41472.48
phase1. Layer M4 wire length = 32329.76
phase1. Layer M5 wire length = 17429.12
phase1. Layer M6 wire length = 14362.11
phase1. Layer M7 wire length = 8318.36
phase1. Layer M8 wire length = 2896.95
phase1. Layer M9 wire length = 274.93
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 80174
phase1. Via VIA12SQ_C count = 32279
phase1. Via VIA23SQ_C count = 33153
phase1. Via VIA34SQ_C count = 9994
phase1. Via VIA45SQ count = 2514
phase1. Via VIA56SQ count = 1482
phase1. Via VIA67SQ_C count = 536
phase1. Via VIA78SQ_C count = 200
phase1. Via VIA89_C count = 16
phase1. Via VIA9RDL count = 0
phase1. completed.
Warning: Net VDDh has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:25 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:14 total=0:00:15
[End of Whole Chip Routing] Stage (MB): Used  129  Alloctr  129  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  224  Alloctr  225  Proc 8614 

Congestion utilization per direction:
Average vertical track utilization   = 12.85 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 11.08 %
Peak    horizontal track utilization = 300.00 %

[End of Global Routing] Elapsed real time: 0:00:25 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:14 total=0:00:15
[End of Global Routing] Stage (MB): Used  121  Alloctr  121  Proc   80 
[End of Global Routing] Total (MB): Used  216  Alloctr  218  Proc 8614 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -97  Alloctr  -97  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8614 
Using per-layer congestion maps for congestion reduction.
Information: 18.41% of design has horizontal routing density above target_routing_density of 0.80.
Information: 17.23% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.40, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.45 to 0.45. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10094, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10093, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 984. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario turbo::ss0p6v125c timingCorner ss0p6v125c
INFO: Using corner ss0p6vm40c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000172
new cutoff lpd: 8.77850e-06
maxCornerId = 2
corner=ss0p6v125c, tran factor=1.0000 (0.0309 / 0.0309)
corner=ss0p6vm40c, tran factor=0.8722 (0.0269 / 0.0309)
ORB: Nominal = 0.0051918  Design MT = 0.500000  Target = 0.0308640 (5.945 nominal)  MaxRC = 0.021038
nplLib: default vr hor dist = 313
nplLib: default vr ver dist = 313
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                
place.coarse.max_density                                :	 0.4                 

Information: Activity for scenario turbo::ss0p6v125c was cached, no propagation required. (POW-005)

Warning: a large fraction of the nets have zero toggle rate (48.1969%)

****** eLpp weights (with caps)
Number of nets: 10094, of which 10011 non-clock nets
Number of nets with 0 toggle rate: 4865
Max toggle rate = 0.5, average toggle rate = 0.00389521
Max non-clock toggle rate = 0.0741185
eLpp weight range = (0, 56.9602)
*** 144 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 10094
Amt power = 0.1
Non-default weight range: (0.9, 10.596)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::ss0p6vm40c
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Factor(1) = 1
Factor(2) = 0.917438
Factor(BASE) = 0.917438
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.40, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.65201e+09
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::ss0p6vm40c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6v125c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6vm40c'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633626 ohm/um, via_r = 0.625497 ohm/cut, c = 0.152142 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.165804 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10094, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10093, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 984. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.3852 seconds to build cellmap data
INFO: creating 52(r) x 52(c) GridCells YDim 3 XDim 3
INFO: creating 52(r) x 52(c) GridCells YDim 3 XDim 3
Total 0.2330 seconds to load 10928 cell instances into cellmap, 9308 cells are off site row
Moveable cells: 9308; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1620
Average cell width 0.8776, cell height 0.6037, cell area 0.5380 for total 9308 placed and application fixed cells
INFO: total number of constant pins: 4120
INFO: constant pins which are scan-pins: 4062
INFO: constant pins that are not scan-pins: 58
Completed Timing-driven placement, Elapsed time =   0: 1:20 
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 403 total shapes.
Layer M2: cached 44 shapes out of 44 total shapes.
Cached 2886 vias out of 4102 total vias.

Legalizing Top Level Design raven_soc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.4096 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 231 ref cells (100 fillers) from library
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none   0.2000     none  
  LVTIMP   LVTIMP   0.2000     none     none  
  LVTIMP   LVTIMP   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     17791.5        11045        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (3 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  11045
number of references:               231
number of site rows:                222
number of locations attempted:   203814
number of locations failed:       27270  (13.4%)

Legality of references at locations:
56 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2046      29749      8499 ( 28.6%)      16604      5459 ( 32.9%)  SAEDRVT14_FSDPQ_V2LP_1
   240       5216      1849 ( 35.4%)       3480      1725 ( 49.6%)  SAEDRVT14_ADDH_0P5
   114       2748      1443 ( 52.5%)       2976      1836 ( 61.7%)  SAEDRVT14_ADDF_V1_0P5
   738       9186       691 (  7.5%)       5620       526 (  9.4%)  SAEDRVT14_OAI22_0P5
    26        924       535 ( 57.9%)        736       516 ( 70.1%)  SAEDRVT14_ADDF_V1_1
    56       1410       407 ( 28.9%)        662       371 ( 56.0%)  SAEDRVT14_LVLDBUF_IY2V1_1
   111       1677       367 ( 21.9%)        952       331 ( 34.8%)  SAEDRVT14_AO32_U_0P5
    41        800       217 ( 27.1%)        422       176 ( 41.7%)  SAEDRVT14_OA21B_1
    83       1198       233 ( 19.4%)        731       156 ( 21.3%)  SAEDRVT14_OR4_1
    41        408        93 ( 22.8%)        650       135 ( 20.8%)  SAEDRVT14_LDPQ_U_0P5

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         36        32 ( 88.9%)         46        31 ( 67.4%)  SAEDRVT14_LVLDBUF_IY2V1_2
    26        924       535 ( 57.9%)        736       516 ( 70.1%)  SAEDRVT14_ADDF_V1_1
   114       2748      1443 ( 52.5%)       2976      1836 ( 61.7%)  SAEDRVT14_ADDF_V1_0P5
     1         40        16 ( 40.0%)          8         8 (100.0%)  SAEDRVT14_ND3_2
   240       5216      1849 ( 35.4%)       3480      1725 ( 49.6%)  SAEDRVT14_ADDH_0P5
    56       1410       407 ( 28.9%)        662       371 ( 56.0%)  SAEDRVT14_LVLDBUF_IY2V1_1
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_AO33_U_0P5
    41        800       217 ( 27.1%)        422       176 ( 41.7%)  SAEDRVT14_OA21B_1
  2046      29749      8499 ( 28.6%)      16604      5459 ( 32.9%)  SAEDRVT14_FSDPQ_V2LP_1
   111       1677       367 ( 21.9%)        952       331 ( 34.8%)  SAEDRVT14_AO32_U_0P5

Legality of references in rows:
2 references had row failures.
Worst 2 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      222       112 ( 50.5%)  SAEDRVT14_LVLDBUF_IY2V1_1
      222       112 ( 50.5%)  SAEDRVT14_LVLDBUF_IY2V1_2


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        9425 (114057 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.255 um ( 0.43 row height)
rms weighted cell displacement:   0.255 um ( 0.43 row height)
max cell displacement:            1.224 um ( 2.04 row height)
avg cell displacement:            0.213 um ( 0.35 row height)
avg weighted cell displacement:   0.213 um ( 0.35 row height)
number of cells moved:             9368
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HFSINV_13_87 (SAEDLVT14_INV_1P5)
  Input location: (79.0982,64.9016)
  Legal location: (79.93,65.8)
  Displacement:   1.224 um ( 2.04 row height)
Cell: HFSINV_62_101 (SAEDLVT14_INV_1P5)
  Input location: (10.296,89.4696)
  Legal location: (11.48,89.2)
  Displacement:   1.214 um ( 2.02 row height)
Cell: cpu/add_x_348/U83 (SAEDRVT14_ADDH_0P5)
  Input location: (70.3661,85.8098)
  Legal location: (69.2,85.6)
  Displacement:   1.185 um ( 1.97 row height)
Cell: cpu/cpuregs_reg_3__15_ (SAEDRVT14_FSDPQ_V2LP_1)
  Input location: (14.3777,119.318)
  Legal location: (15.55,119.2)
  Displacement:   1.178 um ( 1.96 row height)
Cell: cpu/add_x_348/U87 (SAEDRVT14_ADDH_0P5)
  Input location: (68.054,85.64)
  Legal location: (66.98,85.6)
  Displacement:   1.075 um ( 1.79 row height)
Cell: cpu/add_x_348/U84 (SAEDRVT14_ADDH_0P5)
  Input location: (69.1497,85.538)
  Legal location: (68.09,85.6)
  Displacement:   1.062 um ( 1.77 row height)
Cell: HFSBUF_21_4 (SAEDLVT14_BUF_ECO_1)
  Input location: (16.3595,53.5797)
  Legal location: (15.328,53.8)
  Displacement:   1.055 um ( 1.76 row height)
Cell: U1234 (SAEDRVT14_INV_0P5)
  Input location: (15.9911,54.1156)
  Legal location: (15.032,53.8)
  Displacement:   1.010 um ( 1.68 row height)
Cell: flash_clk_UPF_LS (SAEDRVT14_LVLDBUF_IY2V1_1)
  Input location: (11.8265,31.2114)
  Legal location: (12.812,31)
  Displacement:   1.008 um ( 1.68 row height)
Cell: HFSBUF_1584_263 (SAEDLVT14_BUF_U_0P75)
  Input location: (127.28,104.944)
  Legal location: (128.252,104.8)
  Displacement:   0.983 um ( 1.64 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0:13 
Moved 9368 out of 11047 cells, ratio = 0.848013
Total displacement = 2307.422363(um)
Max displacement = 1.730200(um), HFSINV_13_87 (79.098198, 64.901604, 0) => (79.930000, 65.800003, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.07(um)
  0 ~  20% cells displacement <=      0.12(um)
  0 ~  30% cells displacement <=      0.16(um)
  0 ~  40% cells displacement <=      0.19(um)
  0 ~  50% cells displacement <=      0.23(um)
  0 ~  60% cells displacement <=      0.27(um)
  0 ~  70% cells displacement <=      0.30(um)
  0 ~  80% cells displacement <=      0.35(um)
  0 ~  90% cells displacement <=      0.42(um)
  0 ~ 100% cells displacement <=      1.73(um)
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633626 ohm/um, via_r = 0.625497 ohm/cut, c = 0.152241 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.165807 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10211, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10211, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 986. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-05-14 22:36:30 / Session: 0.34 hr / Command: 0.28 hr / Memory: 1693 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-05-14 22:36:31 / Session: 0.34 hr / Command: 0.28 hr / Memory: 1693 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-05-14 22:36:32 / Session: 0.34 hr / Command: 0.28 hr / Memory: 1693 MB (FLW-8100)

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00        17       9374.39  32327980.00        9705              0.34      1692
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633626 ohm/um, via_r = 0.625497 ohm/cut, c = 0.152241 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.165807 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1435700 1432000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 3
Number of Voltage Areas = 1
Number of supply Nets = 8
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10211, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10211, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 986. (TIM-112)
Running final optimization step.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-14 22:36:46 / Session: 0.34 hr / Command: 0.29 hr / Memory: 1693 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.7918 seconds to build cellmap data
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
Total 0.2481 seconds to load 11045 cell instances into cellmap
Moveable cells: 9425; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1620
Average cell width 0.8767, cell height 0.6036, cell area 0.5373 for total 9425 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.3763 seconds to build cellmap data
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
Total 0.2457 seconds to load 11045 cell instances into cellmap
Moveable cells: 9425; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1620
Average cell width 0.8767, cell height 0.6036, cell area 0.5373 for total 9425 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00        26       9374.39  32327980.00        9705              0.35      1692
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00        26       9374.39  32327980.00        9705              0.35      1692
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000172
new cutoff lpd: 8.77850e-06
maxCornerId = 2
corner=ss0p6v125c, tran factor=1.0000 (0.0309 / 0.0309)
corner=ss0p6vm40c, tran factor=0.8722 (0.0269 / 0.0309)
bmap: stepx = stepy = 30714
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00        26       9374.39  32327980.00        9705              0.35      1692
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         1       9380.29  32346186.00        9705              0.35      1692
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         1       9380.29  32346186.00        9705              0.35      1692

CCL: Total Usage Adjustment : 1
INFO: Derive row count 64 from GR congestion map (256/4)
INFO: Derive col count 64 from GR congestion map (256/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.35      1692
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.35      1692
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.35      1692
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.35      1692
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::ss0p6vm40c pathgroup **clock_gating_default**
Target path group: scenario turbo::ss0p6v125c pathgroup **clock_gating_default**
Target path group: scenario turbo::ss0p6vm40c pathgroup **clock_gating_default**
Information: CCD will use corner ss0p6v125c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ss0p6v125c, scalingFactor: 1.000
Uskew Characterizer: corner: ss0p6vm40c, scalingFactor: 0.917
Information: There were 29 objects skipped by CCD due to the reason 'pin is not in the balance portion of the clock tree'. (CCD-002)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::ss0p6vm40c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6v125c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6vm40c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.37      1692
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.37      1692
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.37      1692
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.37      1692
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000172
new cutoff lpd: 8.77850e-06
maxCornerId = 2
corner=ss0p6v125c, tran factor=1.0000 (0.0309 / 0.0309)
corner=ss0p6vm40c, tran factor=0.8722 (0.0269 / 0.0309)
bmap: stepx = stepy = 30714
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.37      1692
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.37      1692
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::ss0p6vm40c pathgroup **clock_gating_default**
Target path group: scenario turbo::ss0p6v125c pathgroup **clock_gating_default**
Target path group: scenario turbo::ss0p6vm40c pathgroup **clock_gating_default**
Information: CCD will use corner ss0p6v125c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ss0p6v125c, scalingFactor: 1.000
Uskew Characterizer: corner: ss0p6vm40c, scalingFactor: 0.917
Information: There were 29 objects skipped by CCD due to the reason 'pin is not in the balance portion of the clock tree'. (CCD-002)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::ss0p6vm40c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6v125c'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'turbo::ss0p6vm40c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.38      1692
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.38      1692
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.38      1692
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.38      1692
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.38      1692
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.38      1692
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.38      1692

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0       9380.29  32346186.00        9720              0.38      1692

CCL: Total Usage Adjustment : 1
INFO: Derive row count 64 from GR congestion map (256/4)
INFO: Derive col count 64 from GR congestion map (256/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0       9380.29  32332476.00        9720              0.38      1692
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000172
new cutoff lpd: 8.77850e-06
maxCornerId = 2
corner=ss0p6v125c, tran factor=1.0000 (0.0309 / 0.0309)
corner=ss0p6vm40c, tran factor=0.8722 (0.0269 / 0.0309)
bmap: stepx = stepy = 30714
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0       9380.29  32332476.00        9720              0.38      1692
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0       9380.29  32332476.00        9720              0.38      1692
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0       9380.29  32332476.00        9720              0.38      1692

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0       9380.29  32332476.00        9720              0.38      1692
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0       9380.29  32332476.00        9720              0.38      1692
CCL: Total Usage Adjustment : 1
INFO: Derive row count 64 from GR congestion map (256/4)
INFO: Derive col count 64 from GR congestion map (256/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                         81.6          0.0            10226            10226           0
M4                           93.2          8.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0       9380.29  32332476.00        9720              0.39      1692

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario turbo::ss0p6v125c.
Information: Doing activity propagation for mode 'turbo' and corner 'ss0p6v125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario turbo::ss0p6v125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0       9378.52  31712416.00        9714              0.39      1692
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0       9378.56  32144322.00        9714              0.40      1692
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00526396 cumPct:    95.47 estdown: 0.00024995 cumUp:  535 numDown: 1238 status= valid
Knee-Processing :  cumEst: 0.00543137 cumPct:    98.50 estdown: 0.00008254 cumUp:  926 numDown:  847 status= valid
Knee-Processing :  cumEst: 0.00551391 cumPct:   100.00 estdown: 0.00000000 cumUp: 7118 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0       9378.25  29411466.00        9714              0.41      1692
INFO: total number of constant pins: 333
INFO: constant pins which are scan-pins: 329
INFO: constant pins that are not scan-pins: 4

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0       9384.60  29411466.00        9727              0.41      1692

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0       9384.60  29411466.00        9727              0.41      1692

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-14 22:40:35 / Session: 0.41 hr / Command: 0.35 hr / Memory: 1693 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-05-14 22:40:36 / Session: 0.41 hr / Command: 0.35 hr / Memory: 1693 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    874 s ( 0.24 hr) ELAPSE :   1469 s ( 0.41 hr) MEM-PEAK :  1692 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    874 s ( 0.24 hr) ELAPSE :   1469 s ( 0.41 hr) MEM-PEAK :  1692 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0       9384.60  29411466.00        9727              0.41      1692
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 403 total shapes.
Layer M2: cached 44 shapes out of 44 total shapes.
Cached 2886 vias out of 4102 total vias.

Legalizing Top Level Design raven_soc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.3390 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 221 ref cells (100 fillers) from library
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none   0.2000     none  
  LVTIMP   LVTIMP   0.2000     none     none  
  LVTIMP   LVTIMP   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     17791.5        11067        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  11067
number of references:               221
number of site rows:                222
number of locations attempted:   110099
number of locations failed:        7157  (6.5%)

Legality of references at locations:
43 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2046      16782      3898 ( 23.2%)       6288       810 ( 12.9%)  SAEDRVT14_FSDPQ_V2LP_1
   748       5956       471 (  7.9%)       2740       184 (  6.7%)  SAEDRVT14_OAI22_0P5
   240       2004       298 ( 14.9%)        754        97 ( 12.9%)  SAEDRVT14_ADDH_0P5
   140       1112       227 ( 20.4%)        616       127 ( 20.6%)  SAEDRVT14_ADDF_V1_0P5
   111        879       101 ( 11.5%)        320        43 ( 13.4%)  SAEDRVT14_AO32_U_0P5
    94        755       105 ( 13.9%)        344        24 (  7.0%)  SAEDRVT14_OR4_1
    40        306        50 ( 16.3%)        306        39 ( 12.7%)  SAEDRVT14_LDPQ_U_0P5
    56        756        60 (  7.9%)        240         7 (  2.9%)  SAEDRVT14_LVLDBUF_IY2V1_1
    32        272        61 ( 22.4%)        152         6 (  3.9%)  SAEDRVT14_EN2_1
    72        582        51 (  8.8%)        296        11 (  3.7%)  SAEDRVT14_OA21B_1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  SAEDRVT14_ND3_2
     1          8         4 ( 50.0%)         16         3 ( 18.8%)  SAEDRVT14_LVLDBUF_IY2V1_2
     3         24         6 ( 25.0%)         16         3 ( 18.8%)  SAEDRVT14_OAI21_2
   140       1112       227 ( 20.4%)        616       127 ( 20.6%)  SAEDRVT14_ADDF_V1_0P5
  2046      16782      3898 ( 23.2%)       6288       810 ( 12.9%)  SAEDRVT14_FSDPQ_V2LP_1
     3         24         6 ( 25.0%)         32         5 ( 15.6%)  SAEDRVT14_ND3B_0P5
    27        216        44 ( 20.4%)         64         7 ( 10.9%)  SAEDRVT14_OA2BB2_V1_0P5
     4         46         7 ( 15.2%)         24         5 ( 20.8%)  SAEDRVT14_ND2_0P5
    32        272        61 ( 22.4%)        152         6 (  3.9%)  SAEDRVT14_EN2_1
     3         24         5 ( 20.8%)          8         0 (  0.0%)  SAEDRVT14_ND2_1

Legality of references in rows:
2 references had row failures.
Worst 2 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      222       112 ( 50.5%)  SAEDRVT14_LVLDBUF_IY2V1_1
      222       112 ( 50.5%)  SAEDRVT14_LVLDBUF_IY2V1_2


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        9447 (114287 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.029 um ( 0.05 row height)
rms weighted cell displacement:   0.029 um ( 0.05 row height)
max cell displacement:            0.814 um ( 1.36 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               86
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: cpu/ctmTdsLR_2_1363 (SAEDLVT14_ND2_CDC_1)
  Input location: (91.474,118)
  Legal location: (92.288,118)
  Displacement:   0.814 um ( 1.36 row height)
Cell: cpu/U4467 (SAEDRVT14_INV_0P5)
  Input location: (91.844,118)
  Legal location: (92.658,118)
  Displacement:   0.814 um ( 1.36 row height)
Cell: optlc_2670 (SAEDRVT14_TIE0_4)
  Input location: (95.692,65.8)
  Legal location: (95.692,66.4)
  Displacement:   0.600 um ( 1.00 row height)
Cell: optlc_2669 (SAEDRVT14_TIE0_4)
  Input location: (56.546,137.2)
  Legal location: (56.546,137.8)
  Displacement:   0.600 um ( 1.00 row height)
Cell: ZBUF_23_inst_1823 (SAEDRVT14_DEL_R2V1_2)
  Input location: (116.634,60.4)
  Legal location: (116.634,59.8)
  Displacement:   0.600 um ( 1.00 row height)
Cell: optlc_2665 (SAEDRVT14_TIE0_4)
  Input location: (122.11,108.4)
  Legal location: (122.11,109)
  Displacement:   0.600 um ( 1.00 row height)
Cell: ZBUF_24_inst_1818 (SAEDRVT14_DEL_R2V1_2)
  Input location: (83.26,38.2)
  Legal location: (83.26,38.8)
  Displacement:   0.600 um ( 1.00 row height)
Cell: optlc_2666 (SAEDRVT14_TIE0_4)
  Input location: (125.588,116.2)
  Legal location: (125.588,116.8)
  Displacement:   0.600 um ( 1.00 row height)
Cell: U1115 (SAEDRVT14_OAI22_0P5)
  Input location: (13.404,55)
  Legal location: (13.404,54.4)
  Displacement:   0.600 um ( 1.00 row height)
Cell: optlc_2675 (SAEDRVT14_TIE0_4)
  Input location: (102.87,133.6)
  Legal location: (102.87,133)
  Displacement:   0.600 um ( 1.00 row height)

Information: The net parasitics of block raven_soc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633626 ohm/um, via_r = 0.625497 ohm/cut, c = 0.152241 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.165807 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10233, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10233, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 489. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-05-14 22:40:58 / Session: 0.41 hr / Command: 0.36 hr / Memory: 1693 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-14 22:40:59 / Session: 0.41 hr / Command: 0.36 hr / Memory: 1693 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 2.8950 seconds to build cellmap data
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
Total 0.2615 seconds to load 11067 cell instances into cellmap
Moveable cells: 9447; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1620
Average cell width 0.8765, cell height 0.6036, cell area 0.5371 for total 9447 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         2       9384.60  29411466.00        9727              0.42      1692
CCL: Total Usage Adjustment : 1
INFO: Derive row count 64 from GR congestion map (256/4)
INFO: Derive col count 64 from GR congestion map (256/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                         81.6          0.0            10233            10233           0
M4                           93.2          8.2                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         2       9384.60  29411466.00        9727              0.42      1692
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         2       9384.60  29411466.00        9727              0.42      1692
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         1       9384.60  29411634.00        9727              0.42      1692
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00         1       9384.60  29411634.00        9727              0.42      1692

CCL: Total Usage Adjustment : 1
INFO: Derive row count 64 from GR congestion map (256/4)
INFO: Derive col count 64 from GR congestion map (256/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000172
new cutoff lpd: 8.77850e-06
maxCornerId = 2
corner=ss0p6v125c, tran factor=1.0000 (0.0309 / 0.0309)
corner=ss0p6vm40c, tran factor=0.8722 (0.0269 / 0.0309)
bmap: stepx = stepy = 30714
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000172
new cutoff lpd: 8.77850e-06
maxCornerId = 2
corner=ss0p6v125c, tran factor=1.0000 (0.0309 / 0.0309)
corner=ss0p6vm40c, tran factor=0.8722 (0.0269 / 0.0309)
bmap: stepx = stepy = 30714
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.42      1692

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-14 22:41:38 / Session: 0.42 hr / Command: 0.37 hr / Memory: 1693 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-05-14 22:41:39 / Session: 0.43 hr / Command: 0.37 hr / Memory: 1693 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    919 s ( 0.26 hr) ELAPSE :   1531 s ( 0.43 hr) MEM-PEAK :  1692 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    919 s ( 0.26 hr) ELAPSE :   1531 s ( 0.43 hr) MEM-PEAK :  1692 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.43      1692
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 403 total shapes.
Layer M2: cached 44 shapes out of 44 total shapes.
Cached 2886 vias out of 4102 total vias.

Legalizing Top Level Design raven_soc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.3878 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 220 ref cells (100 fillers) from library
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none   0.2000     none  
  LVTIMP   LVTIMP   0.2000     none     none  
  LVTIMP   LVTIMP   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     17791.5        11067        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  11067
number of references:               220
number of site rows:                222
number of locations attempted:   106225
number of locations failed:        6729  (6.3%)

Legality of references at locations:
42 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2046      16223      3704 ( 22.8%)       5967       702 ( 11.8%)  SAEDRVT14_FSDPQ_V2LP_1
   748       5868       467 (  8.0%)       2598       181 (  7.0%)  SAEDRVT14_OAI22_0P5
   140       1104       227 ( 20.6%)        616       127 ( 20.6%)  SAEDRVT14_ADDF_V1_0P5
   240       1900       242 ( 12.7%)        698        97 ( 13.9%)  SAEDRVT14_ADDH_0P5
   111        863       101 ( 11.7%)        296        32 ( 10.8%)  SAEDRVT14_AO32_U_0P5
    94        747       105 ( 14.1%)        328        24 (  7.3%)  SAEDRVT14_OR4_1
    40        306        50 ( 16.3%)        266        28 ( 10.5%)  SAEDRVT14_LDPQ_U_0P5
    56        756        60 (  7.9%)        240         7 (  2.9%)  SAEDRVT14_LVLDBUF_IY2V1_1
    72        566        51 (  9.0%)        280        11 (  3.9%)  SAEDRVT14_OA21B_1
    32        256        50 ( 19.5%)        152         6 (  3.9%)  SAEDRVT14_EN2_1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  SAEDRVT14_ND3_2
     1          8         4 ( 50.0%)         16         3 ( 18.8%)  SAEDRVT14_LVLDBUF_IY2V1_2
     3         24         6 ( 25.0%)         24         5 ( 20.8%)  SAEDRVT14_ND3B_0P5
   140       1104       227 ( 20.6%)        616       127 ( 20.6%)  SAEDRVT14_ADDF_V1_0P5
  2046      16223      3704 ( 22.8%)       5967       702 ( 11.8%)  SAEDRVT14_FSDPQ_V2LP_1
     3         24         6 ( 25.0%)          8         0 (  0.0%)  SAEDRVT14_OAI21_2
    27        216        44 ( 20.4%)         64         7 ( 10.9%)  SAEDRVT14_OA2BB2_V1_0P5
     3         24         5 ( 20.8%)          8         0 (  0.0%)  SAEDRVT14_ND2_1
    28        189        27 ( 14.3%)        120        16 ( 13.3%)  SAEDRVT14_LDPQ_V1_1
    32        256        50 ( 19.5%)        152         6 (  3.9%)  SAEDRVT14_EN2_1

Legality of references in rows:
2 references had row failures.
Worst 2 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      222       112 ( 50.5%)  SAEDRVT14_LVLDBUF_IY2V1_1
      222       112 ( 50.5%)  SAEDRVT14_LVLDBUF_IY2V1_2


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        9447 (114287 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U77 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (118.854,68.8)
  Legal location: (118.854,68.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U76 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (118.706,67)
  Legal location: (118.706,67)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U75 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (108.494,65.8)
  Legal location: (108.494,65.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U74 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (106.94,66.4)
  Legal location: (106.94,66.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U69 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (141.35,71.2)
  Legal location: (141.35,71.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U73 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (106.496,68.2)
  Legal location: (106.496,68.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U72 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (106.348,70)
  Legal location: (106.348,70)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U71 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (107.976,71.8)
  Legal location: (107.976,71.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U70 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (107.532,73.6)
  Legal location: (107.532,73.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U78 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (120.704,68.2)
  Legal location: (120.704,68.2)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block raven_soc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'raven_soc.dlib:placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design placement  (NEX-011)
Information: r = 2.633626 ohm/um, via_r = 0.625497 ohm/cut, c = 0.152241 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.062906 ohm/um, via_r = 0.993803 ohm/cut, c = 0.165807 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'raven_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10233, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10233, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 489. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-05-14 22:42:02 / Session: 0.43 hr / Command: 0.37 hr / Memory: 1693 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.4019 seconds to build cellmap data
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
Total 0.2497 seconds to load 11067 cell instances into cellmap
Moveable cells: 9447; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1620
Average cell width 0.8765, cell height 0.6036, cell area 0.5371 for total 9447 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         1       9384.60  29411634.00        9727              0.43      1692

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         1       9384.60  29411634.00        9727              0.43      1692

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-05-14 22:42:08 / Session: 0.43 hr / Command: 0.38 hr / Memory: 1693 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (1435700 1432000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 3
Number of Voltage Areas = 1
Number of supply Nets = 8
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0       9384.60  29411634.00        9727              0.44      1692
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017931705874  7.542966600933  9.863373174620  6.078007564085  2.744269341123  8.318213804907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191139303696  4.301020941094  2.700082018650  3.840334664440  3.750267053169  7.663556042299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183729390997  7.772722208244  5.867543306491  7.173778985364  9.669870999761  7.591585547087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100214266110  4.454152589655  4.570681795053  5.624752408820  7.826818253678  4.759231618263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581676965776  0.668203822107  9.584407727201  2.041601987119  3.921121867338  0.650586882345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142691655883  7.889355265224  8.244308052012  3.504754305451  1.682777012888  7.173531918510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515948117690  3.760536609371  1.017971354831  5.811483066269  5.826780683342  4.349481492435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407564151201  5.924087277518  1.265240227079  0.417634713533  1.833822265081  6.448655937188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324218938770  4.861190189997  2.300435205131  0.754533830179  1.961471211696  2.781404741418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413526984361  6.502122598619  7.452629828369  1.902775724529  5.623457059547  7.269464408696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173731147963  2.494531974418  7.540332715132  0.000201117956  5.833734356721  4.754688689445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950065938237  3.397289938718  4.029540081879  9.406517896875  2.789914461318  0.723395814657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473968586224  6.122770040238  7.977081770811  5.095745859611  1.512321270128  7.396993120513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063327783131  7.354693187880  5.817859090634  2.343487922627  0.037376505045  0.494881640392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652835862614  5.604637638167  6.652840685374  4.022343851365  6.796671302757  0.618663011981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394995289711  4.615083686014  9.244383977647  4.051549709534  5.907639019704  1.709613491590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772684694677  5.703615116996  9.532638129521  6.656110109097  9.409745358072  6.136094513139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422529331115  9.914892082351  9.141555463288  1.286563302201  9.569234060313  2.585945902480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055035467149  7.356913421230  5.316547338334  7.270082830810  7.178402360747  1.109086251474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893604513670  5.874233902020  9.208391325419  1.495087246745  7.734097117127  4.721522381592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515704341133  9.388164694424  6.976587951528  5.921957980218  9.647332189440  1.463933853161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901795350587  7.542155080093  3.986270388557  1.607782896408  5.274470634112  3.831912960490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113610369  9.220981014109  4.270942863477  1.384917006444  0.375072905316  9.766446284229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372619099  0.567051240824  4.586698992251  2.717251438536  4.966933299976  1.759249134708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021106611  3.350618458965  5.457902684495  3.562359880882  0.782637025367  8.475014741826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167636577  9.971841782210  7.958384265064  6.204044738711  9.392168386733  8.065149268234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269105588  6.693956926522  4.824374398545  7.350359070545  1.168223901288  8.717444771851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594841769  3.297179820937  1.101631123440  3.581023966626  9.582625388334  2.434039729243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756545120  4.407387947751  8.126467856782  0.041647431353  3.183338946508  1.644956173718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421893877  3.369541198999  7.230987676217  5.075339903017  9.196193841169  6.278231734141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352598436  3.271037619861  9.745106645610  3.190153192452  9.562391425954  7.726037700869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373124796  5.869863377441  8.754978553613  5.000907031795  6.583329155672  1.475559128944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006513823  9.963268293871  8.402899380287  2.940538609687  5.278947166131  8.072420841465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396878622  6.246717304023  8.797643459181  4.509451405961  1.151288847012  8.739780672051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332798313  3.369909618788  0.581620281163  7.234225612262  7.003783370504  5.049579424039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283506261  6.194903063816  7.665129340637  7.402111205136  5.679613850275  7.061957661198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499648971  3.095048668601  4.924373679864  0.405031890953  4.590719621970  4.170052609159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268589467  9.104801811699  6.953108194052  4.665598930909  7.940920255807  2.613790711313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252973111  7.519356008235  1.914090252324  6.128531080220  1.956979126031  3.258685850248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503586714  1.353568142123  0.531599449839  2.727983933081  0.717896956074  7.110099985147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360391367  2.105317990202  0.920774848547  7.149483474674  5.773455431712  7.472243598159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570374113  5.556700069442  4.697593401158  6.592070448021  8.964789938944  0.146484645316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179475058  9.372109108009  3.398562744851  5.160653939640  8.527493783411  2.383282556049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911451036  1.540790741410  9.427939833291  8.138376200644  4.037553760531  6.976735988422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837351909  1.674407764082  4.458504446179  2.271600643853  6.496649899997  6.175015273470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002200661  3.953800585896  5.545635815393  6.356110488088  2.078219272536  7.847692734182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816853657  9.515923818221  0.795773073450  5.620389973871  1.939262308673  3.806605286823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426000558  0.287134332652  2.482372086708  6.735910407054  5.116878860128  8.871835737185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159574176  1.947556622093  7.110008769298  1.358087896662  6.958218008833  4.243594232924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075734512  2.069104634775  1.812581459385  0.004049303135  3.318389424650  8.164586977371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242269387  9.956674399899  9.723933431889  2.507418550301  7.919665914116  9.627914433414

Place-opt final QoR
___________________
Scenario Mapping Table
1: func::ss0p6vm40c
2: turbo::ss0p6v125c
3: turbo::ss0p6vm40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: pll_clk
8: ext_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.1100    26.9058    626
    1   8   0.0000     0.0000      0   0.1100    26.9093    627
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.1124    26.8329    621
    2   8   0.0000     0.0000      0   0.1124    26.8368    621
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.1100    26.9058    626
    3   8   0.0000     0.0000      0   0.1100    26.9093    627
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.1100    26.9093    627        0     0.0000        - 29411634.0
    2   *   0.0000     0.0000   0.0000      0   0.1124    26.8368    621        0     0.0000        1 28951620.0
    3   *   0.0000     0.0000   0.0000      0   0.1100    26.9093    627        0     0.0000        - 29411634.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.1124    27.0351    633        0     0.0000        1 29411634.0      9384.60       9727        517       1014
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.1124    27.0351    633        0        1 29411634.0      9384.60       9727

Place-opt command complete                CPU:   948 s (  0.26 hr )  ELAPSE:  1571 s (  0.44 hr )  MEM-PEAK:  1692 MB
Place-opt command statistics  CPU=570 sec (0.16 hr) ELAPSED=862 sec (0.24 hr) MEM-PEAK=1.652 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-05-14 22:42:19 / Session: 0.44 hr / Command: 0.38 hr / Memory: 1693 MB (FLW-8100)
1
icc2_shell> 
************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 403 total shapes.
Layer M2: cached 44 shapes out of 44 total shapes.
Cached 2886 vias out of 4102 total vias.

check_legality for block design raven_soc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.5455 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 220 ref cells (100 fillers) from library
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none   0.2000     none  
  LVTIMP   LVTIMP   0.2000     none     none  
  LVTIMP   LVTIMP   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.

Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking layer rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design raven_soc succeeded!


check_legality succeeded.

**************************

1
icc2_shell> Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VDDh    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 11067
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 452
Number of VDD Vias: 2154
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 2
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VDDh Wires: 0
Number of VDDh Vias: 0
Number of VDDh Terminals: 0
**************Verify net VDDh connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 59
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 407
Number of VSS Vias: 1948
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
icc2_shell> ****************************************
Report : check_mv_design
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 22:44:47 2025
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
Warning: Supply state(s) has not been defined on the supply net 'VDD'. (MV-099)
Warning: Supply state(s) has not been defined on the supply net 'VDDh'. (MV-099)
Warning: Supply state(s) has not been defined on the supply net 'VSS'. (MV-099)
Information: Total 3 MV-099 violations. (MV-080)

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
Warning: Found redundant level shifter 'cfgreg_do_8__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_9__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_10__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_11__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_16__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_17__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_18__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_19__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_20__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_21__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_22__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_31__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_0__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_1__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_2__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_3__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_4__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_5__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_6__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_7__UPF_LS'. (MV-015)
Information: Message 'MV-015' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 57 MV-015 violations. (MV-080)

Information: The level shifter 'cfgreg_do_8__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_9__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_10__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_11__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_16__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_17__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_18__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_19__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_20__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_21__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_22__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_31__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_0__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_1__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_2__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_3__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_4__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_5__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_6__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_7__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: Message 'MV-072' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 57 MV-072 violations. (MV-080)

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
Warning: Driver pin 'U1084/X' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/valid' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'U1090/X' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_we[3]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'U1502/X' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_we[2]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'U1492/X' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_we[1]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'U1096/X' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_we[0]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'APS_CLK_ISO_0/X' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/clk' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'HFSBUF_8195_440/X' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/resetn' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_23_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[23]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_22_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[22]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_21_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[21]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_20_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[20]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_19_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[19]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_18_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[18]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_17_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[17]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_16_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[16]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_15_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[15]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_14_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[14]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_13_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[13]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_12_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[12]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'eco_cell_6/X' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[11]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Information: Message 'MV-012' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 65 MV-012 violations. (MV-080)

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
Warning: Primary PG pin 'optlc_1812/VDD' is connected to supply net 'VDDh' that is different from the primary supply net 'VDD' of the voltage area. (MV-058)
Warning: Primary PG pin 'optlc_1813/VDD' is connected to supply net 'VDDh' that is different from the primary supply net 'VDD' of the voltage area. (MV-058)
Information: Total 2 MV-058 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 127 warning(s) from check_mv_design. (MV-082)
1
icc2_shell> ****************************************
Report : report_mv_cells
Design : placement
Version: T-2022.03-SP4
Date   : Wed May 14 22:45:07 2025
****************************************

Signal Pin Attributes
     lse - level shifter enable pin
    isoe - isolation cell enable pin
    scmr - standard cell main rail
     sav - retention save pin
     rst - retention restore pin

Supply Pin Attributes
     PRM - primary
     BCK - backup
     INT - internal
     PWL - P-well
     NWL - N-well
     DPL - deep P-well
     DNL - deep N-well

Cell Attributes
      dt - dont touch
      ao - always-on
      ls - level shifter
     els - enable level shifter
     iso - isolation cell
     ret - retention cell
     zpr - zero pin retention cell
      sw - switch cell
      cg - coarse grain
      fg - fine grain
     mac - macro cell
      io - IO pad cell
     hvt - in high threshold voltage group
     nvt - in normal threshold voltage group
     lvt - in low threshold voltage group

---------------------
 Level Shifters (57) 
---------------------

 Cell Name            Location Domain Strategy (Domain)  LS Type Associated Pin/Port       Lib Cell            
 -------------------- --------------- ------------------ ------- ------------------------- --------------------
 cfgreg_do_8__UPF_LS  PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_9__UPF_LS  PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_10__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_11__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_16__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_17__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_18__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_19__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_20__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_21__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_22__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_31__UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_0__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_1__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_2__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_3__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_4__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_5__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_6__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_7__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_8__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_9__UPF_LS      PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_10__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_11__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_12__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_13__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_14__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_15__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_16__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_17__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_18__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_19__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_20__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_21__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_22__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_23__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_24__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_25__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_26__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_27__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_28__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_29__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_30__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 rdata_31__UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_io3_do_UPF_LS  PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_io2_do_UPF_LS  PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_io1_do_UPF_LS  PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_io0_do_UPF_LS  PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_io3_oeb_UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_io2_oeb_UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_io1_oeb_UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_io0_oeb_UPF_LS PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_4__UPF_LS  PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_clk_UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 cfgreg_do_5__UPF_LS  PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 flash_csb_UPF_LS     PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_1
 ready_UPF_LS         PDs             -                  HL      -                         saed14rvt_dlvl_ss0p6vm40c_i0p6v/SAEDRVT14_LVLDBUF_IY2V1_2

--------------------------
 Enable Level Shifter (0) 
--------------------------


--------------------
 Isolation Cell (0) 
--------------------


--------------------
 Retention Cell (0) 
--------------------


--------------------------
 Retention Clamp Cell (0) 
--------------------------


-----------------
 Switch Cell (0) 
-----------------


---------------------
 Always-On Cells (2) 
---------------------

 Cell Name            Location Domain Primary Power Backup Power  Dual/Single Rail   Type         Lib Cell            
 -------------------- --------------- ------------- ------------- ------------------ ------------ --------------------
 optlc_1812           PDs             (VDD,VSS)     (-,-)         Dual Rail          Tie Low      saed14lvt_ss0p6vm40c/SAEDLVT14_TIE0_PV1ECO_1
 optlc_1813           PDs             (VDD,VSS)     (-,-)         Dual Rail          Tie Low      saed14lvt_ss0p6vm40c/SAEDLVT14_TIE0_PV1ECO_1

-------------------
 Repeater Cell (0) 
-------------------


1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 22:45:37 2025
Command check_pg_drc finished at Wed May 14 22:45:41 2025
CPU usage for check_pg_drc: 2.46 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 3.57 seconds ( 0.00 hours)
Total number of errors found: 23
   1 short on M1
   22 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VDDh    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 11067
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 452
Number of VDD Vias: 2154
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 2
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VDDh Wires: 0
Number of VDDh Vias: 0
Number of VDDh Terminals: 0
**************Verify net VDDh connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 59
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 407
Number of VSS Vias: 1948
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
1
icc2_shell> report_utilization
****************************************
Report : report_utilization
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 22:46:46 2025
****************************************
Utilization Ratio:			0.4604
Utilization options:
 - Area calculation based on:		site_row of block placement
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				17791.5240
Total Capacity Area:			11800.0992
Total Area of cells:			5432.2956
Area of excluded objects:
 - hard_macros         :		4022.1072
 - macro_keepouts      :		1964.0784
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.4604

0.4604
icc2_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 22:46:54 2025
****************************************

  Startpoint: ext_clk (input port clocked by ext_clk)
  Endpoint: iomem_rdata_reg_26_ (rising edge-triggered flip-flop clocked by pll_clk)
  Mode: turbo
  Corner: ss0p6v125c
  Scenario: turbo::ss0p6v125c
  Path Group: **in2reg_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock ext_clk (fall edge)                        2.00      2.00
  clock network delay (ideal)                      0.00      2.00

  ext_clk (in)                                     0.00      2.00 f
  eco_cell_1/X (SAEDRVT14_BUF_20)                  0.01      2.01 f
  U1639/X (SAEDRVT14_AO22_0P5)                     0.15      2.16 f
  APS_CLK_ISO_1/X (SAEDRVT14_BUF_U_0P5)            0.12      2.28 f
  U395/X (SAEDRVT14_MUX2_U_0P5)                    0.23      2.51 f
  eco_cell_85/X (SAEDRVT14_BUF_20)                 0.07      2.58 f
  U1858/X (SAEDRVT14_AO32_U_0P5)                   0.04      2.62 f
  iomem_rdata_reg_26_/D (SAEDRVT14_FSDPQ_V2LP_1)   0.00      2.62 f
  data arrival time                                          2.62

  clock pll_clk (rise edge)                        4.00      4.00
  clock network delay (ideal)                      0.09      4.09
  iomem_rdata_reg_26_/CK (SAEDRVT14_FSDPQ_V2LP_1)
                                                   0.00      4.09 r
  clock uncertainty                               -1.00      3.09
  library setup time                              -0.03      3.06
  data required time                                         3.06
  ------------------------------------------------------------------------
  data required time                                         3.06
  data arrival time                                         -2.62
  ------------------------------------------------------------------------
  slack (MET)                                                0.44


1
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.566 1.212} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.502 1.212} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.812 1.159} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_show_error_data
icc2_shell> check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VDDh    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 11067
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 452
Number of VDD Vias: 2154
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 2
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VDDh Wires: 0
Number of VDDh Vias: 0
Number of VDDh Terminals: 0
**************Verify net VDDh connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 59
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 407
Number of VSS Vias: 1948
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start DeleteTool
icc2_shell> gui_set_mouse_tool_option -tool DeleteTool -option {removeDisconnected} -value false
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start DeleteTool
icc2_shell> gui_set_mouse_tool_option -tool DeleteTool -option {removeDisconnected} -value false
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start DeleteTool
icc2_shell> gui_set_mouse_tool_option -tool DeleteTool -option {removeDisconnected} -value true
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.524 1.201} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.393 1.185} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -apply
gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -apply
gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -apply
gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -apply
gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -apply
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -apply
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-0.409 0.609} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.429 48.703} -scale 0.0017
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.721 48.701} -scale 0.0017
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.745 48.650} -scale 0.0033
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.835 48.620} -scale 0.0033
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 22:51:50 2025
Command check_pg_drc finished at Wed May 14 22:51:54 2025
CPU usage for check_pg_drc: 2.46 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 4.46 seconds ( 0.00 hours)
Total number of errors found: 23
   1 short on M1
   22 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.670 48.244} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {79.121 48.212} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.735 48.141} -scale 0.0064
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 22:53:09 2025
Command check_pg_drc finished at Wed May 14 22:53:12 2025
CPU usage for check_pg_drc: 2.49 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 3.21 seconds ( 0.00 hours)
Total number of errors found: 23
   1 short on M1
   22 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.677 48.399} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.439 48.103} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.426 48.103} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.426 48.103} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {79.816 49.319} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 22:53:57 2025
Command check_pg_drc finished at Wed May 14 22:54:04 2025
CPU usage for check_pg_drc: 3.15 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 6.43 seconds ( 0.00 hours)
Total number of errors found: 24
   2 shorts on M1
   22 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_show_error_data
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 22:54:31 2025
Command check_pg_drc finished at Wed May 14 22:54:36 2025
CPU usage for check_pg_drc: 3.42 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 5.22 seconds ( 0.00 hours)
Total number of errors found: 23
   1 short on M1
   22 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {20.942 111.823} -scale 0.0169
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {25.151 110.606} -scale 0.0169
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 22:56:56 2025
Command check_pg_drc finished at Wed May 14 22:57:01 2025
CPU usage for check_pg_drc: 2.47 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 4.47 seconds ( 0.00 hours)
Total number of errors found: 23
   1 short on M1
   1 short on M2
   21 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {40.342 112.880} -scale 0.0042
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {39.594 112.867} -scale 0.0042
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {40.046 111.735} -scale 0.0169
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {36.022 110.585} -scale 0.0169
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 22:57:44 2025
Command check_pg_drc finished at Wed May 14 22:57:48 2025
CPU usage for check_pg_drc: 2.45 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 3.66 seconds ( 0.00 hours)
Total number of errors found: 21
   1 short on M1
   1 short on M2
   19 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {30.145 132.118} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {28.929 132.169} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {90.011 132.694} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {89.077 133.769} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {130.268 131.478} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {129.180 131.465} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {125.980 121.276} -scale 0.0256
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {126.108 121.327} -scale 0.0256
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {126.108 121.327} -scale 0.0256
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {126.108 121.327} -scale 0.0256
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{126.083 121.276} {127.439 121.225}} -scale 0.0256
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {129.581 112.776} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {134.023 112.699} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 23:00:18 2025
Command check_pg_drc finished at Wed May 14 23:00:24 2025
CPU usage for check_pg_drc: 4.11 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 5.92 seconds ( 0.00 hours)
Total number of errors found: 17
   1 short on M1
   1 short on M2
   15 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {130.236 131.504} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {129.091 131.484} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {47.971 113.004} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {49.009 112.850} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {47.433 112.735} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {50.649 112.837} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {49.227 112.850} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 23:01:37 2025
Command check_pg_drc finished at Wed May 14 23:01:41 2025
CPU usage for check_pg_drc: 2.45 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 3.51 seconds ( 0.00 hours)
Total number of errors found: 15
   1 short on M1
   1 short on M2
   13 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {55.134 102.156} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {53.578 102.150} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {85.933 22.906} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {84.422 22.867} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {84.960 21.818} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {84.025 21.792} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 23:02:36 2025
Command check_pg_drc finished at Wed May 14 23:02:40 2025
CPU usage for check_pg_drc: 2.44 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 3.83 seconds ( 0.00 hours)
Total number of errors found: 11
   1 short on M1
   1 short on M2
   9 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {100.789 72.104} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {102.242 72.078} -scale 0.0064
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {103.768 82.264} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {102.501 82.161} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {106.277 82.302} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {104.613 82.276} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {74.917 82.814} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {73.983 82.763} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {64.639 82.865} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {64.921 82.878} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {64.959 83.057} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {64.025 82.814} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {55.884 81.649} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {54.297 81.636} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {45.926 82.276} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {47.641 82.276} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 23:04:29 2025
Command check_pg_drc finished at Wed May 14 23:04:34 2025
CPU usage for check_pg_drc: 4.67 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 5.17 seconds ( 0.00 hours)
Total number of errors found: 4
   1 short on M1
   1 short on M2
   2 error between cuts on different layers on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {58.830 80.392} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {57.076 80.392} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {60.187 80.328} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {58.599 80.277} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {16.294 102.654} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {17.421 102.628} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 23:05:23 2025
Command check_pg_drc finished at Wed May 14 23:05:26 2025
CPU usage for check_pg_drc: 2.45 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 3.58 seconds ( 0.00 hours)
Total number of errors found: 2
   1 short on M1
   1 short on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {25.102 110.384} -scale 0.0185
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {26.949 109.220} -scale 0.0185
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 23:05:57 2025
Command check_pg_drc finished at Wed May 14 23:06:00 2025
CPU usage for check_pg_drc: 2.45 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 2.69 seconds ( 0.00 hours)
Total number of errors found: 1
   1 short on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.398 48.165} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {79.998 48.149} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 23:06:34 2025
Command check_pg_drc finished at Wed May 14 23:06:38 2025
CPU usage for check_pg_drc: 2.45 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 3.60 seconds ( 0.00 hours)
Total number of errors found: 2
   2 shorts on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {79.954 48.171} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.692 48.187} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.286 48.187} -scale 0.0032
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {79.842 48.187} -scale 0.0032
icc2_shell> check_pg_drc
Command check_pg_drc started  at Wed May 14 23:07:19 2025
Command check_pg_drc finished at Wed May 14 23:07:22 2025
CPU usage for check_pg_drc: 2.47 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 3.38 seconds ( 0.00 hours)
Total number of errors found: 1
   1 short on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'raven_soc.dlib:placement.design'
1
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
1
icc2_shell> check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 403 total shapes.
Layer M2: cached 44 shapes out of 44 total shapes.
Cached 2886 vias out of 4102 total vias.

check_legality for block design raven_soc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 2.0915 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 220 ref cells (100 fillers) from library
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none   0.2000     none  
  LVTIMP   LVTIMP   0.2000     none     none  
  LVTIMP   LVTIMP   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.

Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking layer rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design raven_soc succeeded!


check_legality succeeded.

**************************

1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {77.918 48.744} -scale 0.0032
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {78.859 48.472} -scale 0.0005
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VDDh    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 11067
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 452
Number of VDD Vias: 2154
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 2
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VDDh Wires: 0
Number of VDDh Vias: 0
Number of VDDh Terminals: 0
**************Verify net VDDh connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 59
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 407
Number of VSS Vias: 1948
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
icc2_shell> gui_show_error_data
icc2_shell> gui_show_error_data
icc2_shell> gui_show_error_data
icc2_shell> gui_show_error_data
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
1
icc2_shell> 
Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8664 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule rm_leaf equivalent to default rule
Warning: The step 0.037 of horizontal track TRACK_0 is less than the pitch 0.074 of layer M1. (ZRT-642)
Warning: 4110 horizontal tracks are found in area (0, 0, 153.57, 153.2) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 1 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA32_U_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA32_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_0P75/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_TIE0_PV1ECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
soft rule shld_1 is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   85  Alloctr   85  Proc    0 
[End of Read DB] Total (MB): Used   92  Alloctr   93  Proc 8664 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,153.57um,153.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   95  Alloctr   96  Proc 8664 
Warning: Power net VDDh has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 10377
Number of nets to route  = 10376
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 10376, Total Half Perimeter Wire Length (HPWL) 142578 microns
HPWL   0 ~   50 microns: Net Count     9599	Total HPWL        74753 microns
HPWL  50 ~  100 microns: Net Count      583	Total HPWL        42329 microns
HPWL 100 ~  200 microns: Net Count      192	Total HPWL        24883 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        2	Total HPWL          614 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used  101  Alloctr  102  Proc 8664 
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
Average gCell capacity  4.02	 on layer (1)	 M1
Average gCell capacity  7.09	 on layer (2)	 M2
Average gCell capacity  6.49	 on layer (3)	 M3
Average gCell capacity  6.64	 on layer (4)	 M4
Average gCell capacity  3.99	 on layer (5)	 M5
Average gCell capacity  4.00	 on layer (6)	 M6
Average gCell capacity  4.12	 on layer (7)	 M7
Average gCell capacity  3.29	 on layer (8)	 M8
Average gCell capacity  3.31	 on layer (9)	 M9
Average gCell capacity  0.82	 on layer (10)	 MRDL
Average number of tracks per gCell 8.15	 on layer (1)	 M1
Average number of tracks per gCell 10.00	 on layer (2)	 M2
Average number of tracks per gCell 8.09	 on layer (3)	 M3
Average number of tracks per gCell 8.11	 on layer (4)	 M4
Average number of tracks per gCell 4.99	 on layer (5)	 M5
Average number of tracks per gCell 5.00	 on layer (6)	 M6
Average number of tracks per gCell 4.99	 on layer (7)	 M7
Average number of tracks per gCell 5.00	 on layer (8)	 M8
Average number of tracks per gCell 4.99	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 655360
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    8  Alloctr    9  Proc    0 
[End of Build Congestion Map] Total (MB): Used  110  Alloctr  111  Proc 8664 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  110  Alloctr  111  Proc 8664 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used  110  Alloctr  111  Proc 8664 
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  112 
[End of Blocked Pin Detection] Total (MB): Used  286  Alloctr  287  Proc 8776 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:04
[rtAllBotParts] Elapsed real time: 0:00:07 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:08 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  293  Alloctr  294  Proc 8776 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1896 Max = 7 GRCs =  2283 (1.74%)
Initial. H routing: Overflow =   673 Max = 5 (GRCs =  1) GRCs =  1073 (1.64%)
Initial. V routing: Overflow =  1223 Max = 7 (GRCs =  3) GRCs =  1210 (1.85%)
Initial. M1         Overflow =   175 Max = 2 (GRCs =  3) GRCs =   237 (0.36%)
Initial. M2         Overflow =  1095 Max = 7 (GRCs =  3) GRCs =  1062 (1.62%)
Initial. M3         Overflow =   498 Max = 5 (GRCs =  1) GRCs =   832 (1.27%)
Initial. M4         Overflow =   127 Max = 4 (GRCs =  3) GRCs =   147 (0.22%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
Initial. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 151524.39
Initial. Layer M1 wire length = 6873.52
Initial. Layer M2 wire length = 28439.48
Initial. Layer M3 wire length = 42085.04
Initial. Layer M4 wire length = 32840.42
Initial. Layer M5 wire length = 17224.06
Initial. Layer M6 wire length = 12686.58
Initial. Layer M7 wire length = 7623.95
Initial. Layer M8 wire length = 3725.88
Initial. Layer M9 wire length = 25.47
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 77153
Initial. Via VIA12SQ_C count = 32112
Initial. Via VIA23SQ_C count = 32669
Initial. Via VIA34SQ_C count = 8962
Initial. Via VIA45SQ count = 1885
Initial. Via VIA56SQ count = 966
Initial. Via VIA67SQ_C count = 399
Initial. Via VIA78SQ_C count = 158
Initial. Via VIA89_C count = 2
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed May 14 23:13:25 2025
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
[rtAllParts] Elapsed real time: 0:00:04 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  293  Alloctr  294  Proc 8776 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1108 Max = 8 GRCs =  1012 (0.77%)
phase1. H routing: Overflow =   181 Max = 3 (GRCs =  3) GRCs =   273 (0.42%)
phase1. V routing: Overflow =   927 Max = 8 (GRCs =  1) GRCs =   739 (1.13%)
phase1. M1         Overflow =   150 Max = 2 (GRCs =  1) GRCs =   225 (0.34%)
phase1. M2         Overflow =   922 Max = 8 (GRCs =  1) GRCs =   731 (1.12%)
phase1. M3         Overflow =    31 Max = 3 (GRCs =  3) GRCs =    48 (0.07%)
phase1. M4         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     8 (0.01%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 152100.71
phase1. Layer M1 wire length = 7905.10
phase1. Layer M2 wire length = 28569.74
phase1. Layer M3 wire length = 40620.77
phase1. Layer M4 wire length = 32598.42
phase1. Layer M5 wire length = 17608.16
phase1. Layer M6 wire length = 13366.36
phase1. Layer M7 wire length = 7883.71
phase1. Layer M8 wire length = 3522.98
phase1. Layer M9 wire length = 25.47
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 78279
phase1. Via VIA12SQ_C count = 32495
phase1. Via VIA23SQ_C count = 32623
phase1. Via VIA34SQ_C count = 9371
phase1. Via VIA45SQ count = 2164
phase1. Via VIA56SQ count = 1057
phase1. Via VIA67SQ_C count = 411
phase1. Via VIA78SQ_C count = 156
phase1. Via VIA89_C count = 2
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed May 14 23:13:29 2025
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:02
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:03 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  294  Alloctr  295  Proc 8776 
phase2. Routing result:
phase2. Both Dirs: Overflow =   284 Max = 2 GRCs =   356 (0.27%)
phase2. H routing: Overflow =   149 Max = 2 (GRCs =  3) GRCs =   213 (0.33%)
phase2. V routing: Overflow =   135 Max = 2 (GRCs = 10) GRCs =   143 (0.22%)
phase2. M1         Overflow =   120 Max = 2 (GRCs =  1) GRCs =   185 (0.28%)
phase2. M2         Overflow =   125 Max = 2 (GRCs =  8) GRCs =   135 (0.21%)
phase2. M3         Overflow =    29 Max = 2 (GRCs =  2) GRCs =    28 (0.04%)
phase2. M4         Overflow =    10 Max = 2 (GRCs =  2) GRCs =     8 (0.01%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 152206.90
phase2. Layer M1 wire length = 7930.62
phase2. Layer M2 wire length = 28561.42
phase2. Layer M3 wire length = 40598.09
phase2. Layer M4 wire length = 32641.31
phase2. Layer M5 wire length = 17616.72
phase2. Layer M6 wire length = 13381.77
phase2. Layer M7 wire length = 7928.53
phase2. Layer M8 wire length = 3522.98
phase2. Layer M9 wire length = 25.47
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 78454
phase2. Via VIA12SQ_C count = 32532
phase2. Via VIA23SQ_C count = 32671
phase2. Via VIA34SQ_C count = 9421
phase2. Via VIA45SQ count = 2184
phase2. Via VIA56SQ count = 1069
phase2. Via VIA67SQ_C count = 419
phase2. Via VIA78SQ_C count = 156
phase2. Via VIA89_C count = 2
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed May 14 23:13:32 2025
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  294  Alloctr  295  Proc 8776 
phase3. Routing result:
phase3. Both Dirs: Overflow =   245 Max = 2 GRCs =   322 (0.25%)
phase3. H routing: Overflow =   120 Max = 2 (GRCs =  1) GRCs =   187 (0.29%)
phase3. V routing: Overflow =   124 Max = 2 (GRCs =  8) GRCs =   135 (0.21%)
phase3. M1         Overflow =   113 Max = 2 (GRCs =  1) GRCs =   179 (0.27%)
phase3. M2         Overflow =   124 Max = 2 (GRCs =  8) GRCs =   135 (0.21%)
phase3. M3         Overflow =     7 Max = 1 (GRCs =  8) GRCs =     8 (0.01%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 152216.70
phase3. Layer M1 wire length = 7937.75
phase3. Layer M2 wire length = 28648.05
phase3. Layer M3 wire length = 40594.40
phase3. Layer M4 wire length = 32517.60
phase3. Layer M5 wire length = 17609.87
phase3. Layer M6 wire length = 13432.06
phase3. Layer M7 wire length = 7928.53
phase3. Layer M8 wire length = 3522.98
phase3. Layer M9 wire length = 25.47
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 78435
phase3. Via VIA12SQ_C count = 32542
phase3. Via VIA23SQ_C count = 32660
phase3. Via VIA34SQ_C count = 9403
phase3. Via VIA45SQ count = 2182
phase3. Via VIA56SQ count = 1071
phase3. Via VIA67SQ_C count = 419
phase3. Via VIA78SQ_C count = 156
phase3. Via VIA89_C count = 2
phase3. Via VIA9RDL count = 0
phase3. completed.
Warning: Net VDDh has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:22 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[End of Whole Chip Routing] Stage (MB): Used  201  Alloctr  201  Proc  112 
[End of Whole Chip Routing] Total (MB): Used  294  Alloctr  295  Proc 8776 

Congestion utilization per direction:
Average vertical track utilization   = 12.70 %
Peak    vertical track utilization   = 77.78 %
Average horizontal track utilization = 10.77 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:23 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[End of Global Routing] Stage (MB): Used  193  Alloctr  194  Proc  112 
[End of Global Routing] Total (MB): Used  286  Alloctr  287  Proc 8776 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -94  Alloctr  -95  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 8776 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -94  Alloctr  -95  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8776 

****************************************
Report : congestion
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 23:13:34 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |     331 |     2 |     322  ( 0.25%) |       9
H routing |     188 |     2 |     187  ( 0.29%) |       1
V routing |     143 |     2 |     135  ( 0.21%) |       8

connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 23:16:40 2025
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  11067/11067
Power net VDDh                 59/59
Ground net VSS                 11067/11067
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
icc2_shell> close_lib
Information: The command 'close_lib' cleared the undo history. (UNDO-016)
Closing library 'raven_soc.dlib'
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
1
icc2_shell> exit
Maximum memory usage for this session: 1804.84 MB
Maximum memory usage for this session including child processes: 1804.84 MB
CPU usage for this session:   1243 seconds (  0.35 hours)
Elapsed time for this session:   3651 seconds (  1.01 hours)
Thank you for using IC Compiler II.
