<!doctype html><html lang=en-us>
<head>
<meta charset=utf-8>
<meta name=viewport content="width=device-width,initial-scale=1">
<meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=5">
<link href=/preview/115/vendor/bootstrap/bootstrap.min.css rel=stylesheet>
<link href=/preview/115/vendor/phosphor-icons/css/phosphor.css rel=stylesheet>
<link href=/preview/115/vendor/magnific-popup/magnific-popup.css rel=stylesheet>
<link rel=stylesheet href=/preview/115/scss/theme.min.a5381c44cba9afddcecb1f5a7770e438e042e9a03f795caa7ee5af578c5025b5.css>
<link rel=icon href=/preview/115/images/favicon/cropped-favicon-1-32x32.png sizes=32x32>
<link rel=icon href=/preview/115/images/favicon/cropped-favicon-1-192x192.png sizes=192x192>
<link rel=apple-touch-icon href=/preview/115/images/favicon/cropped-favicon-1-180x180.png>
<meta name=msapplication-TileImage content="/preview/115/images/favicon/cropped-favicon-1-270x270.png">
<script src=https://cmp.osano.com/16A0DbT9yDNIaQkvZ/3b49aaa9-15ab-4d47-a8fb-96cc25b5543c/osano.js></script>
<title>Progress on Building Open Source Infrastructure for System Verilog | CHIPS Alliance</title>
<meta name=description content="SystemVerilog is a rich hardware design description and verification language that is seeing increased usage in industry. In the second Deep Dive Cafe …">
<meta property="og:title" content="Progress on Building Open Source Infrastructure for System Verilog">
<meta property="og:description" content="SystemVerilog is a rich hardware design description and verification language that is seeing increased usage in industry. In the second Deep Dive Cafe Talk by CHIPS Alliance on July 20, Henner Zeller, who is an software developer with Google, provided an excellent in depth technical talk on building out an open source tooling ecosystem around SystemVerilog to provide a common framework that can be used by both functional simulation applications as well as logic synthesis.">
<meta property="og:type" content="article">
<meta property="og:url" content="https://chipsalliance.org/preview/115/news/open-source-infrastructure-for-system-verilog/"><meta property="og:image" content="https://chipsalliance.org/preview/115/images/blog-share.jpg"><meta property="article:section" content="news">
<meta property="article:published_time" content="2021-07-20T00:00:00+00:00">
<meta property="article:modified_time" content="2021-07-20T00:00:00+00:00"><meta property="og:site_name" content="CHIPS Alliance">
<meta itemprop=name content="Progress on Building Open Source Infrastructure for System Verilog">
<meta itemprop=description content="SystemVerilog is a rich hardware design description and verification language that is seeing increased usage in industry. In the second Deep Dive Cafe Talk by CHIPS Alliance on July 20, Henner Zeller, who is an software developer with Google, provided an excellent in depth technical talk on building out an open source tooling ecosystem around SystemVerilog to provide a common framework that can be used by both functional simulation applications as well as logic synthesis."><meta itemprop=datePublished content="2021-07-20T00:00:00+00:00">
<meta itemprop=dateModified content="2021-07-20T00:00:00+00:00">
<meta itemprop=wordCount content="444"><meta itemprop=image content="https://chipsalliance.org/preview/115/images/blog-share.jpg">
<meta itemprop=keywords content><meta name=twitter:card content="summary_large_image">
<meta name=twitter:image content="https://chipsalliance.org/preview/115/images/blog-share.jpg">
<meta name=twitter:title content="Progress on Building Open Source Infrastructure for System Verilog">
<meta name=twitter:description content="SystemVerilog is a rich hardware design description and verification language that is seeing increased usage in industry. In the second Deep Dive Cafe Talk by CHIPS Alliance on July 20, Henner Zeller, who is an software developer with Google, provided an excellent in depth technical talk on building out an open source tooling ecosystem around SystemVerilog to provide a common framework that can be used by both functional simulation applications as well as logic synthesis.">
<meta name=twitter:site content="@chipsalliance">
<script async src="https://www.googletagmanager.com/gtag/js?id=G-H0KF2YZTR7"></script>
<script>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag('js',new Date),gtag('config','G-H0KF2YZTR7')</script>
</head>
<body>
<header>
<div class="lfprojects position-fixed">
<a href=https://www.linuxfoundation.org/projects target=_blank rel="noopener noreferrer"><img src=/preview/115/images/lf-projects-banner-white.svg></a>
</div>
<nav class="navbar navbar-expand-lg position-fixed w-100 zindex-dropdown" id=mainnavigationBar>
<a class=navbar-brand href=/preview/115/>
<img src=/preview/115/images/chips_alliance.svg alt=Nav-Logo>
</a>
<button class=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#navbarSupportedContent aria-controls=navbarSupportedContent aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-default><svg width="24" height="24" viewBox="0 0 24 24" fill="none" xmlns="http://www.w3.org/2000/svg"><line x1="3.5" y1="5.5" x2="21.5" y2="5.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><line x1="4.5" y1="12.5" x2="21.5" y2="12.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><line x1="11.5" y1="19.5" x2="21.5" y2="19.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/></svg>
</span>
<span class=navbar-toggler-toggled><svg width="20" height="20" viewBox="0 0 28 28" fill="none" xmlns="http://www.w3.org/2000/svg"><path d="M21.5 6.5l-15 15" stroke="#404152" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><path d="M21.5 21.5l-15-15" stroke="#404152" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/></svg>
</span>
</button>
<div class="collapse navbar-collapse" id=navbarSupportedContent>
<ul class="navbar-nav mx-auto mb-20 mb-lg-0 navbar-nav-scroll">
<li class="nav-item dropdown">
<div class="nav-link dropdown-toggle" data-toggle=dropdown aria-haspopup=true aria-expanded=false>
About
</div>
<div class=dropdown-menu aria-labelledby=navbarDropdownMenuLink>
<a class=dropdown-item href=/preview/115/about/who-we-are/>Who We Are</a>
<a class=dropdown-item href=/preview/115/about/members/>Members</a>
<a class=dropdown-item href=/preview/115/about/governance/>Governance</a>
<a class=dropdown-item href=/preview/115/about/faq/>FAQ</a>
<a class=dropdown-item href=/preview/115/about/contact/>Contact</a>
</div>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/115/projects/>
Projects
</a>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/115/events/>
Events
</a>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/115/workgroups/>
Workgroups
</a>
</li>
<li class="nav-item dropdown">
<div class="nav-link dropdown-toggle" data-toggle=dropdown aria-haspopup=true aria-expanded=false>
News
</div>
<div class=dropdown-menu aria-labelledby=navbarDropdownMenuLink>
<a class=dropdown-item href=/preview/115/categories/announcements/>Announcements</a>
<a class=dropdown-item href=/preview/115/categories/blog/>Blog</a>
<a class=dropdown-item href=/preview/115/categories/reports/>Reports</a>
</div>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/115/join/>
Join
</a>
</li>
</ul>
</div>
<div class="d-none d-lg-block">
<div class=nav-item>
<a href=/preview/115/getting-started/ class="btn btn-sm btn-primary">Get Started</a>
</div>
</div>
</nav>
</header>
<section class=blog-details>
<div class=container>
<div class=row>
<div class=col-lg-12>
<article class=blog-single>
<div class=inner-blog-details>
<h1>Progress on Building Open Source Infrastructure for System Verilog</h1>
<div class=inner-blog-details-meta>
<ul class=list-unstyled>
<li class=list-inline-item>
<p>July 20, 2021</p>
</li>
<li class=list-inline-item>
<p>Rob Mains, General Manager of CHIPS Alliance</p>
</li>
<li class=list-inline-item>
<p>3 <span>minutes</span></p>
</li>
<li class=list-inline-item>
<p>444 <span>words</span></p>
</li>
</ul>
</div>
</div>
<div class="rounded-box mb-xxl-11 mb-8">
<img src=https://chipsalliance.org/preview/115/images/blog-share.jpg class=w-100 alt=featured-image>
</div>
<div><p>SystemVerilog is a rich hardware design description and verification language that is seeing increased usage in industry. In the second Deep Dive Cafe Talk by CHIPS Alliance on July 20, Henner Zeller, who is an software developer with Google, provided an excellent in depth technical talk on building out an open source tooling ecosystem around SystemVerilog to provide a common framework that can be used by both functional simulation applications as well as logic synthesis. In case you missed the live presentation, you can watch it <a href=https://youtu.be/xLxNHBzmGiI>here</a>.</p>
<div style=position:relative;padding-bottom:56.25%;height:0;overflow:hidden>
<iframe src=https://www.youtube.com/embed/xLxNHBzmGiI style=position:absolute;top:0;left:0;width:100%;height:100%;border:0 allowfullscreen title="YouTube Video"></iframe>
</div>
<p>Henner started the talk by providing background and motivation for the work on expanding the tooling available for SystemVerilog. It was noted that SystemVerilog is being used by a large cohort in industry, but there is little awareness that open source tools supporting SystemVerilog exist. Of note is that SystemVerilog is analogous to C++ as is Verilog to C in terms of language robustness and complexity. As such, developing a framework and metric-based scorecard to measure the quality of applications supporting this is of importance. A key aspect of adoption of SystemVerilog and associated open source tooling is that it works out of the box. Subsequently, the so-called sv-tests framework was created by Antmicro and Google – and subsequently transferred to CHIPS Alliance – as a unit test system for SystemVerilog tools to assess the quality of the parsing and handling of different attributes of the language. To incentivize participation, a <a href=https://chipsalliance.github.io/sv-tests-results/>leader board</a> has been created to show quality of results.</p>
<p>The talk also provided an overview of the different parsers Surelog, sv-parser, and Verible, along with discussion of their positive attributes and limitations. This was followed by presentation of UHDM (Unified Hardware Data Model) – a data model allowing transferring parsed and elaborated SystemVerilog between frontend and simulation or synthesis software.</p>
<p>An example integration of the UHDM based flow developed collaboratively by CHIPS members Google and Antmicro was presented next. The development aims to integrate the UHDM handling capability with Verilator simulator and Yosys synthesis tools. The work is done publicly in CHIPS Alliance’s GitHub repositories. The <a href=https://github.com/chipsalliance/UHDM-integration-tests>UHDM integration tests repository</a> collects all the pieces of the system and allows running the integration tests.</p>
<p>The development and measurement of different applications to parse SystemVerilog and robustly represent in a common data representation will do much to ensure the development of a solid framework for construction of different design automation tools.</p>
<p>The next CHIPS Alliance Deep Dive Cafe is on Tuesday, Aug. 10 at 4 p.m. PT. Experts from Intel and Blue Cheetah will present on PHYS, protocols, EDA, and heterogeneous integration as well as latest developments on die-to-die interfacing. You can register for the event <a href=https://linuxfoundation.org/webinars/chips-alliance-deep-dive-cafe-talks-aib-deep-dive-opportunities/>here</a>.</p>
</div>
</article>
</div>
</div>
</div>
</section>
<section class="blog-related position-relative">
<div class=container>
<div class=row>
<div class=col-md-12>
<div class=blog-section>
<h2 class=blog-section-title>Recent News</h2>
</div>
</div>
</div>
<div class=row>
<div class="col-lg-4 col-md-6">
<article class=blog-post>
<div class=blog-post-thumb>
<a href=/preview/115/news/analyze-verilator-processes/>
<img src=https://chipsalliance.org/preview/115/news/analyze-verilator-processes/Verilator-helper-tools--blog-sm.png alt=blog-thumb loading=lazy>
</a>
</div>
<div class=blog-post-content>
<div class=blog-post-tag>
<a href=https://chipsalliance.org/preview/115/categories/blog>Blog</a>
</div>
<div class=blog-post-date>
March 18, 2024
</div>
<div class=blog-post-title>
<a href=/preview/115/news/analyze-verilator-processes/>Analyze Verilator processes and ASTs with the astsee suite</a>
</div>
</div>
</article>
</div>
<div class="col-lg-4 col-md-6">
<article class=blog-post>
<div class=blog-post-thumb>
<a href=/preview/115/news/versatile-rowhammer-testing-platform/>
<img src=https://chipsalliance.org/preview/115/news/versatile-rowhammer-testing-platform/Versatile-module-based-DDR5-memory-testing-platform--chips-blog-thumbnail.png alt=blog-thumb loading=lazy>
</a>
</div>
<div class=blog-post-content>
<div class=blog-post-tag>
<a href=https://chipsalliance.org/preview/115/categories/blog>Blog</a>
</div>
<div class=blog-post-date>
March 11, 2024
</div>
<div class=blog-post-title>
<a href=/preview/115/news/versatile-rowhammer-testing-platform/>Versatile SO-DIMM (LP)DDR5 Rowhammer testing platform</a>
</div>
</div>
</article>
</div>
<div class="col-lg-4 col-md-6">
<article class=blog-post>
<div class=blog-post-thumb>
<a href=/preview/115/news/initial-open-source-support-for-uvm-testbenches-in-verilator/>
<img src=https://chipsalliance.org/preview/115/news/initial-open-source-support-for-uvm-testbenches-in-verilator/UVM-Testbenches-in-Verilator-thumbnail.svg alt=blog-thumb loading=lazy>
</a>
</div>
<div class=blog-post-content>
<div class=blog-post-tag>
<a href=https://chipsalliance.org/preview/115/categories/blog>Blog</a>
</div>
<div class=blog-post-date>
November 8, 2023
</div>
<div class=blog-post-title>
<a href=/preview/115/news/initial-open-source-support-for-uvm-testbenches-in-verilator/>Initial Open Source Support for UVM Testbenches in Verilator</a>
</div>
</div>
</article>
</div>
</div>
</div>
</section>
<footer class="footer pt-xxl-19 pt-8 pb-sm-7 pb-5" id=footer>
<div class=container-fluid>
<div class=footer-wrapper>
<div class=row>
<div class="col-12 col-lg-4 me-auto order-2 order-lg-1">
<div class="footer-logo mt-7 mt-md-0 mb-5">
<a href=/preview/115/>
<img src=/preview/115/images/chips-logo-white.svg alt=logo>
</a>
</div>
<div class=social-icon>
<ul class=list-unstyled>
<li>
<a href=https://twitter.com/chipsalliance> <i class=ph-twitter-logo></i> </a>
</li>
<li>
<a href=https://github.com/chipsalliance> <i class=ph-github-logo></i> </a>
</li>
<li>
<a href=https://www.linkedin.com/company/chipsalliance/> <i class=ph-linkedin-logo></i> </a>
</li>
</ul>
</div>
<div class="footer-logo mt-7 mt-md-0">
<p>
© Copyright <span>2024</span> CHIPS Alliance
The Linux Foundation® . All rights reserved. The Linux Foundation has registered trademarks and uses trademarks. For a list of trademarks of The Linux Foundation, please see our <a href=https://www.linuxfoundation.org/trademark-usage>Trademark Usage</a> page. Linux is a registered trademark of Linus Torvalds. <a href=http://www.linuxfoundation.org/privacy>Privacy Policy</a> and <a href=http://www.linuxfoundation.org/terms>Terms of Use</a>.
</p>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>About</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/115/about/who-we-are/>Who We Are</a>
</li>
<li>
<a href=/preview/115/about/members/>Members</a>
</li>
<li>
<a href=/preview/115/about/governance/>Governance</a>
</li>
<li>
<a href=/preview/115/about/faq/>FAQ</a>
</li>
<li>
<a href=/preview/115/about/contact/>Contact</a>
</li>
</ul>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>Community</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/115/projects/>Projects</a>
</li>
<li>
<a href=/preview/115/getting-started/>Getting Started</a>
</li>
<li>
<a href=/preview/115/events/>Events</a>
</li>
<li>
<a href=/preview/115/workgroups/>Workgroups</a>
</li>
</ul>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>News</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/115/categories/announcements/>Announcements</a>
</li>
<li>
<a href=/preview/115/categories/blog/>Blog</a>
</li>
<li>
<a href=/preview/115/categories/reports/>Reports</a>
</li>
</ul>
</div>
</div>
</div>
</div>
</div>
</footer>
<script src=/preview/115/vendor/jQuery/jquery.min.js></script>
<script src=/preview/115/vendor/bootstrap/bootstrap.bundle.min.js></script>
<script src=/preview/115/vendor/counter-up/countup.js></script>
<script src=/preview/115/vendor/magnific-popup/magnific-popup.min.js></script>
<script src=/preview/115/js/script.js></script>
</body>
</html>