* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Oct 7 2018 03:22:31

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  839
    LUTs:                 1489
    RAMs:                 0
    IOBs:                 80
    GBs:                  8
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 1562/3520
        Combinational Logic Cells: 723      out of   3520      20.5398%
        Sequential Logic Cells:    839      out of   3520      23.8352%
        Logic Tiles:               274      out of   440       62.2727%
    Registers: 
        Logic Registers:           839      out of   3520      23.8352%
        IO Registers:              0        out of   880       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                26       out of   107       24.2991%
        Output Pins:               38       out of   107       35.514%
        InOut Pins:                16       out of   107       14.9533%
    Global Buffers:                8        out of   8         100%
    PLLs:                          1        out of   2         50%

IO Bank Utilization:
--------------------
    Bank 3: 15       out of   28        53.5714%
    Bank 1: 29       out of   29        100%
    Bank 0: 25       out of   27        92.5926%
    Bank 2: 11       out of   23        47.8261%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name     
    ----------  ---------  -----------  -------  -------  -----------                                -----------     
    3           Input      SB_LVCMOS    No       3        Simple Input                               button_mode     
    16          Input      SB_LVCMOS    No       3        Simple Input                               trig_ext        
    21          Input      SB_LVCMOS    No       3        Simple Input                               clk             
    22          Input      SB_LVCMOS    No       3        Simple Input                               trig_rpi        
    23          Input      SB_LVCMOS    No       3        Simple Input                               spi_select      
    24          Input      SB_LVCMOS    No       3        Simple Input                               top_tour1       
    25          Input      SB_LVCMOS    No       3        Simple Input                               top_tour2       
    28          Input      SB_LVCMOS    No       3        Simple Input                               spi_sclk_rpi    
    31          Input      SB_LVCMOS    No       3        Simple Input                               spi_mosi_rpi    
    47          Input      SB_LVCMOS    No       2        Simple Input                               reset_rpi       
    61          Input      SB_LVCMOS    No       2        Simple Input                               trig_ft         
    63          Input      SB_LVCMOS    No       2        Simple Input                               spi_mosi_ft     
    64          Input      SB_LVCMOS    No       2        Simple Input                               spi_sclk_ft     
    73          Input      SB_LVCMOS    No       1        Simple Input                               spi_cs_ft       
    74          Input      SB_LVCMOS    No       1        Simple Input                               spi_cs_rpi      
    75          Input      SB_LVCMOS    No       1        Simple Input                               cs_rpi2flash    
    134         Input      SB_LVCMOS    No       0        Simple Input                               ADC0            
    135         Input      SB_LVCMOS    No       0        Simple Input                               ADC1            
    136         Input      SB_LVCMOS    No       0        Simple Input                               ADC2            
    137         Input      SB_LVCMOS    No       0        Simple Input                               ADC3            
    138         Input      SB_LVCMOS    No       0        Simple Input                               ADC4            
    139         Input      SB_LVCMOS    No       0        Simple Input                               ADC5            
    141         Input      SB_LVCMOS    No       0        Simple Input                               ADC6            
    142         Input      SB_LVCMOS    No       0        Simple Input                               ADC7            
    143         Input      SB_LVCMOS    No       0        Simple Input                               ADC8            
    144         Input      SB_LVCMOS    No       0        Simple Input                               ADC9            

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name     
    ----------  ---------  -----------  -------  -------  -----------                                -----------     
    2           Output     SB_LVCMOS    No       3        Simple Output                              LED_ACQ         
    7           Output     SB_LVCMOS    No       3        Simple Output                              LED_MODE        
    9           Output     SB_LVCMOS    No       3        Simple Output                              LED3            
    11          Output     SB_LVCMOS    No       3        Simple Output                              pon             
    12          Output     SB_LVCMOS    No       3        Simple Output                              poff            
    29          Output     SB_LVCMOS    No       3        Output Tristatable by Enable               spi_miso_rpi    
    37          Output     SB_LVCMOS    No       2        Simple Output                              DAC_sclk        
    38          Output     SB_LVCMOS    No       2        Simple Output                              DAC_cs          
    39          Output     SB_LVCMOS    No       2        Simple Output                              DAC_mosi        
    62          Output     SB_LVCMOS    No       2        Simple Output                              spi_miso_ft     
    67          Output     SB_LVCMOS    No       2        Simple Output                              spi_mosi_flash  
    70          Output     SB_LVCMOS    No       2        Simple Output                              spi_sclk_flash  
    71          Output     SB_LVCMOS    No       2        Simple Output                              spi_cs_flash    
    78          Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[18]     
    79          Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[14]     
    80          Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[13]     
    81          Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[12]     
    82          Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[11]     
    83          Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[10]     
    94          Output     SB_LVCMOS    No       1        Simple Output                              RAM_nLB         
    95          Output     SB_LVCMOS    No       1        Simple Output                              RAM_nUB         
    96          Output     SB_LVCMOS    No       1        Simple Output                              RAM_nOE         
    97          Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[15]     
    98          Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[16]     
    99          Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[17]     
    101         Output     SB_LVCMOS    No       1        Simple Output                              RAM_nWE         
    102         Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[5]      
    104         Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[6]      
    105         Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[7]      
    106         Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[8]      
    107         Output     SB_LVCMOS    No       1        Simple Output                              RAM_ADD[9]      
    119         Output     SB_LVCMOS    No       0        Simple Output                              RAM_nCE         
    120         Output     SB_LVCMOS    No       0        Simple Output                              RAM_ADD[4]      
    121         Output     SB_LVCMOS    No       0        Simple Output                              RAM_ADD[3]      
    122         Output     SB_LVCMOS    No       0        Simple Output                              RAM_ADD[2]      
    124         Output     SB_LVCMOS    No       0        Simple Output                              RAM_ADD[1]      
    125         Output     SB_LVCMOS    No       0        Simple Output                              RAM_ADD[0]      
    130         Output     SB_LVCMOS    No       0        Simple Output                              ADC_clk         

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name     
    ----------  ---------  -----------  -------  -------  -----------                                -----------     
    76          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  RAM_DATA[10]    
    84          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  RAM_DATA[8]     
    85          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  RAM_DATA[9]     
    87          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  RAM_DATA[11]    
    88          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  RAM_DATA[12]    
    90          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  RAM_DATA[13]    
    91          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  RAM_DATA[14]    
    93          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  RAM_DATA[15]    
    110         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  RAM_DATA[7]     
    112         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  RAM_DATA[6]     
    113         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  RAM_DATA[5]     
    114         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  RAM_DATA[4]     
    115         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  RAM_DATA[3]     
    116         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  RAM_DATA[2]     
    117         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  RAM_DATA[1]     
    118         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  RAM_DATA[0]     

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name            
    -------------  -------  ---------  ------  -----------            
    4              0                   758     LED3_c_i_g             
    3              3                   19      N_1487_g               
    0              2                   142     pll_clk64_0_g          
    5              2                   18      spi_sclk_g             
    1              0                   19      N_28_g                 
    7              1                   24      op_eq_scounterdac10_g  
    2              1                   668     pll_clk128_g           
    6              3                   25      N_3154_g               
