
---------- Begin Simulation Statistics ----------
final_tick                               99128685432001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7278152                       # Simulator instruction rate (inst/s)
host_mem_usage                                1504200                       # Number of bytes of host memory used
host_op_rate                                  7446726                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   692.42                       # Real time elapsed on the host
host_tick_rate                               95754191                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5039507989                       # Number of instructions simulated
sim_ops                                    5156232315                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066302                       # Number of seconds simulated
sim_ticks                                 66301736501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       180224                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           44                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           44                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            8                      
system.ruby.DMA_Controller.I.allocI_store |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2816                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        1864    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         1864                      
system.ruby.DMA_Controller.M.allocTBE    |        1859    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1859                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2816                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       27580    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        27580                      
system.ruby.DMA_Controller.S.SloadSEvent |          36    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           36                      
system.ruby.DMA_Controller.S.allocTBE    |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            8                      
system.ruby.DMA_Controller.S.deallocTBE  |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            1                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            8                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total            7                      
system.ruby.DMA_Controller.SloadSEvent   |          36    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           36                      
system.ruby.DMA_Controller.Stallmandatory_in |       27587    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        27587                      
system.ruby.DMA_Controller.allocI_load   |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            8                      
system.ruby.DMA_Controller.allocI_store  |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2816                      
system.ruby.DMA_Controller.allocTBE      |        1867    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1867                      
system.ruby.DMA_Controller.deallocTBE    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            1                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        1864    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         1864                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            8                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2816                      
system.ruby.Directory_Controller.I.allocTBE |       21416     27.15%     27.15% |       19957     25.30%     52.44% |       18752     23.77%     76.21% |       18764     23.79%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total        78889                      
system.ruby.Directory_Controller.I.deallocTBE |       20543     27.23%     27.23% |       19096     25.32%     52.55% |       17868     23.69%     76.24% |       17923     23.76%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total        75430                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |         655     23.27%     23.27% |         732     26.00%     49.27% |         634     22.52%     71.79% |         794     28.21%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total         2815                      
system.ruby.Directory_Controller.M.allocTBE |        6404     27.57%     27.57% |        5608     24.14%     51.72% |        5726     24.65%     76.37% |        5489     23.63%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total        23227                      
system.ruby.Directory_Controller.M.deallocTBE |        6767     27.40%     27.40% |        5978     24.21%     51.61% |        6102     24.71%     76.32% |        5847     23.68%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total        24694                      
system.ruby.Directory_Controller.M_GetM.Progress |         468     48.35%     48.35% |          98     10.12%     58.47% |         337     34.81%     93.29% |          65      6.71%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total          968                      
system.ruby.Directory_Controller.M_GetS.Progress |         387     32.06%     32.06% |         304     25.19%     57.25% |         287     23.78%     81.03% |         229     18.97%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         1207                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |          24     92.31%     92.31% |           0      0.00%     92.31% |           2      7.69%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           26                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          24     20.34%     20.34% |          44     37.29%     57.63% |          31     26.27%     83.90% |          19     16.10%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          118                      
system.ruby.Directory_Controller.Progress |         900     34.09%     34.09% |         548     20.76%     54.85% |         768     29.09%     83.94% |         424     16.06%    100.00%
system.ruby.Directory_Controller.Progress::total         2640                      
system.ruby.Directory_Controller.S.allocTBE |       37091     25.16%     25.16% |       37607     25.51%     50.68% |       36955     25.07%     75.75% |       35745     24.25%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total       147398                      
system.ruby.Directory_Controller.S.deallocTBE |       37601     25.17%     25.17% |       38098     25.50%     50.67% |       37463     25.08%     75.75% |       36228     24.25%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total       149390                      
system.ruby.Directory_Controller.S_GetM.Progress |          45      9.68%      9.68% |         146     31.40%     41.08% |         144     30.97%     72.04% |         130     27.96%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total          465                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |           0      0.00%      0.00% |           6     75.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total            8                      
system.ruby.Directory_Controller.S_GetM.allocTBE |         300     28.22%     28.22% |         281     26.43%     54.66% |         265     24.93%     79.59% |         217     20.41%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total         1063                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |         300     28.22%     28.22% |         281     26.43%     54.66% |         265     24.93%     79.59% |         217     20.41%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total         1063                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total            5                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |          21     21.65%     21.65% |          34     35.05%     56.70% |          14     14.43%     71.13% |          28     28.87%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total           97                      
system.ruby.Directory_Controller.Stallreqto_in |         700     22.81%     22.81% |         845     27.53%     50.34% |         681     22.19%     72.53% |         843     27.47%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         3069                      
system.ruby.Directory_Controller.allocTBE |       65211     26.02%     26.02% |       63453     25.32%     51.35% |       61698     24.62%     75.97% |       60215     24.03%    100.00%
system.ruby.Directory_Controller.allocTBE::total       250577                      
system.ruby.Directory_Controller.deallocTBE |       65211     26.02%     26.02% |       63453     25.32%     51.35% |       61698     24.62%     75.97% |       60215     24.03%    100.00%
system.ruby.Directory_Controller.deallocTBE::total       250577                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    207881143                      
system.ruby.IFETCH.hit_latency_hist_seqr |   207881143    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    207881143                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    207930611                      
system.ruby.IFETCH.latency_hist_seqr     |   207930611    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    207930611                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        49468                      
system.ruby.IFETCH.miss_latency_hist_seqr |       49468    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        49468                      
system.ruby.L1Cache_Controller.I.allocI_load |       26027     24.46%     24.46% |       29489     27.71%     52.18% |       28358     26.65%     78.83% |       22529     21.17%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total       106403                      
system.ruby.L1Cache_Controller.I.allocI_store |        4334     26.01%     26.01% |        4427     26.57%     52.58% |        3490     20.95%     73.53% |        4411     26.47%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total        16662                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |       29341     24.65%     24.65% |       32908     27.64%     52.29% |       30847     25.91%     78.21% |       25944     21.79%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total       119040                      
system.ruby.L1Cache_Controller.I_store.Progress |          24     33.80%     33.80% |          25     35.21%     69.01% |          11     15.49%     84.51% |          11     15.49%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total           71                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           3     27.27%     27.27% |           2     18.18%     45.45% |           0      0.00%     45.45% |           6     54.55%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           11                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     2385261     25.02%     25.02% |     2395137     25.13%     50.15% |     2384821     25.02%     75.17% |     2366449     24.83%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total      9531668                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     2105089     24.91%     24.91% |     2151082     25.46%     50.37% |     2107732     24.94%     75.31% |     2085899     24.69%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total      8449802                      
system.ruby.L1Cache_Controller.M.allocTBE |        5810     27.19%     27.19% |        5533     25.89%     53.08% |        4839     22.65%     75.73% |        5186     24.27%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total        21368                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |        5947     27.18%     27.18% |        5685     25.99%     53.17% |        4957     22.66%     75.83% |        5289     24.17%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total        21878                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |          17     15.60%     15.60% |          41     37.61%     53.21% |          24     22.02%     75.23% |          27     24.77%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          109                      
system.ruby.L1Cache_Controller.MloadMEvent |     2385261     25.02%     25.02% |     2395137     25.13%     50.15% |     2384821     25.02%     75.17% |     2366449     24.83%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total      9531668                      
system.ruby.L1Cache_Controller.MstoreMEvent |     2105089     24.91%     24.91% |     2151082     25.46%     50.37% |     2107732     24.94%     75.31% |     2085899     24.69%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total      8449802                      
system.ruby.L1Cache_Controller.Progress  |        2473     36.66%     36.66% |        1530     22.68%     59.35% |        1652     24.49%     83.84% |        1090     16.16%    100.00%
system.ruby.L1Cache_Controller.Progress::total         6745                      
system.ruby.L1Cache_Controller.S.SloadSEvent |    59182017     24.96%     24.96% |    59360690     25.04%     50.00% |    59445484     25.07%     75.07% |    59117542     24.93%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    237105733                      
system.ruby.L1Cache_Controller.S.allocTBE |       25672     24.66%     24.66% |       28880     27.74%     52.41% |       27723     26.63%     79.04% |       21819     20.96%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total       104094                      
system.ruby.L1Cache_Controller.S.deallocTBE |         528     43.78%     43.78% |         247     20.48%     64.26% |         248     20.56%     84.83% |         183     15.17%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         1206                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |       26026     24.46%     24.46% |       29489     27.71%     52.17% |       28358     26.65%     78.83% |       22529     21.17%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total       106402                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |          37     17.45%     17.45% |          53     25.00%     42.45% |          44     20.75%     63.21% |          78     36.79%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          212                      
system.ruby.L1Cache_Controller.S_store.Progress |        2449     36.69%     36.69% |        1505     22.55%     59.24% |        1641     24.59%     83.83% |        1079     16.17%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total         6674                      
system.ruby.L1Cache_Controller.SloadSEvent |    59182017     24.96%     24.96% |    59360690     25.04%     50.00% |    59445484     25.07%     75.07% |    59117542     24.93%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    237105733                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           3     27.27%     27.27% |           2     18.18%     45.45% |           0      0.00%     45.45% |           6     54.55%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           11                      
system.ruby.L1Cache_Controller.Stallmandatory_in |          54     16.82%     16.82% |          94     29.28%     46.11% |          68     21.18%     67.29% |         105     32.71%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total          321                      
system.ruby.L1Cache_Controller.allocI_load |       26027     24.46%     24.46% |       29489     27.71%     52.18% |       28358     26.65%     78.83% |       22529     21.17%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total       106403                      
system.ruby.L1Cache_Controller.allocI_store |        4334     26.01%     26.01% |        4427     26.57%     52.58% |        3490     20.95%     73.53% |        4411     26.47%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total        16662                      
system.ruby.L1Cache_Controller.allocTBE  |       31482     25.09%     25.09% |       34413     27.43%     52.52% |       32562     25.95%     78.48% |       27005     21.52%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total       125462                      
system.ruby.L1Cache_Controller.deallocTBE |         528     43.78%     43.78% |         247     20.48%     64.26% |         248     20.56%     84.83% |         183     15.17%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         1206                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |       29341     24.65%     24.65% |       32908     27.64%     52.29% |       30847     25.91%     78.21% |       25944     21.79%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total       119040                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |       26026     24.46%     24.46% |       29489     27.71%     52.17% |       28358     26.65%     78.83% |       22529     21.17%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total       106402                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |        5947     27.18%     27.18% |        5685     25.99%     53.17% |        4957     22.66%     75.83% |        5289     24.17%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total        21878                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     38756258                      
system.ruby.LD.hit_latency_hist_seqr     |    38756258    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     38756258                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     38813192                      
system.ruby.LD.latency_hist_seqr         |    38813192    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      38813192                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples        56934                      
system.ruby.LD.miss_latency_hist_seqr    |       56934    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total        56934                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples         3684                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |        3684    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total         3684                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples         5553                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |        5553    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total         5553                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         1869                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |        1869    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         1869                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples         5553                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |        5553    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total         5553                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples         5553                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |        5553    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total         5553                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        14519                      
system.ruby.RMW_Read.hit_latency_hist_seqr |       14519    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        14519                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples        16550                      
system.ruby.RMW_Read.latency_hist_seqr   |       16550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        16550                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         2031                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        2031    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         2031                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      8426046                      
system.ruby.ST.hit_latency_hist_seqr     |     8426046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      8426046                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples      8444024                      
system.ruby.ST.latency_hist_seqr         |     8444024    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       8444024                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples        17978                      
system.ruby.ST.miss_latency_hist_seqr    |       17978    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total        17978                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.001443                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.504425                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000542                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4893.372487                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000296                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.996840                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.001606                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3006.449273                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  6314.245378                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000296                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.996207                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.001387                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.892650                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000540                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4950.412283                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000289                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999966                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.001591                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3007.071078                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 12881.041766                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000289                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999329                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.001355                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.213799                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000515                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4623.751321                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000280                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999163                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.001709                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3013.583030                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  6713.348266                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000280                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.998529                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.001320                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.955318                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000516                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4760.074127                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000275                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999959                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.001715                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3012.224005                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 13541.276347                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000275                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999321                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         5073                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  5761.148209                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.002565                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 162721.927208                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.004095                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 14280.020615                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 102680.432955                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   971.596068                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    255087203                      
system.ruby.hit_latency_hist_seqr        |   255087203    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    255087203                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6424.488731                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.485818                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   747.075192                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000459                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000248                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16436.782678                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.279227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.000250                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6701.573344                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.488193                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   806.095886                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000267                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16333.512449                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.054474                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6527.710850                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.488011                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   766.519041                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000253                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16253.736552                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   998.176462                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6654.855959                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.484441                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   717.179647                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000400                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   497.407417                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16394.202477                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   993.450002                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      255215483                      
system.ruby.latency_hist_seqr            |   255215483    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        255215483                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples       128280                      
system.ruby.miss_latency_hist_seqr       |      128280    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       128280                      
system.ruby.network.average_flit_latency    18.628416                      
system.ruby.network.average_flit_network_latency    12.392640                      
system.ruby.network.average_flit_queueing_latency     6.235776                      
system.ruby.network.average_flit_vnet_latency |   15.869412                       |    5.018106                       |    8.156915                      
system.ruby.network.average_flit_vqueue_latency |    6.639731                       |    6.000008                       |    5.516391                      
system.ruby.network.average_hops             1.004987                      
system.ruby.network.average_packet_latency    16.036148                      
system.ruby.network.average_packet_network_latency    11.292444                      
system.ruby.network.average_packet_queueing_latency     4.743705                      
system.ruby.network.average_packet_vnet_latency |   25.331580                       |    5.018106                       |    6.692085                      
system.ruby.network.average_packet_vqueue_latency |    6.521223                       |    6.000008                       |    3.157630                      
system.ruby.network.avg_link_utilization     0.025413                      
system.ruby.network.avg_vc_load          |    0.011131     43.80%     43.80% |    0.001364      5.37%     49.17% |    0.001313      5.17%     54.33% |    0.001291      5.08%     59.41% |    0.002066      8.13%     67.54% |    0.000238      0.94%     68.48% |    0.000231      0.91%     69.38% |    0.000230      0.91%     70.29% |    0.005612     22.08%     92.37% |    0.000678      2.67%     95.04% |    0.000626      2.46%     97.50% |    0.000635      2.50%    100.00%
system.ruby.network.avg_vc_load::total       0.025413                      
system.ruby.network.ext_in_link_utilization      1121416                      
system.ruby.network.ext_out_link_utilization      1121416                      
system.ruby.network.flit_network_latency |    10562379                       |      612771                       |     2722142                      
system.ruby.network.flit_queueing_latency |     4419279                       |      732673                       |     1840941                      
system.ruby.network.flits_injected       |      665584     59.35%     59.35% |      122112     10.89%     70.24% |      333722     29.76%    100.00%
system.ruby.network.flits_injected::total      1121418                      
system.ruby.network.flits_received       |      665581     59.35%     59.35% |      122112     10.89%     70.24% |      333722     29.76%    100.00%
system.ruby.network.flits_received::total      1121415                      
system.ruby.network.int_link_utilization      1127009                      
system.ruby.network.packet_network_latency |     3453581                       |      612771                       |     1669769                      
system.ruby.network.packet_queueing_latency |      889071                       |      732673                       |      787873                      
system.ruby.network.packets_injected     |      136336     26.84%     26.84% |      122112     24.04%     50.88% |      249514     49.12%    100.00%
system.ruby.network.packets_injected::total       507962                      
system.ruby.network.packets_received     |      136335     26.84%     26.84% |      122112     24.04%     50.88% |      249514     49.12%    100.00%
system.ruby.network.packets_received::total       507961                      
system.ruby.network.routers0.buffer_reads       588599                      
system.ruby.network.routers0.buffer_writes       588599                      
system.ruby.network.routers0.crossbar_activity       588599                      
system.ruby.network.routers0.sw_input_arbiter_activity       595020                      
system.ruby.network.routers0.sw_output_arbiter_activity       588599                      
system.ruby.network.routers1.buffer_reads       575791                      
system.ruby.network.routers1.buffer_writes       575791                      
system.ruby.network.routers1.crossbar_activity       575791                      
system.ruby.network.routers1.sw_input_arbiter_activity       576103                      
system.ruby.network.routers1.sw_output_arbiter_activity       575791                      
system.ruby.network.routers2.buffer_reads       557119                      
system.ruby.network.routers2.buffer_writes       557119                      
system.ruby.network.routers2.crossbar_activity       557119                      
system.ruby.network.routers2.sw_input_arbiter_activity       558761                      
system.ruby.network.routers2.sw_output_arbiter_activity       557119                      
system.ruby.network.routers3.buffer_reads       526916                      
system.ruby.network.routers3.buffer_writes       526916                      
system.ruby.network.routers3.crossbar_activity       526916                      
system.ruby.network.routers3.sw_input_arbiter_activity       527159                      
system.ruby.network.routers3.sw_output_arbiter_activity       526916                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    255215484                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000234                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   255215470    100.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    255215484                      
system.switch_cpus0.Branches                  2575958                       # Number of branches fetched
system.switch_cpus0.committedInsts           34228089                       # Number of instructions committed
system.switch_cpus0.committedOps             63331609                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses            9693122                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                 2736                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            2105822                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                  475                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.011427                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           51895037                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                  395                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.988573                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               132603382                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      131088105.039915                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      9106258                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      7220257                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      1253605                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      41276289                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             41276289                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     63753045                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38581441                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             845807                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1515276.960085                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     32131699                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            32131699                       # number of integer instructions
system.switch_cpus0.num_int_register_reads     63063436                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     19757423                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            9690386                       # Number of load instructions
system.switch_cpus0.num_mem_refs             11795738                       # number of memory refs
system.switch_cpus0.num_store_insts           2105352                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        13827      0.02%      0.02% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         22830973     36.05%     36.07% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1721      0.00%     36.07% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             3397      0.01%     36.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        5728609      9.05%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             48      0.00%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     45.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         7264800     11.47%     56.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     56.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     56.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        1192500      1.88%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd      4062700      6.41%     64.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      3996700      6.31%     71.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       409600      0.65%     71.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult      5928600      9.36%     81.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     81.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       102400      0.16%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     81.37% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2044451      3.23%     84.60% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         846555      1.34%     85.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      7645935     12.07%     98.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      1258797      1.99%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          63331613                       # Class of executed instruction
system.switch_cpus1.Branches                  2630149                       # Number of branches fetched
system.switch_cpus1.committedInsts           34343973                       # Number of instructions committed
system.switch_cpus1.committedOps             63671659                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses            9730179                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                 3336                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            2151625                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                  621                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.002058                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           52047434                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                  537                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.997942                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               132603218                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      132330280.524875                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads      9329856                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      7300713                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1295756                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      41278927                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             41278927                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     63753675                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38582537                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             853916                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      272937.475125                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     32446080                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            32446080                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     63732012                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     19994874                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            9727111                       # Number of load instructions
system.switch_cpus1.num_mem_refs             11878227                       # number of memory refs
system.switch_cpus1.num_store_insts           2151116                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        35221      0.06%      0.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         23065170     36.23%     36.28% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1860      0.00%     36.28% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             4392      0.01%     36.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        5729098      9.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            304      0.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             144      0.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     45.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         7265597     11.41%     56.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     56.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             288      0.00%     56.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        1192600      1.87%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            68      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd      4062300      6.38%     64.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      3996400      6.28%     71.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       409600      0.64%     71.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult      5928000      9.31%     81.18% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     81.18% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       102400      0.16%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         2080352      3.27%     84.61% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         891175      1.40%     86.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      7646759     12.01%     98.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      1259941      1.98%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          63671669                       # Class of executed instruction
system.switch_cpus2.Branches                  2682149                       # Number of branches fetched
system.switch_cpus2.committedInsts           34477725                       # Number of instructions committed
system.switch_cpus2.committedOps             63772282                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses            9695520                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                 2758                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            2107338                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                  471                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.005575                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           52158060                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                  396                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.994425                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               132550780                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      131811870.735115                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads      9704605                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      7437186                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1351699                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      41266155                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             41266155                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     63741966                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38570825                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             851443                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      738909.264885                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     32587388                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            32587388                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     63665142                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     20101295                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            9692781                       # Number of load instructions
system.switch_cpus2.num_mem_refs             11799723                       # number of memory refs
system.switch_cpus2.num_store_insts           2106942                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass         4563      0.01%      0.01% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         23283457     36.51%     36.52% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            1911      0.00%     36.52% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv             3865      0.01%     36.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        5725830      8.98%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            192      0.00%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd              44      0.00%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     45.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         7263855     11.39%     56.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     56.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt              88      0.00%     56.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        1192444      1.87%     58.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            12      0.00%     58.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     58.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd      4059900      6.37%     65.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      3996400      6.27%     71.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       409600      0.64%     72.04% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.04% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult      5928000      9.30%     81.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     81.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       102400      0.16%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     81.50% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         2050487      3.22%     84.71% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         847850      1.33%     86.04% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      7642294     11.98%     98.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      1259092      1.97%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          63772284                       # Class of executed instruction
system.switch_cpus3.Branches                  2558948                       # Number of branches fetched
system.switch_cpus3.committedInsts           34180578                       # Number of instructions committed
system.switch_cpus3.committedOps             63179141                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses            9669058                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                 2557                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            2087139                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                  462                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.017150                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           51831796                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                  387                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.982850                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               132213940                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      129946410.664572                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads      9018121                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes      7185718                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      1241853                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      41270516                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             41270516                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     63741563                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     38575492                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             841368                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      2267529.335428                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     31993937                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            31993937                       # number of integer instructions
system.switch_cpus3.num_int_register_reads     62761466                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     19646687                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts            9666502                       # Number of load instructions
system.switch_cpus3.num_mem_refs             11753184                       # number of memory refs
system.switch_cpus3.num_store_insts           2086682                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         3887      0.01%      0.01% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         22733654     35.98%     35.99% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1626      0.00%     35.99% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv             3316      0.01%     36.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        5728841      9.07%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            112      0.00%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              72      0.00%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     45.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         7264099     11.50%     56.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     56.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             144      0.00%     56.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        1192372      1.89%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            38      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd      4062300      6.43%     64.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      3996100      6.33%     71.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       409600      0.65%     71.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult      5927400      9.38%     81.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       102400      0.16%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     81.40% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         2021511      3.20%     84.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         827845      1.31%     85.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      7644991     12.10%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      1258837      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          63179145                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions            8                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 92400375.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 103346298.863868                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     26346501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    245171000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  65731264000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED    369601501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99062584566500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions            9                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 198330125.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 66982471.943687                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value    124636000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    287119000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  65164631500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED    793320501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99062727480000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            7                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 252546333.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 301983245.015486                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     35091500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    597343500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  65342964501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED    757639000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99062584828500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions            5                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean     68234500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 27254016.667273                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     48963000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value     87506000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON     52805501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED    136469000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99128496157500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  66301736501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  66301736501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  66301736501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  66301736501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       218496                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            218496                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         3414                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               3414                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3295479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3295479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3295479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3295479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      3414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState              23790                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                       3414                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                     3414                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0              143                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1              283                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2              260                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3              169                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4              371                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5              319                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              198                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              131                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8              215                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9              233                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             177                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             231                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             216                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             222                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             134                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             112                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      6.37                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                    52920000                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                  17070000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              116932500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    15500.88                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               34250.88                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    1952                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                57.18                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 3414                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   2740                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    147                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     52                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     47                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     48                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     53                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     60                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     72                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    118                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     48                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         1461                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   149.508556                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   101.093896                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   195.590100                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          948     64.89%     64.89% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          287     19.64%     84.53% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           86      5.89%     90.42% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           61      4.18%     94.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           16      1.10%     95.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           10      0.68%     96.37% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            5      0.34%     96.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            6      0.41%     97.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           42      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         1461                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                218496                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 218496                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                  66299893000                       # Total gap between requests
system.mem_ctrls2.avgGap                  19420003.81                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       218496                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3295479.297087558080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         3414                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    116932500                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     34250.88                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   57.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2        33716                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total        33716                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2        33716                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total        33716                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2         3414                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total         3414                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2         3414                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total         3414                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2    291910086                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total    291910086                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2    291910086                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total    291910086                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2        37130                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total        37130                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2        37130                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total        37130                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.091947                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.091947                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.091947                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.091947                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 85503.833040                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 85503.833040                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 85503.833040                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 85503.833040                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2         3414                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total         3414                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2         3414                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total         3414                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2    222269586                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total    222269586                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2    222269586                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total    222269586                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.091947                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.091947                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.091947                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.091947                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 65105.326889                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 65105.326889                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 65105.326889                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 65105.326889                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2        28327                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total        28327                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2         3414                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total         3414                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2    291910086                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total    291910086                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2        31741                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total        31741                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.107558                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.107558                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 85503.833040                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 85503.833040                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2         3414                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total         3414                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2    222269586                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total    222269586                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.107558                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.107558                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 65105.326889                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 65105.326889                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2         5389                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total         5389                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2         5389                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total         5389                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      3167.385354                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99062383869500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  3167.385354                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.012083                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.012083                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024         3414                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4         3247                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.013023                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses        597494                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses        37130                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy             4441080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             2360490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           10995600                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    5233659600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy      1446290070                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     24241759680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy       30939506520                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       466.647001                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE  63009876251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF   2213900000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT   1077960250                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy             5997600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy             3184005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           13380360                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    5233659600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy      1595589600                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     24116165760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy       30967976925                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.076408                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE  62681610750                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF   2213900000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT   1406225751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       217024                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            217024                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         3391                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               3391                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3273278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3273278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3273278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3273278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      3391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState              23752                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                       3391                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                     3391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0              138                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1              295                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2              251                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3              168                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4              366                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5              304                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6              197                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              121                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8              218                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9              222                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             176                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             230                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             221                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             233                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             141                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15             110                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      3.52                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                    51310750                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                  16955000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              114892000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    15131.45                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               33881.45                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    1961                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                57.83                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 3391                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   2750                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    121                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     50                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     47                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     56                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     60                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     72                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    117                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     46                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         1428                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   151.887955                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   102.262472                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   198.765606                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          910     63.73%     63.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          302     21.15%     84.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           70      4.90%     89.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           64      4.48%     94.26% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           17      1.19%     95.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           11      0.77%     96.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            6      0.42%     96.64% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            4      0.28%     96.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           44      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         1428                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                217024                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 217024                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                  66301497000                       # Total gap between requests
system.mem_ctrls3.avgGap                  19552196.11                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       217024                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3273277.766966581810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         3391                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    114892000                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     33881.45                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   57.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3        33085                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total        33085                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3        33085                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total        33085                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3         3391                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total         3391                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3         3391                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total         3391                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3    288696109                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total    288696109                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3    288696109                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total    288696109                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3        36476                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total        36476                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3        36476                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total        36476                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.092965                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.092965                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.092965                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.092965                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 85135.980242                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 85135.980242                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 85135.980242                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 85135.980242                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3         3391                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total         3391                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3         3391                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total         3391                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3    219541109                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total    219541109                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3    219541109                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total    219541109                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.092965                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.092965                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.092965                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.092965                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 64742.291065                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 64742.291065                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 64742.291065                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 64742.291065                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3        27661                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total        27661                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3         3391                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total         3391                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3    288696109                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total    288696109                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3        31052                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total        31052                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.109204                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.109204                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 85135.980242                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 85135.980242                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3         3391                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total         3391                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3    219541109                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total    219541109                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.109204                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.109204                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 64742.291065                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 64742.291065                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3         5424                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total         5424                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3         5424                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total         5424                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      3148.976411                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99062383764500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  3148.976411                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.012012                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.012012                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024         3391                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4         3235                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.012936                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses        587007                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses        36476                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy             4398240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             2337720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           11074140                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    5233659600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy      1442167830                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     24245402880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy       30939040410                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       466.639971                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE  63018925001                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF   2213900000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT   1068911500                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy             5811960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy             3081540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           13137600                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    5233659600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy      1592120580                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     24119127360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy       30966938640                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.060748                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE  62689162500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF   2213900000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT   1398674001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       220544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            220544                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         3446                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               3446                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3326368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3326368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3326368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3326368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      3446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000599500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              23841                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       3446                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     3446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              150                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              295                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              273                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              185                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              364                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              313                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              199                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              121                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              231                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             175                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             235                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             212                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             228                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             133                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             113                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      3.20                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    53446750                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  17230000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              118059250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15509.79                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34259.79                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    1975                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                57.31                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 3446                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   2782                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    147                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     49                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     51                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     58                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     72                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    110                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     51                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         1470                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   149.986395                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   101.838872                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   195.300972                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          935     63.61%     63.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          307     20.88%     84.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           89      6.05%     90.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           58      3.95%     94.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           17      1.16%     95.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           11      0.75%     96.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            5      0.34%     96.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            4      0.27%     97.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           44      2.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         1470                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                220544                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 220544                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                  66301217000                       # Total gap between requests
system.mem_ctrls0.avgGap                  19240051.36                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       220544                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3326368.382473264821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         3446                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    118059250                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     34259.79                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   57.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0        35818                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total        35818                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0        35818                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total        35818                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0         3446                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total         3446                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0         3446                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total         3446                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0    294676054                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total    294676054                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0    294676054                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total    294676054                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0        39264                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total        39264                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0        39264                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total        39264                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.087765                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.087765                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.087765                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.087765                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 85512.493906                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 85512.493906                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 85512.493906                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 85512.493906                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0         3446                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total         3446                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0         3446                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total         3446                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0    224387304                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total    224387304                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0    224387304                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total    224387304                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.087765                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.087765                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.087765                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.087765                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 65115.294254                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 65115.294254                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 65115.294254                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 65115.294254                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0        29882                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total        29882                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0         3446                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total         3446                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0    294676054                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total    294676054                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0        33328                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total        33328                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.103397                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.103397                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 85512.493906                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 85512.493906                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0         3446                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total         3446                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0    224387304                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total    224387304                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.103397                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.103397                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 65115.294254                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 65115.294254                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0         5936                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total         5936                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0         5936                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total         5936                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      3197.931000                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99062384177500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  3197.931000                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.012199                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.012199                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024         3446                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4         3287                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.013145                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses        631670                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses        39264                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy             4376820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             2322540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           11038440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    5233659600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      1443612210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     24243987360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       30938996970                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       466.639316                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  63015675000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   2213900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   1072161501                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             6126120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             3256110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           13566000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    5233659600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      1598203620                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     24113846400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       30968657850                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.086678                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  62675746501                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   2213900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   1412090000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       217664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            217664                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         3401                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               3401                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3282931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3282931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3282931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3282931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      3401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              23770                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       3401                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     3401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              145                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              280                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              171                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              318                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              195                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              129                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              210                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             225                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             213                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             113                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      5.83                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    50978249                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  17005000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              114746999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14989.19                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33739.19                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    2005                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                58.95                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 3401                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   2753                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    137                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     49                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     55                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     54                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     74                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    115                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         1395                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   155.985663                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   105.086301                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   199.735233                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          861     61.72%     61.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          296     21.22%     82.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           96      6.88%     89.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           60      4.30%     94.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           18      1.29%     95.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           11      0.79%     96.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            5      0.36%     96.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            5      0.36%     96.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           43      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1395                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                217664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 217664                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                  66300786000                       # Total gap between requests
system.mem_ctrls1.avgGap                  19494497.50                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       217664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3282930.606149614789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         3401                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    114746999                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     33739.19                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   58.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1        34918                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total        34918                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1        34918                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total        34918                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1         3401                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total         3401                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1         3401                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total         3401                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1    289050599                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total    289050599                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1    289050599                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total    289050599                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1        38319                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total        38319                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1        38319                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total        38319                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.088755                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.088755                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.088755                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.088755                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 84989.885034                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 84989.885034                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 84989.885034                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 84989.885034                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1         3401                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total         3401                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1         3401                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total         3401                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1    219701599                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total    219701599                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1    219701599                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total    219701599                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.088755                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.088755                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.088755                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.088755                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 64599.117612                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 64599.117612                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 64599.117612                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 64599.117612                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1        29408                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total        29408                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1         3401                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total         3401                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1    289050599                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total    289050599                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1        32809                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total        32809                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.103661                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.103661                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 84989.885034                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 84989.885034                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1         3401                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total         3401                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1    219701599                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total    219701599                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.103661                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.103661                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 64599.117612                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 64599.117612                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1         5510                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total         5510                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1         5510                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total         5510                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      3163.140870                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99062383763500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  3163.140870                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.012066                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.012066                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024         3401                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4         3245                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.012974                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses        616505                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses        38319                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy             4055520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             2151765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           10831380                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    5233659600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      1439704860                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     24247345920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       30937749045                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       466.620494                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  63024482750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   2213900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   1063353751                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             5911920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             3142260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           13451760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    5233659600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      1603158630                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     24109832640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       30969156810                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.094204                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  62664800251                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   2213900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   1423036250                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  308                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 308                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 587                       # Transaction distribution
system.iobus.trans_dist::WriteResp                587                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          168                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          956                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1790                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          333                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          339                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          396                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          805                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          300                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          316                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2230                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               190000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 99128685432001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy              207925                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy              202429                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              428500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy              421417                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy              810000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              224000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              135495                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              127000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy              192928                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
