<profile>

<section name = "Vitis HLS Report for 'infer_Outline_VITIS_LOOP_63_1'" level="0">
<item name = "Date">Thu May 22 16:58:34 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">lstm_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.297 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13454701, 13454701, 0.135 sec, 0.135 sec, 13454701, 13454701, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120">infer_Pipeline_VITIS_LOOP_90_2, 30, 30, 0.300 us, 0.300 us, 29, 29, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_10_fu_128">infer_Pipeline_10, 130, 130, 1.300 us, 1.300 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_14_fu_134">infer_Pipeline_14, 130, 130, 1.300 us, 1.300 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_18_fu_140">infer_Pipeline_18, 130, 130, 1.300 us, 1.300 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_22_fu_145">infer_Pipeline_22, 130, 130, 1.300 us, 1.300 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151">infer_Pipeline_VITIS_LOOP_91_3, 130, 130, 1.300 us, 1.300 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158">infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5, 119817, 119817, 1.198 ms, 1.198 ms, 119814, 119814, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167">infer_Pipeline_VITIS_LOOP_34_1, 136, 136, 1.360 us, 1.360 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175">infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7, 119817, 119817, 1.198 ms, 1.198 ms, 119814, 119814, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184">infer_Pipeline_VITIS_LOOP_20_1, 162, 162, 1.620 us, 1.620 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190">infer_Pipeline_VITIS_LOOP_34_11, 136, 136, 1.360 us, 1.360 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198">infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, 119817, 119817, 1.198 ms, 1.198 ms, 119814, 119814, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206">infer_Pipeline_VITIS_LOOP_20_12, 162, 162, 1.620 us, 1.620 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212">infer_Pipeline_VITIS_LOOP_34_13, 136, 136, 1.360 us, 1.360 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219">infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11, 119817, 119817, 1.198 ms, 1.198 ms, 119814, 119814, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228">infer_Pipeline_VITIS_LOOP_41_1, 135, 135, 1.350 us, 1.350 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238">infer_Pipeline_VITIS_LOOP_27_1, 205, 205, 2.050 us, 2.050 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249">infer_Pipeline_VITIS_LOOP_34_14, 136, 136, 1.360 us, 1.360 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257">infer_Pipeline_VITIS_LOOP_20_15, 162, 162, 1.620 us, 1.620 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263">infer_Pipeline_VITIS_LOOP_41_16, 135, 135, 1.350 us, 1.350 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270">infer_Pipeline_VITIS_LOOP_34_17, 136, 136, 1.360 us, 1.360 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_29_fu_277">infer_Pipeline_29, 130, 130, 1.300 us, 1.300 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285">infer_Pipeline_VITIS_LOOP_27_18, 205, 205, 2.050 us, 2.050 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298">infer_Pipeline_VITIS_LOOP_41_19, 135, 135, 1.350 us, 1.350 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_63_1">13454700, 13454700, 480525, -, -, 28, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 51, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">265, 59, 15615, 12602, -</column>
<column name="Memory">3, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 1538, -</column>
<column name="Register">-, -, 62, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">95, 26, 14, 26, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U122">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U125">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fexp_32ns_32ns_32_10_full_dsp_1_U124">fexp_32ns_32ns_32_10_full_dsp_1, 0, 7, 317, 918, 0</column>
<column name="grp_generic_tanh_float_s_fu_398">generic_tanh_float_s, 5, 45, 10647, 7444, 0</column>
<column name="grp_infer_Pipeline_10_fu_128">infer_Pipeline_10, 0, 0, 10, 56, 0</column>
<column name="grp_infer_Pipeline_14_fu_134">infer_Pipeline_14, 0, 0, 10, 56, 0</column>
<column name="grp_infer_Pipeline_18_fu_140">infer_Pipeline_18, 0, 0, 10, 56, 0</column>
<column name="grp_infer_Pipeline_22_fu_145">infer_Pipeline_22, 0, 0, 10, 56, 0</column>
<column name="grp_infer_Pipeline_29_fu_277">infer_Pipeline_29, 0, 0, 19, 67, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175">infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7, 64, 0, 285, 349, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198">infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, 64, 0, 285, 349, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219">infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11, 64, 0, 285, 349, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184">infer_Pipeline_VITIS_LOOP_20_1, 0, 0, 274, 101, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206">infer_Pipeline_VITIS_LOOP_20_12, 0, 0, 274, 101, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257">infer_Pipeline_VITIS_LOOP_20_15, 0, 0, 274, 101, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238">infer_Pipeline_VITIS_LOOP_27_1, 0, 0, 264, 99, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285">infer_Pipeline_VITIS_LOOP_27_18, 0, 0, 265, 99, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167">infer_Pipeline_VITIS_LOOP_34_1, 1, 0, 190, 99, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190">infer_Pipeline_VITIS_LOOP_34_11, 1, 0, 190, 99, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212">infer_Pipeline_VITIS_LOOP_34_13, 1, 0, 190, 99, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249">infer_Pipeline_VITIS_LOOP_34_14, 1, 0, 190, 99, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270">infer_Pipeline_VITIS_LOOP_34_17, 0, 0, 190, 99, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228">infer_Pipeline_VITIS_LOOP_41_1, 0, 3, 332, 420, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263">infer_Pipeline_VITIS_LOOP_41_16, 0, 0, 188, 99, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298">infer_Pipeline_VITIS_LOOP_41_19, 0, 0, 189, 99, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120">infer_Pipeline_VITIS_LOOP_90_2, 0, 0, 13, 77, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151">infer_Pipeline_VITIS_LOOP_91_3, 0, 0, 19, 82, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158">infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5, 64, 0, 285, 349, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="vec_i_U">infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W, 1, 0, 0, 0, 156, 32, 1, 4992</column>
<column name="vec_tmp_U">infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W, 2, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln63_fu_321_p2">+, 0, 0, 13, 5, 1</column>
<column name="empty_fu_347_p2">-, 0, 0, 13, 10, 10</column>
<column name="icmp_ln63_fu_315_p2">icmp, 0, 0, 13, 5, 4</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_t_address0">14, 3, 7, 21</column>
<column name="C_t_ce0">14, 3, 1, 3</column>
<column name="C_t_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">117, 26, 1, 26</column>
<column name="gate_f_address0">31, 6, 7, 42</column>
<column name="gate_f_address1">20, 4, 7, 28</column>
<column name="gate_f_ce0">31, 6, 1, 6</column>
<column name="gate_f_ce1">20, 4, 1, 4</column>
<column name="gate_f_d0">25, 5, 32, 160</column>
<column name="gate_f_we0">25, 5, 1, 5</column>
<column name="gate_i_address0">31, 6, 7, 42</column>
<column name="gate_i_address1">20, 4, 7, 28</column>
<column name="gate_i_ce0">31, 6, 1, 6</column>
<column name="gate_i_ce1">20, 4, 1, 4</column>
<column name="gate_i_d0">25, 5, 32, 160</column>
<column name="gate_i_we0">25, 5, 1, 5</column>
<column name="gate_o_address0">31, 6, 7, 42</column>
<column name="gate_o_address1">20, 4, 7, 28</column>
<column name="gate_o_ce0">31, 6, 1, 6</column>
<column name="gate_o_ce1">20, 4, 1, 4</column>
<column name="gate_o_d0">25, 5, 32, 160</column>
<column name="gate_o_we0">25, 5, 1, 5</column>
<column name="grp_fu_374_ce">37, 7, 1, 7</column>
<column name="grp_fu_374_p0">37, 7, 32, 224</column>
<column name="grp_fu_374_p1">37, 7, 32, 224</column>
<column name="grp_fu_378_ce">42, 8, 1, 8</column>
<column name="grp_fu_378_p0">42, 8, 32, 256</column>
<column name="grp_fu_378_p1">42, 8, 32, 256</column>
<column name="grp_fu_382_ce">20, 4, 1, 4</column>
<column name="grp_fu_382_p0">20, 4, 32, 128</column>
<column name="grp_fu_382_p1">20, 4, 32, 128</column>
<column name="grp_fu_386_ce">20, 4, 1, 4</column>
<column name="grp_fu_386_p0">20, 4, 32, 128</column>
<column name="grp_fu_386_p1">20, 4, 32, 128</column>
<column name="grp_fu_390_ce">20, 4, 1, 4</column>
<column name="grp_fu_390_p0">20, 4, 32, 128</column>
<column name="grp_fu_390_p1">20, 4, 32, 128</column>
<column name="grp_fu_394_ce">14, 3, 1, 3</column>
<column name="grp_fu_394_p0">14, 3, 32, 96</column>
<column name="grp_fu_394_p1">14, 3, 32, 96</column>
<column name="grp_generic_tanh_float_s_fu_398_t_in">14, 3, 32, 96</column>
<column name="h_t_address0">14, 3, 7, 21</column>
<column name="h_t_ce0">14, 3, 1, 3</column>
<column name="h_t_we0">9, 2, 1, 2</column>
<column name="i_fu_108">9, 2, 5, 10</column>
<column name="stat_C_address0">25, 5, 7, 35</column>
<column name="stat_C_ce0">25, 5, 1, 5</column>
<column name="stat_C_ce1">9, 2, 1, 2</column>
<column name="stat_C_d0">14, 3, 32, 96</column>
<column name="stat_C_we0">14, 3, 1, 3</column>
<column name="vec_i_address0">37, 7, 8, 56</column>
<column name="vec_i_ce0">37, 7, 1, 7</column>
<column name="vec_i_d0">14, 3, 32, 96</column>
<column name="vec_i_we0">14, 3, 1, 3</column>
<column name="vec_tmp_address0">48, 9, 7, 63</column>
<column name="vec_tmp_address1">25, 5, 7, 35</column>
<column name="vec_tmp_ce0">48, 9, 1, 9</column>
<column name="vec_tmp_ce1">25, 5, 1, 5</column>
<column name="vec_tmp_d0">37, 7, 32, 224</column>
<column name="vec_tmp_we0">37, 7, 1, 7</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="empty_reg_369">8, 0, 10, 2</column>
<column name="grp_infer_Pipeline_10_fu_128_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_14_fu_134_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_18_fu_140_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_22_fu_145_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_29_fu_277_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_108">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_169_p_din0">out, 32, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_169_p_din1">out, 32, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_169_p_dout0">in, 32, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_169_p_ce">out, 1, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_173_p_din0">out, 32, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_173_p_din1">out, 32, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_173_p_opcode">out, 2, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_173_p_dout0">in, 32, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_173_p_ce">out, 1, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_177_p_din0">out, 32, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_177_p_din1">out, 32, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_177_p_dout0">in, 32, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="grp_fu_177_p_ce">out, 1, ap_ctrl_hs, infer_Outline_VITIS_LOOP_63_1, return value</column>
<column name="gate_o_address0">out, 7, ap_memory, gate_o, array</column>
<column name="gate_o_ce0">out, 1, ap_memory, gate_o, array</column>
<column name="gate_o_we0">out, 1, ap_memory, gate_o, array</column>
<column name="gate_o_d0">out, 32, ap_memory, gate_o, array</column>
<column name="gate_o_q0">in, 32, ap_memory, gate_o, array</column>
<column name="gate_o_address1">out, 7, ap_memory, gate_o, array</column>
<column name="gate_o_ce1">out, 1, ap_memory, gate_o, array</column>
<column name="gate_o_q1">in, 32, ap_memory, gate_o, array</column>
<column name="h_t_address0">out, 7, ap_memory, h_t, array</column>
<column name="h_t_ce0">out, 1, ap_memory, h_t, array</column>
<column name="h_t_we0">out, 1, ap_memory, h_t, array</column>
<column name="h_t_d0">out, 32, ap_memory, h_t, array</column>
<column name="h_t_q0">in, 32, ap_memory, h_t, array</column>
<column name="stat_C_address0">out, 7, ap_memory, stat_C, array</column>
<column name="stat_C_ce0">out, 1, ap_memory, stat_C, array</column>
<column name="stat_C_we0">out, 1, ap_memory, stat_C, array</column>
<column name="stat_C_d0">out, 32, ap_memory, stat_C, array</column>
<column name="stat_C_q0">in, 32, ap_memory, stat_C, array</column>
<column name="stat_C_address1">out, 7, ap_memory, stat_C, array</column>
<column name="stat_C_ce1">out, 1, ap_memory, stat_C, array</column>
<column name="stat_C_q1">in, 32, ap_memory, stat_C, array</column>
<column name="C_t_address0">out, 7, ap_memory, C_t, array</column>
<column name="C_t_ce0">out, 1, ap_memory, C_t, array</column>
<column name="C_t_we0">out, 1, ap_memory, C_t, array</column>
<column name="C_t_d0">out, 32, ap_memory, C_t, array</column>
<column name="C_t_q0">in, 32, ap_memory, C_t, array</column>
<column name="gate_i_address0">out, 7, ap_memory, gate_i, array</column>
<column name="gate_i_ce0">out, 1, ap_memory, gate_i, array</column>
<column name="gate_i_we0">out, 1, ap_memory, gate_i, array</column>
<column name="gate_i_d0">out, 32, ap_memory, gate_i, array</column>
<column name="gate_i_q0">in, 32, ap_memory, gate_i, array</column>
<column name="gate_i_address1">out, 7, ap_memory, gate_i, array</column>
<column name="gate_i_ce1">out, 1, ap_memory, gate_i, array</column>
<column name="gate_i_q1">in, 32, ap_memory, gate_i, array</column>
<column name="gate_f_address0">out, 7, ap_memory, gate_f, array</column>
<column name="gate_f_ce0">out, 1, ap_memory, gate_f, array</column>
<column name="gate_f_we0">out, 1, ap_memory, gate_f, array</column>
<column name="gate_f_d0">out, 32, ap_memory, gate_f, array</column>
<column name="gate_f_q0">in, 32, ap_memory, gate_f, array</column>
<column name="gate_f_address1">out, 7, ap_memory, gate_f, array</column>
<column name="gate_f_ce1">out, 1, ap_memory, gate_f, array</column>
<column name="gate_f_q1">in, 32, ap_memory, gate_f, array</column>
<column name="input_r_address0">out, 10, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
</table>
</item>
</section>
</profile>
