Analysis & Synthesis report for toolflow
Fri Dec 10 18:37:25 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 16. Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 18. Parameter Settings for User Entity Instance: mem:IMem
 19. Parameter Settings for User Entity Instance: mem:DMem
 20. Parameter Settings for User Entity Instance: ripplecarryadd_N:g_PCADDER
 21. Parameter Settings for User Entity Instance: Reg_IFID:g_RegIFID
 22. Parameter Settings for User Entity Instance: Reg_IFID:g_RegIFID|register_64:REG
 23. Parameter Settings for User Entity Instance: ripplecarryadd_N:g_BRANCHADDRADDER
 24. Parameter Settings for User Entity Instance: mux2t1_N:g_MUX2T1PCSrc
 25. Parameter Settings for User Entity Instance: mux2t1_N:muxJump
 26. Parameter Settings for User Entity Instance: mux2t1_5:JrMuxInputReg
 27. Parameter Settings for User Entity Instance: mux4t1_N:g_FwdCMux
 28. Parameter Settings for User Entity Instance: mux4t1_N:g_FwdDMux
 29. Parameter Settings for User Entity Instance: RegisterFile:RegFile
 30. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:Register0
 31. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:1:dffgI
 32. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:2:dffgI
 33. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:3:dffgI
 34. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:4:dffgI
 35. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:5:dffgI
 36. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:6:dffgI
 37. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:7:dffgI
 38. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:8:dffgI
 39. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:9:dffgI
 40. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:10:dffgI
 41. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:11:dffgI
 42. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:12:dffgI
 43. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:13:dffgI
 44. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:14:dffgI
 45. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:15:dffgI
 46. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI
 47. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:17:dffgI
 48. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:18:dffgI
 49. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:19:dffgI
 50. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:20:dffgI
 51. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:21:dffgI
 52. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:22:dffgI
 53. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:23:dffgI
 54. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:24:dffgI
 55. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:25:dffgI
 56. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:26:dffgI
 57. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:27:dffgI
 58. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:28:dffgI
 59. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:29:dffgI
 60. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:30:dffgI
 61. Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI
 62. Parameter Settings for User Entity Instance: Reg_IDEX:g_RegIDEX
 63. Parameter Settings for User Entity Instance: Reg_IDEX:g_RegIDEX|register_186:REG
 64. Parameter Settings for User Entity Instance: mux2t1_N:JrMux
 65. Parameter Settings for User Entity Instance: mux2t1_7:g_StallMux
 66. Parameter Settings for User Entity Instance: mux2t1_N:ALUmux
 67. Parameter Settings for User Entity Instance: mux4t1_N:g_FwdMux1
 68. Parameter Settings for User Entity Instance: mux4t1_N:g_FwdMux2
 69. Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor
 70. Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD
 71. Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|OnesComp:OnesComper
 72. Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|mux2t1_N:mux
 73. Parameter Settings for User Entity Instance: mux2t1_5:InstrMux
 74. Parameter Settings for User Entity Instance: mux2t1_5:InstrMux2
 75. Parameter Settings for User Entity Instance: Reg_EXMEM:g_Reg_EXMEM
 76. Parameter Settings for User Entity Instance: Reg_EXMEM:g_Reg_EXMEM|register_138:REG
 77. Parameter Settings for User Entity Instance: Reg_MEMWB:g_RegMEMWB
 78. Parameter Settings for User Entity Instance: Reg_MEMWB:g_RegMEMWB|register_137:REG
 79. Parameter Settings for User Entity Instance: mux2t1_N:memToRegMux
 80. Parameter Settings for User Entity Instance: mux2t1_N:luiMux
 81. Parameter Settings for User Entity Instance: mux2t1_N:JalWrite
 82. Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0
 83. Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0
 84. altsyncram Parameter Settings by Entity Instance
 85. Port Connectivity Checks: "mux2t1_N:luiMux"
 86. Port Connectivity Checks: "Reg_MEMWB:g_RegMEMWB"
 87. Port Connectivity Checks: "Reg_EXMEM:g_Reg_EXMEM"
 88. Port Connectivity Checks: "mux2t1_5:InstrMux2"
 89. Port Connectivity Checks: "ALU:MainALU|mux32_16t1:mux_control"
 90. Port Connectivity Checks: "ALU:MainALU|shifter:shift|mux2t1:fillbit"
 91. Port Connectivity Checks: "ALU:MainALU"
 92. Port Connectivity Checks: "mux4t1_N:g_FwdMux2"
 93. Port Connectivity Checks: "mux4t1_N:g_FwdMux1"
 94. Port Connectivity Checks: "mux2t1_7:g_StallMux"
 95. Port Connectivity Checks: "Reg_IDEX:g_RegIDEX"
 96. Port Connectivity Checks: "RegisterFile:RegFile|dffg_NBit:Register0"
 97. Port Connectivity Checks: "RegisterFile:RegFile|decoder32bit:write_decoder"
 98. Port Connectivity Checks: "mux4t1_N:g_FwdDMux"
 99. Port Connectivity Checks: "mux4t1_N:g_FwdCMux"
100. Port Connectivity Checks: "mux2t1_5:JrMuxInputReg"
101. Port Connectivity Checks: "ripplecarryadd_N:g_BRANCHADDRADDER"
102. Port Connectivity Checks: "ALUcontrol:ALUcont"
103. Port Connectivity Checks: "ripplecarryadd_N:g_PCADDER"
104. Post-Synthesis Netlist Statistics for Top Partition
105. Elapsed Time Per Partition
106. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 10 18:37:25 2021           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,721                                           ;
;     Total combinational functions  ; 2,546                                           ;
;     Dedicated logic registers      ; 1,413                                           ;
; Total registers                    ; 1413                                            ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; ../../src/ALU.vhd                    ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/ALU.vhd                                    ;         ;
; ../../src/ALUcontrol.vhd             ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd                             ;         ;
; ../../src/AddSub.vhd                 ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/AddSub.vhd                                 ;         ;
; ../../src/ControlHazardDetection.vhd ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/ControlHazardDetection.vhd                 ;         ;
; ../../src/ForwardingUnit.vhd         ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/ForwardingUnit.vhd                         ;         ;
; ../../src/MIPS_Processor.vhd         ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd                         ;         ;
; ../../src/OR32to1.vhd                ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/OR32to1.vhd                                ;         ;
; ../../src/OnesComp.vhd               ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/OnesComp.vhd                               ;         ;
; ../../src/PCReg.vhd                  ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/PCReg.vhd                                  ;         ;
; ../../src/Reg_EXMEM.vhd              ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/Reg_EXMEM.vhd                              ;         ;
; ../../src/Reg_IDEX.vhd               ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/Reg_IDEX.vhd                               ;         ;
; ../../src/Reg_IFID.vhd               ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/Reg_IFID.vhd                               ;         ;
; ../../src/Reg_MEMWB.vhd              ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/Reg_MEMWB.vhd                              ;         ;
; ../../src/RegisterFile.vhd           ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/RegisterFile.vhd                           ;         ;
; ../../src/SignExtender.vhd           ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/SignExtender.vhd                           ;         ;
; ../../src/adder.vhd                  ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/adder.vhd                                  ;         ;
; ../../src/adder_n.vhd                ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/adder_n.vhd                                ;         ;
; ../../src/and32.vhd                  ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/and32.vhd                                  ;         ;
; ../../src/andg2.vhd                  ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/andg2.vhd                                  ;         ;
; ../../src/comparator32.vhd           ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/comparator32.vhd                           ;         ;
; ../../src/controlUnit.vhd            ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd                            ;         ;
; ../../src/decoder32bit.vhd           ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/decoder32bit.vhd                           ;         ;
; ../../src/dffg_Nbit.vhd              ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/dffg_Nbit.vhd                              ;         ;
; ../../src/fulladder.vhd              ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/fulladder.vhd                              ;         ;
; ../../src/invg.vhd                   ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/invg.vhd                                   ;         ;
; ../../src/mem.vhd                    ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/mem.vhd                                    ;         ;
; ../../src/mux2t1.vhd                 ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/mux2t1.vhd                                 ;         ;
; ../../src/mux2t1_5.vhd               ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/mux2t1_5.vhd                               ;         ;
; ../../src/mux2t1_7.vhd               ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/mux2t1_7.vhd                               ;         ;
; ../../src/mux2t1_N.vhd               ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/mux2t1_N.vhd                               ;         ;
; ../../src/mux32_16t1.vhd             ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/mux32_16t1.vhd                             ;         ;
; ../../src/mux32bit32to1.vhd          ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/mux32bit32to1.vhd                          ;         ;
; ../../src/mux4t1_N.vhd               ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd                               ;         ;
; ../../src/nor32.vhd                  ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/nor32.vhd                                  ;         ;
; ../../src/or32.vhd                   ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/or32.vhd                                   ;         ;
; ../../src/org2.vhd                   ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/org2.vhd                                   ;         ;
; ../../src/register_137.vhd           ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/register_137.vhd                           ;         ;
; ../../src/register_138.vhd           ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/register_138.vhd                           ;         ;
; ../../src/register_186.vhd           ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/register_186.vhd                           ;         ;
; ../../src/register_64.vhd            ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/register_64.vhd                            ;         ;
; ../../src/repl.vhd                   ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/repl.vhd                                   ;         ;
; ../../src/ripplecarryadd_N.vhd       ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/ripplecarryadd_N.vhd                       ;         ;
; ../../src/shifter.vhd                ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/shifter.vhd                                ;         ;
; ../../src/shiftleft2.vhd             ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/shiftleft2.vhd                             ;         ;
; ../../src/shiftleft226bit.vhd        ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/shiftleft226bit.vhd                        ;         ;
; ../../src/xor32.vhd                  ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/xor32.vhd                                  ;         ;
; ../../src/xorg2.vhd                  ; yes             ; User VHDL File               ; /home/ethanp1/ethanp1/Project2/src/xorg2.vhd                                  ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; /usr/local/quartus/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; /usr/local/quartus/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; /usr/local/quartus/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; /usr/local/quartus/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                       ; yes             ; Megafunction                 ; /usr/local/quartus/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; /usr/local/quartus/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; /usr/local/quartus/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; /usr/local/quartus/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; /usr/local/quartus/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_eg81.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/ethanp1/ethanp1/Project2/internal/QuartusWork/db/altsyncram_eg81.tdf    ;         ;
; db/altsyncram_02e1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/ethanp1/ethanp1/Project2/internal/QuartusWork/db/altsyncram_02e1.tdf    ;         ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,721      ;
;                                             ;            ;
; Total combinational functions               ; 2546       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2128       ;
;     -- 3 input functions                    ; 319        ;
;     -- <=2 input functions                  ; 99         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2546       ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 1413       ;
;     -- Dedicated logic registers            ; 1413       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 65536      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 1477       ;
; Total fan-out                               ; 16094      ;
; Average fan-out                             ; 3.81       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name            ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+------------------------+--------------+
; |MIPS_Processor                                      ; 2546 (10)           ; 1413 (0)                  ; 65536       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                    ; MIPS_Processor         ; work         ;
;    |ALU:MainALU|                                     ; 434 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU                                                                        ; ALU                    ; work         ;
;       |AddSub:AdderSubtractor|                       ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor                                                 ; AddSub                 ; work         ;
;          |adder_n:ADD|                               ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD                                     ; adder_n                ; work         ;
;             |adder:ADD1|                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD1                          ; adder                  ; work         ;
;                |org2:or0|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD1|org2:or0                 ; org2                   ; work         ;
;             |adder:ADD32|                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD32                         ; adder                  ; work         ;
;                |xorg2:Xor0|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD32|xorg2:Xor0              ; xorg2                  ; work         ;
;             |adder:\G_NBit_ADDER:10:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:10:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:10:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:11:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:11:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:11:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:12:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:12:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:12:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:13:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:13:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:13:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:14:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:14:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:14:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:15:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:15:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:15:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:16:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:16:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:16:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:17:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:17:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:17:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:18:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:18:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:18:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:19:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:19:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:19:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:1:ADD|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:1:ADD           ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:1:ADD|org2:or0  ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:20:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:20:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:20:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:21:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:21:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:21:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:22:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:22:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:22:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:23:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:23:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:23:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:24:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:24:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:24:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:25:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:25:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:25:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:26:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:26:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:26:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:27:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:27:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:27:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:28:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:28:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:28:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:29:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:29:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:29:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:2:ADD|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:2:ADD           ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:2:ADD|org2:or0  ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:30:ADD|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:30:ADD          ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:30:ADD|org2:or0 ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:3:ADD|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:3:ADD           ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:3:ADD|org2:or0  ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:4:ADD|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:4:ADD           ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:4:ADD|org2:or0  ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:5:ADD|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:5:ADD           ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:5:ADD|org2:or0  ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:6:ADD|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:6:ADD           ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:6:ADD|org2:or0  ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:7:ADD|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:7:ADD           ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:7:ADD|org2:or0  ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:8:ADD|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:8:ADD           ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:8:ADD|org2:or0  ; org2                   ; work         ;
;             |adder:\G_NBit_ADDER:9:ADD|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:9:ADD           ; adder                  ; work         ;
;                |org2:or0|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:\G_NBit_ADDER:9:ADD|org2:or0  ; org2                   ; work         ;
;       |and32:andOP|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|and32:andOP                                                            ; and32                  ; work         ;
;       |mux32_16t1:mux_control|                       ; 210 (210)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|mux32_16t1:mux_control                                                 ; mux32_16t1             ; work         ;
;       |shifter:shift|                                ; 189 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift                                                          ; shifter                ; work         ;
;          |mux2t1:\input_select:31:shifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\input_select:31:shifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\input_select:31:shifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:0:barrelShifter|           ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:0:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:0:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:10:barrelShifter|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:10:barrelShifter                         ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:10:barrelShifter|org2:g_OrGate           ; org2                   ; work         ;
;          |mux2t1:\shift16:11:barrelShifter|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:11:barrelShifter                         ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:11:barrelShifter|org2:g_OrGate           ; org2                   ; work         ;
;          |mux2t1:\shift16:12:barrelShifter|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:12:barrelShifter                         ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:12:barrelShifter|org2:g_OrGate           ; org2                   ; work         ;
;          |mux2t1:\shift16:13:barrelShifter|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:13:barrelShifter                         ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:13:barrelShifter|org2:g_OrGate           ; org2                   ; work         ;
;          |mux2t1:\shift16:14:barrelShifter|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:14:barrelShifter                         ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:14:barrelShifter|org2:g_OrGate           ; org2                   ; work         ;
;          |mux2t1:\shift16:15:barrelShifter|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:15:barrelShifter                         ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:15:barrelShifter|org2:g_OrGate           ; org2                   ; work         ;
;          |mux2t1:\shift16:1:barrelShifter|           ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:1:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:1:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:2:barrelShifter|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:2:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:2:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:3:barrelShifter|           ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:3:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:3:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:4:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:4:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:4:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:5:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:5:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:5:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:6:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:6:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:6:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:7:barrelShifter|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:7:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:7:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:8:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:8:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:8:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16:9:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:9:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:9:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:16:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:16:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:16:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:17:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:17:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:17:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:18:barrelShifter|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:18:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:18:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:19:barrelShifter|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:19:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:19:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:20:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:20:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:20:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:21:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:21:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:21:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:22:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:22:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:22:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:23:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:23:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:23:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:24:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:24:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:24:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:25:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:25:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:25:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:26:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:26:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:26:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:27:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:27:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:27:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:28:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:28:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:28:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:29:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:29:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:29:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:30:barrelShifter|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:30:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:30:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift16zeros:31:barrelShifter|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:31:barrelShifter                    ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16zeros:31:barrelShifter|org2:g_OrGate      ; org2                   ; work         ;
;          |mux2t1:\shift1:10:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:10:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:10:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:11:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:11:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:11:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:12:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:12:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:12:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:13:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:13:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:13:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:14:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:14:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:14:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:16:barrelShifter|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:16:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:16:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:17:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:17:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:17:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:18:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:18:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:18:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:19:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:19:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:19:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:20:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:20:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:20:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:21:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:21:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:21:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:22:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:22:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:22:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:23:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:23:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:23:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:24:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:24:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:24:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:25:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:25:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:25:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:26:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:26:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:26:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:27:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:27:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:27:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:28:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:28:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:28:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:29:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:29:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:29:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:2:barrelShifter|            ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:2:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:2:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift1:30:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:30:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:30:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift1:3:barrelShifter|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:3:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:3:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift1:4:barrelShifter|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:4:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:4:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift1:5:barrelShifter|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:5:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:5:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift1:6:barrelShifter|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:6:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:6:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift1:7:barrelShifter|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:7:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:7:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift1:8:barrelShifter|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:8:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:8:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift1:9:barrelShifter|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:9:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift1:9:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift2:10:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:10:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:10:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift2:11:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:11:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:11:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift2:13:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:13:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:13:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift2:15:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:15:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:15:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift2:28:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:28:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:28:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift2:29:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:29:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:29:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift2:4:barrelShifter|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:4:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:4:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift2:5:barrelShifter|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:5:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:5:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift2:6:barrelShifter|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:6:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:6:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift2:7:barrelShifter|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:7:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:7:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift2:8:barrelShifter|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:8:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:8:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift2:9:barrelShifter|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:9:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift2:9:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift4:10:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:10:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:10:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:11:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:11:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:11:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:12:barrelShifter|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:12:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:12:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:13:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:13:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:13:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:14:barrelShifter|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:14:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:14:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:15:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:15:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:15:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:16:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:16:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:16:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:17:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:17:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:17:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:18:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:18:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:18:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:19:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:19:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:19:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:20:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:20:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:20:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:21:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:21:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:21:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:22:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:22:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:22:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:23:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:23:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:23:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:24:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:24:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:24:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:25:barrelShifter|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:25:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:25:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:26:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:26:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:26:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:27:barrelShifter|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:27:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:27:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift4:8:barrelShifter|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:8:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:8:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift4:9:barrelShifter|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:9:barrelShifter                           ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift4:9:barrelShifter|org2:g_OrGate             ; org2                   ; work         ;
;          |mux2t1:\shift8:20:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:20:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:20:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift8:21:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:21:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:21:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift8:22:barrelShifter|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:22:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:22:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift8:23:barrelShifter|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:23:barrelShifter                          ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8:23:barrelShifter|org2:g_OrGate            ; org2                   ; work         ;
;          |mux2t1:\shift8zeros:31:barrelShifter|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8zeros:31:barrelShifter                     ; mux2t1                 ; work         ;
;             |org2:g_OrGate|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift8zeros:31:barrelShifter|org2:g_OrGate       ; org2                   ; work         ;
;          |mux2t1:fillbit|                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:fillbit                                           ; mux2t1                 ; work         ;
;             |andg2:g_AndGate2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:fillbit|andg2:g_AndGate2                          ; andg2                  ; work         ;
;    |ALUcontrol:ALUcont|                              ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALUcontrol:ALUcont                                                                 ; ALUcontrol             ; work         ;
;    |ControlHazardDetection:g_ControlHazardDetection| ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ControlHazardDetection:g_ControlHazardDetection                                    ; ControlHazardDetection ; work         ;
;    |ForwardingUnit:g_forwardingUnit|                 ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ForwardingUnit:g_forwardingUnit                                                    ; ForwardingUnit         ; work         ;
;    |PCReg:g_PC|                                      ; 6 (6)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|PCReg:g_PC                                                                         ; PCReg                  ; work         ;
;    |Reg_EXMEM:g_Reg_EXMEM|                           ; 4 (0)               ; 127 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Reg_EXMEM:g_Reg_EXMEM                                                              ; Reg_EXMEM              ; work         ;
;       |register_138:REG|                             ; 4 (4)               ; 127 (127)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Reg_EXMEM:g_Reg_EXMEM|register_138:REG                                             ; register_138           ; work         ;
;    |Reg_IDEX:g_RegIDEX|                              ; 0 (0)               ; 139 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Reg_IDEX:g_RegIDEX                                                                 ; Reg_IDEX               ; work         ;
;       |register_186:REG|                             ; 0 (0)               ; 139 (139)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Reg_IDEX:g_RegIDEX|register_186:REG                                                ; register_186           ; work         ;
;    |Reg_IFID:g_RegIFID|                              ; 2 (1)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Reg_IFID:g_RegIFID                                                                 ; Reg_IFID               ; work         ;
;       |register_64:REG|                              ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Reg_IFID:g_RegIFID|register_64:REG                                                 ; register_64            ; work         ;
;    |Reg_MEMWB:g_RegMEMWB|                            ; 0 (0)               ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Reg_MEMWB:g_RegMEMWB                                                               ; Reg_MEMWB              ; work         ;
;       |register_137:REG|                             ; 0 (0)               ; 89 (89)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Reg_MEMWB:g_RegMEMWB|register_137:REG                                              ; register_137           ; work         ;
;    |RegisterFile:RegFile|                            ; 1330 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile                                                               ; RegisterFile           ; work         ;
;       |decoder32bit:write_decoder|                   ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|decoder32bit:write_decoder                                    ; decoder32bit           ; work         ;
;       |dffg_NBit:\G_NBit_dffg:10:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:10:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:11:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:11:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:12:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:12:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:13:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:13:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:14:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:14:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:15:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:15:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:16:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:17:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:17:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:18:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:18:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:19:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:19:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:1:dffgI|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:1:dffgI                                ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:20:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:20:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:21:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:21:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:22:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:22:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:23:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:23:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:24:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:24:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:25:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:25:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:26:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:26:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:27:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:27:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:28:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:28:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:29:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:29:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:2:dffgI|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:2:dffgI                                ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:30:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:30:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:31:dffgI|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI                               ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:3:dffgI|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:3:dffgI                                ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:4:dffgI|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:4:dffgI                                ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:5:dffgI|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:5:dffgI                                ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:6:dffgI|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:6:dffgI                                ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:7:dffgI|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:7:dffgI                                ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:8:dffgI|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:8:dffgI                                ; dffg_NBit              ; work         ;
;       |dffg_NBit:\G_NBit_dffg:9:dffgI|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:9:dffgI                                ; dffg_NBit              ; work         ;
;       |mux32bit32to1:Mux1|                           ; 647 (647)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|mux32bit32to1:Mux1                                            ; mux32bit32to1          ; work         ;
;       |mux32bit32to1:Mux2|                           ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:RegFile|mux32bit32to1:Mux2                                            ; mux32bit32to1          ; work         ;
;    |SignExtender:signExtend|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|SignExtender:signExtend                                                            ; SignExtender           ; work         ;
;    |comparator32:Comparator|                         ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|comparator32:Comparator                                                            ; comparator32           ; work         ;
;       |OR32to1:NotEqualResult|                       ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|comparator32:Comparator|OR32to1:NotEqualResult                                     ; OR32to1                ; work         ;
;       |xor32:XORComparison|                          ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|comparator32:Comparator|xor32:XORComparison                                        ; xor32                  ; work         ;
;    |controlUnit:control|                             ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|controlUnit:control                                                                ; controlUnit            ; work         ;
;    |mem:DMem|                                        ; 16 (16)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                           ; mem                    ; work         ;
;       |altsyncram:ram_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0                                                      ; altsyncram             ; work         ;
;          |altsyncram_eg81:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                       ; altsyncram_eg81        ; work         ;
;    |mem:IMem|                                        ; 32 (32)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                           ; mem                    ; work         ;
;       |altsyncram:ram_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0                                                      ; altsyncram             ; work         ;
;          |altsyncram_02e1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated                       ; altsyncram_02e1        ; work         ;
;    |mux2t1_5:InstrMux2|                              ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2                                                                 ; mux2t1_5               ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:0:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:1:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:2:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:3:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:4:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:InstrMux2|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;    |mux2t1_5:JrMuxInputReg|                          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg                                                             ; mux2t1_5               ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:0:MUXI                                   ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_OrGate                     ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:1:MUXI                                   ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_OrGate                     ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:2:MUXI                                   ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_OrGate                     ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:3:MUXI                                   ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_OrGate                     ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:4:MUXI                                   ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:JrMuxInputReg|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_OrGate                     ; org2                   ; work         ;
;    |mux2t1_N:JalWrite|                               ; 67 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite                                                                  ; mux2t1_N               ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:0:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:10:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:11:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:12:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:13:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:14:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:15:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:16:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:17:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:18:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:19:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:1:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:20:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:21:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:22:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:23:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:24:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:25:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:26:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:27:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:28:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:29:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:2:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:30:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:31:MUXI                                       ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_OrGate                         ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:3:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:4:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:5:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:6:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:7:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:8:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:9:MUXI                                        ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_OrGate                          ; org2                   ; work         ;
;    |mux2t1_N:JrMux|                                  ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux                                                                     ; mux2t1_N               ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:10:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:11:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:12:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:13:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:14:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:15:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:16:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:17:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:18:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:19:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:20:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:21:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:22:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:23:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:24:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:25:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:26:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:27:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:28:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:29:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:2:MUXI                                           ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_OrGate                             ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:30:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:31:MUXI                                          ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_OrGate                            ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:3:MUXI                                           ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_OrGate                             ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:4:MUXI                                           ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_OrGate                             ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:5:MUXI                                           ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_OrGate                             ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:6:MUXI                                           ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_OrGate                             ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:7:MUXI                                           ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_OrGate                             ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:8:MUXI                                           ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_OrGate                             ; org2                   ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:9:MUXI                                           ; mux2t1                 ; work         ;
;          |org2:g_OrGate|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:JrMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_OrGate                             ; org2                   ; work         ;
;    |mux4t1_N:g_FwdCMux|                              ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux4t1_N:g_FwdCMux                                                                 ; mux4t1_N               ; work         ;
;    |mux4t1_N:g_FwdDMux|                              ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux4t1_N:g_FwdDMux                                                                 ; mux4t1_N               ; work         ;
;    |mux4t1_N:g_FwdMux1|                              ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux4t1_N:g_FwdMux1                                                                 ; mux4t1_N               ; work         ;
;    |mux4t1_N:g_FwdMux2|                              ; 67 (67)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux4t1_N:g_FwdMux2                                                                 ; mux4t1_N               ; work         ;
;    |ripplecarryadd_N:g_BRANCHADDRADDER|              ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER                                                 ; ripplecarryadd_N       ; work         ;
;       |fulladder:ADDER2|                             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:ADDER2                                ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:ADDER2|xorg2:g_XOR2                   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:10:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:10:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:10:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:10:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:11:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:11:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:11:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:11:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:12:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:12:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:12:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:12:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:13:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:13:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:13:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:13:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:14:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:14:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:14:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:14:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:15:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:15:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:15:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:15:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:16:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:16:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:16:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:16:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:17:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:17:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:17:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:17:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:18:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:18:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:18:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:18:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:19:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:19:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:19:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:19:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:20:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:20:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:20:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:20:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:21:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:21:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:21:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:21:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:22:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:22:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:22:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:22:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:23:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:23:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:23:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:23:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:24:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:24:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:24:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:24:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:25:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:25:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:25:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:25:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:26:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:26:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:26:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:26:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:27:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:27:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:27:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:27:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:28:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:28:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:28:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:28:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:29:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:29:ADDER                ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:29:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:2:ADDER|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:2:ADDER                 ; fulladder              ; work         ;
;          |xorg2:g_XOR1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:2:ADDER|xorg2:g_XOR1    ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:30:ADDER|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:30:ADDER                ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:30:ADDER|org2:g_OR1     ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:30:ADDER|xorg2:g_XOR2   ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:3:ADDER|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:3:ADDER                 ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:3:ADDER|org2:g_OR1      ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:3:ADDER|xorg2:g_XOR2    ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:4:ADDER|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:4:ADDER                 ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:4:ADDER|org2:g_OR1      ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:4:ADDER|xorg2:g_XOR2    ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:5:ADDER|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:5:ADDER                 ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:5:ADDER|org2:g_OR1      ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:5:ADDER|xorg2:g_XOR2    ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:6:ADDER|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:6:ADDER                 ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:6:ADDER|org2:g_OR1      ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:6:ADDER|xorg2:g_XOR2    ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:7:ADDER|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:7:ADDER                 ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:7:ADDER|org2:g_OR1      ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:7:ADDER|xorg2:g_XOR2    ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:8:ADDER|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:8:ADDER                 ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:8:ADDER|org2:g_OR1      ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:8:ADDER|xorg2:g_XOR2    ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:9:ADDER|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:9:ADDER                 ; fulladder              ; work         ;
;          |org2:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:9:ADDER|org2:g_OR1      ; org2                   ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_BRANCHADDRADDER|fulladder:\G_NBit_ADDER:9:ADDER|xorg2:g_XOR2    ; xorg2                  ; work         ;
;    |ripplecarryadd_N:g_PCADDER|                      ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER                                                         ; ripplecarryadd_N       ; work         ;
;       |fulladder:ADDER2|                             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:ADDER2                                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:ADDER2|xorg2:g_XOR2                           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:10:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:10:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:10:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:11:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:11:ADDER                        ; fulladder              ; work         ;
;          |andg2:g_AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:11:ADDER|andg2:g_AND2           ; andg2                  ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:11:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:12:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:12:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:12:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:13:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:13:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:13:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:14:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:14:ADDER                        ; fulladder              ; work         ;
;          |andg2:g_AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:14:ADDER|andg2:g_AND2           ; andg2                  ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:14:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:15:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:15:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:15:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:16:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:16:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:16:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:17:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:17:ADDER                        ; fulladder              ; work         ;
;          |andg2:g_AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:17:ADDER|andg2:g_AND2           ; andg2                  ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:17:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:18:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:18:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:18:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:19:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:19:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:19:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:20:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:20:ADDER                        ; fulladder              ; work         ;
;          |andg2:g_AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:20:ADDER|andg2:g_AND2           ; andg2                  ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:20:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:21:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:21:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:21:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:22:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:22:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:22:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:23:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:23:ADDER                        ; fulladder              ; work         ;
;          |andg2:g_AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:23:ADDER|andg2:g_AND2           ; andg2                  ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:23:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:24:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:24:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:24:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:25:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:25:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:25:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:26:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:26:ADDER                        ; fulladder              ; work         ;
;          |andg2:g_AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:26:ADDER|andg2:g_AND2           ; andg2                  ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:26:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:27:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:27:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:27:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:28:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:28:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:28:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:29:ADDER|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:29:ADDER                        ; fulladder              ; work         ;
;          |andg2:g_AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:29:ADDER|andg2:g_AND2           ; andg2                  ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:29:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:30:ADDER|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:30:ADDER                        ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:30:ADDER|xorg2:g_XOR2           ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:3:ADDER|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:3:ADDER                         ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:3:ADDER|xorg2:g_XOR2            ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:4:ADDER|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:4:ADDER                         ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:4:ADDER|xorg2:g_XOR2            ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:5:ADDER|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:5:ADDER                         ; fulladder              ; work         ;
;          |andg2:g_AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:5:ADDER|andg2:g_AND2            ; andg2                  ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:5:ADDER|xorg2:g_XOR2            ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:6:ADDER|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:6:ADDER                         ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:6:ADDER|xorg2:g_XOR2            ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:7:ADDER|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:7:ADDER                         ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:7:ADDER|xorg2:g_XOR2            ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:8:ADDER|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:8:ADDER                         ; fulladder              ; work         ;
;          |andg2:g_AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:8:ADDER|andg2:g_AND2            ; andg2                  ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:8:ADDER|xorg2:g_XOR2            ; xorg2                  ; work         ;
;       |fulladder:\G_NBit_ADDER:9:ADDER|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:9:ADDER                         ; fulladder              ; work         ;
;          |xorg2:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripplecarryadd_N:g_PCADDER|fulladder:\G_NBit_ADDER:9:ADDER|xorg2:g_XOR2            ; xorg2                  ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                             ;
+-------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+-------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                        ;
+----------------------------------------------------------+--------------------------------------------------------+------------------------+
; Latch Name                                               ; Latch Enable Signal                                    ; Free of Timing Hazards ;
+----------------------------------------------------------+--------------------------------------------------------+------------------------+
; ALUcontrol:ALUcont|ALUcontrolOut[3]                      ; ALUcontrol:ALUcont|ALUcontrolOut[3]                    ; yes                    ;
; controlUnit:control|branch                               ; GND                                                    ; yes                    ;
; controlUnit:control|jump                                 ; GND                                                    ; yes                    ;
; controlUnit:control|jr                                   ; GND                                                    ; yes                    ;
; ALUcontrol:ALUcont|ALUcontrolOut[2]                      ; ALUcontrol:ALUcont|ALUcontrolOut[3]                    ; yes                    ;
; controlUnit:control|ALUsrc                               ; GND                                                    ; yes                    ;
; ALUcontrol:ALUcont|ALUcontrolOut[0]                      ; ALUcontrol:ALUcont|ALUcontrolOut[3]                    ; yes                    ;
; controlUnit:control|signExtend                           ; GND                                                    ; yes                    ;
; ALUcontrol:ALUcont|ALUcontrolOut[1]                      ; ALUcontrol:ALUcont|ALUcontrolOut[3]                    ; yes                    ;
; ALUcontrol:ALUcont|shAmt[0]                              ; ALUcontrol:ALUcont|shAmt[4]                            ; yes                    ;
; ALUcontrol:ALUcont|shAmt[1]                              ; ALUcontrol:ALUcont|shAmt[4]                            ; yes                    ;
; ALUcontrol:ALUcont|shAmt[2]                              ; ALUcontrol:ALUcont|shAmt[4]                            ; yes                    ;
; ALUcontrol:ALUcont|shAmt[3]                              ; ALUcontrol:ALUcont|shAmt[4]                            ; yes                    ;
; ALUcontrol:ALUcont|shAmt[4]                              ; ALUcontrol:ALUcont|shAmt[4]                            ; yes                    ;
; controlUnit:control|ImmType                              ; GND                                                    ; yes                    ;
; controlUnit:control|ALUOP[0]                             ; GND                                                    ; yes                    ;
; controlUnit:control|ALUOP[1]                             ; GND                                                    ; yes                    ;
; controlUnit:control|ALUOP[2]                             ; GND                                                    ; yes                    ;
; controlUnit:control|ALUOP[3]                             ; GND                                                    ; yes                    ;
; controlUnit:control|regWrite                             ; GND                                                    ; yes                    ;
; controlUnit:control|memToReg                             ; GND                                                    ; yes                    ;
; ControlHazardDetection:g_ControlHazardDetection|IF_Flush ; ControlHazardDetection:g_ControlHazardDetection|iStall ; no                     ;
; controlUnit:control|jal                                  ; GND                                                    ; yes                    ;
; controlUnit:control|reg_dst                              ; GND                                                    ; yes                    ;
; controlUnit:control|luiInst                              ; GND                                                    ; yes                    ;
; controlUnit:control|memWrite                             ; GND                                                    ; yes                    ;
; Number of user-specified and inferred latches = 26       ;                                                        ;                        ;
+----------------------------------------------------------+--------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+-----------------------------------------------------+----------------------------------------------------------+
; Register name                                       ; Reason for Removal                                       ;
+-----------------------------------------------------+----------------------------------------------------------+
; RegisterFile:RegFile|dffg_NBit:Register0|s_Q[0..31] ; Stuck at GND due to stuck port clear                     ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[148]        ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[169] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[147]        ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[168] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[146]        ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[167] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[145]        ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[166] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[144]        ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[165] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[79]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[143] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[78]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[142] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[77]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[141] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[76]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[140] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[75]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[139] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[74]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[138] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[73]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[137] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[72]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[136] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[71]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[135] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[70]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[134] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[69]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[133] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[68]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[67]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[131] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[66]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[65]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[64]         ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128] ;
; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[80..94]     ; Merged with Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[95]  ;
; Total Number of Removed Registers = 68              ;                                                          ;
+-----------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1413  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1413  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1196  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; PCReg:g_PC|s_Q[22]                     ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                  ;
+---------------------------------------------------+--------------------+------+
; Register Name                                     ; Megafunction       ; Type ;
+---------------------------------------------------+--------------------+------+
; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[32..63] ; mem:DMem|ram_rtl_0 ; RAM  ;
; Reg_IFID:g_RegIFID|register_64:REG|s_Q[0..31]     ; mem:IMem|ram_rtl_0 ; RAM  ;
+---------------------------------------------------+--------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|PCReg:g_PC|s_Q[26]                                                           ;
; 14:1               ; 31 bits   ; 279 LEs       ; 155 LEs              ; 124 LEs                ; Yes        ; |MIPS_Processor|Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[1]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux4t1_N:g_FwdMux1|o_O[0]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:10:barrelShifter|org2:g_OrGate|o_F ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux4t1_N:g_FwdCMux|o_O[24]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux4t1_N:g_FwdDMux|o_O[22]                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |MIPS_Processor|mux4t1_N:g_FwdMux2|o_O[27]                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_N:JalWrite|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_OrGate|o_F               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:7:barrelShifter|org2:g_OrGate|o_F  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:MainALU|shifter:shift|mux2t1:\shift16:3:barrelShifter|org2:g_OrGate|o_F  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|RegisterFile:RegFile|mux32bit32to1:Mux1|Mux3                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|RegisterFile:RegFile|mux32bit32to1:Mux2|Mux30                                ;
; 34:1               ; 2 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; No         ; |MIPS_Processor|controlUnit:control|ImmType                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ripplecarryadd_N:g_PCADDER ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_IFID:g_RegIFID ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 64    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_IFID:g_RegIFID|register_64:REG ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 64    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ripplecarryadd_N:g_BRANCHADDRADDER ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:g_MUX2T1PCSrc ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:muxJump ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:JrMuxInputReg ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4t1_N:g_FwdCMux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4t1_N:g_FwdDMux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:Register0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:1:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:2:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:3:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:4:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:5:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:6:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:7:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:8:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:9:dffgI ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:10:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:11:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:12:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:13:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:14:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:15:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:16:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:17:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:18:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:19:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:20:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:21:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:22:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:23:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:24:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:25:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:26:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:27:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:28:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:29:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:30:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_IDEX:g_RegIDEX ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 186   ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_IDEX:g_RegIDEX|register_186:REG ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 186   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:JrMux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_7:g_StallMux ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:ALUmux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4t1_N:g_FwdMux1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4t1_N:g_FwdMux2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|OnesComp:OnesComper ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MainALU|AddSub:AdderSubtractor|mux2t1_N:mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:InstrMux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:InstrMux2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_EXMEM:g_Reg_EXMEM ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 106   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_EXMEM:g_Reg_EXMEM|register_138:REG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 138   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_MEMWB:g_RegMEMWB ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 137   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_MEMWB:g_RegMEMWB|register_137:REG ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 137   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:memToRegMux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:luiMux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:JalWrite ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 32                   ; Untyped            ;
; WIDTHAD_B                          ; 10                   ; Untyped            ;
; NUMWORDS_B                         ; 1024                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_02e1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 2                             ;
; Entity Instance                           ; mem:DMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
; Entity Instance                           ; mem:IMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                     ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 32                            ;
;     -- NUMWORDS_B                         ; 1024                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux2t1_N:luiMux"   ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; i_d1[15..0] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg_MEMWB:g_RegMEMWB"                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; i_wen          ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_flush        ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_inst[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Reg_EXMEM:g_Reg_EXMEM" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; i_wen   ; Input ; Info     ; Stuck at GND         ;
; i_flush ; Input ; Info     ; Stuck at GND         ;
+---------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux2t1_5:InstrMux2" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MainALU|mux32_16t1:mux_control" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; i3[31..1] ; Input ; Info     ; Stuck at GND                    ;
; i11       ; Input ; Info     ; Stuck at GND                    ;
; i12       ; Input ; Info     ; Stuck at GND                    ;
; i13       ; Input ; Info     ; Stuck at GND                    ;
; i14       ; Input ; Info     ; Stuck at GND                    ;
; i15       ; Input ; Info     ; Stuck at GND                    ;
+-----------+-------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MainALU|shifter:shift|mux2t1:fillbit" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; i_d0 ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MainALU"                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_of    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux4t1_N:g_FwdMux2" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_d3 ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux4t1_N:g_FwdMux1" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_d3 ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux2t1_7:g_StallMux" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; i_d1 ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Reg_IDEX:g_RegIDEX" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; i_flush ; Input ; Info     ; Stuck at GND      ;
+---------+-------+----------+-------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegFile|dffg_NBit:Register0" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; i_rst ; Input ; Info     ; Stuck at VCC                              ;
; i_we  ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegFile|decoder32bit:write_decoder"                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_d[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux4t1_N:g_FwdDMux" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_d3 ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux4t1_N:g_FwdCMux" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_d3 ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux2t1_5:JrMuxInputReg" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC             ;
+------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ripplecarryadd_N:g_BRANCHADDRADDER"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUcontrol:ALUcont"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; branchselect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ripplecarryadd_N:g_PCADDER"                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_bin[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_bin[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_bin[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_cin        ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 1413                        ;
;     CLR               ; 217                         ;
;     ENA CLR           ; 1196                        ;
; cycloneiii_lcell_comb ; 2546                        ;
;     normal            ; 2546                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 319                         ;
;         4 data inputs ; 2128                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 38.00                       ;
; Average LUT depth     ; 14.19                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 10 18:36:54 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/ethanp1/ethanp1/Project2/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/ALU.vhd
    Info (12022): Found design unit 1: ALU-structural File: /home/ethanp1/ethanp1/Project2/src/ALU.vhd Line: 14
    Info (12023): Found entity 1: ALU File: /home/ethanp1/ethanp1/Project2/src/ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd
    Info (12022): Found design unit 1: ALUcontrol-behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 16
    Info (12023): Found entity 1: ALUcontrol File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/AddSub.vhd
    Info (12022): Found design unit 1: AddSub-structural File: /home/ethanp1/ethanp1/Project2/src/AddSub.vhd Line: 33
    Info (12023): Found entity 1: AddSub File: /home/ethanp1/ethanp1/Project2/src/AddSub.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/ControlHazardDetection.vhd
    Info (12022): Found design unit 1: ControlHazardDetection-behavior File: /home/ethanp1/ethanp1/Project2/src/ControlHazardDetection.vhd Line: 25
    Info (12023): Found entity 1: ControlHazardDetection File: /home/ethanp1/ethanp1/Project2/src/ControlHazardDetection.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/ForwardingUnit.vhd
    Info (12022): Found design unit 1: ForwardingUnit-behavior File: /home/ethanp1/ethanp1/Project2/src/ForwardingUnit.vhd Line: 21
    Info (12023): Found entity 1: ForwardingUnit File: /home/ethanp1/ethanp1/Project2/src/ForwardingUnit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/IF_ID.vhd
    Info (12022): Found design unit 1: IF_ID-structural File: /home/ethanp1/ethanp1/Project2/src/IF_ID.vhd Line: 31
    Info (12023): Found entity 1: IF_ID File: /home/ethanp1/ethanp1/Project2/src/IF_ID.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 16
    Info (12023): Found entity 1: MIPS_Processor File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/OR32to1.vhd
    Info (12022): Found design unit 1: OR32to1-dataflow File: /home/ethanp1/ethanp1/Project2/src/OR32to1.vhd Line: 10
    Info (12023): Found entity 1: OR32to1 File: /home/ethanp1/ethanp1/Project2/src/OR32to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/OnesComp.vhd
    Info (12022): Found design unit 1: OnesComp-structural File: /home/ethanp1/ethanp1/Project2/src/OnesComp.vhd Line: 28
    Info (12023): Found entity 1: OnesComp File: /home/ethanp1/ethanp1/Project2/src/OnesComp.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/PCReg.vhd
    Info (12022): Found design unit 1: PCReg-mixed File: /home/ethanp1/ethanp1/Project2/src/PCReg.vhd Line: 33
    Info (12023): Found entity 1: PCReg File: /home/ethanp1/ethanp1/Project2/src/PCReg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/Reg_EXMEM.vhd
    Info (12022): Found design unit 1: Reg_EXMEM-structural File: /home/ethanp1/ethanp1/Project2/src/Reg_EXMEM.vhd Line: 38
    Info (12023): Found entity 1: Reg_EXMEM File: /home/ethanp1/ethanp1/Project2/src/Reg_EXMEM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/Reg_IDEX.vhd
    Info (12022): Found design unit 1: Reg_IDEX-structural File: /home/ethanp1/ethanp1/Project2/src/Reg_IDEX.vhd Line: 48
    Info (12023): Found entity 1: Reg_IDEX File: /home/ethanp1/ethanp1/Project2/src/Reg_IDEX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/Reg_IFID.vhd
    Info (12022): Found design unit 1: Reg_IFID-structural File: /home/ethanp1/ethanp1/Project2/src/Reg_IFID.vhd Line: 18
    Info (12023): Found entity 1: Reg_IFID File: /home/ethanp1/ethanp1/Project2/src/Reg_IFID.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/Reg_MEMWB.vhd
    Info (12022): Found design unit 1: Reg_MEMWB-structural File: /home/ethanp1/ethanp1/Project2/src/Reg_MEMWB.vhd Line: 34
    Info (12023): Found entity 1: Reg_MEMWB File: /home/ethanp1/ethanp1/Project2/src/Reg_MEMWB.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/RegisterFile.vhd
    Info (12022): Found design unit 1: busArray File: /home/ethanp1/ethanp1/Project2/src/RegisterFile.vhd Line: 3
    Info (12022): Found design unit 2: RegisterFile-structural File: /home/ethanp1/ethanp1/Project2/src/RegisterFile.vhd Line: 26
    Info (12023): Found entity 1: RegisterFile File: /home/ethanp1/ethanp1/Project2/src/RegisterFile.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/SignExtender.vhd
    Info (12022): Found design unit 1: SignExtender-dataflow File: /home/ethanp1/ethanp1/Project2/src/SignExtender.vhd Line: 10
    Info (12023): Found entity 1: SignExtender File: /home/ethanp1/ethanp1/Project2/src/SignExtender.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/adder.vhd
    Info (12022): Found design unit 1: adder-structure File: /home/ethanp1/ethanp1/Project2/src/adder.vhd Line: 33
    Info (12023): Found entity 1: adder File: /home/ethanp1/ethanp1/Project2/src/adder.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/adder_n.vhd
    Info (12022): Found design unit 1: adder_n-structural File: /home/ethanp1/ethanp1/Project2/src/adder_n.vhd Line: 31
    Info (12023): Found entity 1: adder_n File: /home/ethanp1/ethanp1/Project2/src/adder_n.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/and32.vhd
    Info (12022): Found design unit 1: and32-dataflow File: /home/ethanp1/ethanp1/Project2/src/and32.vhd Line: 31
    Info (12023): Found entity 1: and32 File: /home/ethanp1/ethanp1/Project2/src/and32.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/ethanp1/ethanp1/Project2/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/ethanp1/ethanp1/Project2/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/comparator32.vhd
    Info (12022): Found design unit 1: comparator32-structural File: /home/ethanp1/ethanp1/Project2/src/comparator32.vhd Line: 13
    Info (12023): Found entity 1: comparator32 File: /home/ethanp1/ethanp1/Project2/src/comparator32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd
    Info (12022): Found design unit 1: controlUnit-behavior File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 25
    Info (12023): Found entity 1: controlUnit File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/decoder32bit.vhd
    Info (12022): Found design unit 1: decoder32bit-dataflow File: /home/ethanp1/ethanp1/Project2/src/decoder32bit.vhd Line: 13
    Info (12023): Found entity 1: decoder32bit File: /home/ethanp1/ethanp1/Project2/src/decoder32bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/decoder5to32.vhd
    Info (12022): Found design unit 1: decoder5to32-decoder5to32_a File: /home/ethanp1/ethanp1/Project2/src/decoder5to32.vhd Line: 25
    Info (12023): Found entity 1: decoder5to32 File: /home/ethanp1/ethanp1/Project2/src/decoder5to32.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/ethanp1/ethanp1/Project2/src/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/ethanp1/ethanp1/Project2/src/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/dffg_64bit.vhd
    Info (12022): Found design unit 1: dffg_64Bit-structural File: /home/ethanp1/ethanp1/Project2/src/dffg_64bit.vhd Line: 14
    Info (12023): Found entity 1: dffg_64Bit File: /home/ethanp1/ethanp1/Project2/src/dffg_64bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/dffg_Nbit.vhd
    Info (12022): Found design unit 1: dffg_NBit-structural File: /home/ethanp1/ethanp1/Project2/src/dffg_Nbit.vhd Line: 30
    Info (12023): Found entity 1: dffg_NBit File: /home/ethanp1/ethanp1/Project2/src/dffg_Nbit.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/extender.vhd
    Info (12022): Found design unit 1: extender-my_extender File: /home/ethanp1/ethanp1/Project2/src/extender.vhd Line: 26
    Info (12023): Found entity 1: extender File: /home/ethanp1/ethanp1/Project2/src/extender.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/fetch.vhd
    Info (12022): Found design unit 1: fetch-structural File: /home/ethanp1/ethanp1/Project2/src/fetch.vhd Line: 28
    Info (12023): Found entity 1: fetch File: /home/ethanp1/ethanp1/Project2/src/fetch.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/fulladder.vhd
    Info (12022): Found design unit 1: fulladder-structure File: /home/ethanp1/ethanp1/Project2/src/fulladder.vhd Line: 27
    Info (12023): Found entity 1: fulladder File: /home/ethanp1/ethanp1/Project2/src/fulladder.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/imem.vhd
    Info (12022): Found design unit 1: imem-imem_p File: /home/ethanp1/ethanp1/Project2/src/imem.vhd Line: 25
    Info (12023): Found entity 1: imem File: /home/ethanp1/ethanp1/Project2/src/imem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/ethanp1/ethanp1/Project2/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/ethanp1/ethanp1/Project2/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/ethanp1/ethanp1/Project2/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/ethanp1/ethanp1/Project2/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structural File: /home/ethanp1/ethanp1/Project2/src/mux2t1.vhd Line: 10
    Info (12023): Found entity 1: mux2t1 File: /home/ethanp1/ethanp1/Project2/src/mux2t1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/mux2t1_5.vhd
    Info (12022): Found design unit 1: mux2t1_5-structural File: /home/ethanp1/ethanp1/Project2/src/mux2t1_5.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_5 File: /home/ethanp1/ethanp1/Project2/src/mux2t1_5.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/mux2t1_7.vhd
    Info (12022): Found design unit 1: mux2t1_7-structural File: /home/ethanp1/ethanp1/Project2/src/mux2t1_7.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_7 File: /home/ethanp1/ethanp1/Project2/src/mux2t1_7.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/ethanp1/ethanp1/Project2/src/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/ethanp1/ethanp1/Project2/src/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/mux32_16t1.vhd
    Info (12022): Found design unit 1: mux32_16t1-dataflow File: /home/ethanp1/ethanp1/Project2/src/mux32_16t1.vhd Line: 11
    Info (12023): Found entity 1: mux32_16t1 File: /home/ethanp1/ethanp1/Project2/src/mux32_16t1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/mux32bit32to1.vhd
    Info (12022): Found design unit 1: mux32bit32to1-dataflow File: /home/ethanp1/ethanp1/Project2/src/mux32bit32to1.vhd Line: 12
    Info (12023): Found entity 1: mux32bit32to1 File: /home/ethanp1/ethanp1/Project2/src/mux32bit32to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd
    Info (12022): Found design unit 1: mux4t1_N-behavior File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 14
    Info (12023): Found entity 1: mux4t1_N File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/nor32.vhd
    Info (12022): Found design unit 1: nor32-dataflow File: /home/ethanp1/ethanp1/Project2/src/nor32.vhd Line: 30
    Info (12023): Found entity 1: nor32 File: /home/ethanp1/ethanp1/Project2/src/nor32.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/nor32t1.vhd
    Info (12022): Found design unit 1: nor32t1-dataflow File: /home/ethanp1/ethanp1/Project2/src/nor32t1.vhd Line: 9
    Info (12023): Found entity 1: nor32t1 File: /home/ethanp1/ethanp1/Project2/src/nor32t1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/or32.vhd
    Info (12022): Found design unit 1: or32-dataflow File: /home/ethanp1/ethanp1/Project2/src/or32.vhd Line: 31
    Info (12023): Found entity 1: or32 File: /home/ethanp1/ethanp1/Project2/src/or32.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/ethanp1/ethanp1/Project2/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/ethanp1/ethanp1/Project2/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/register_137.vhd
    Info (12022): Found design unit 1: register_137-structural File: /home/ethanp1/ethanp1/Project2/src/register_137.vhd Line: 30
    Info (12023): Found entity 1: register_137 File: /home/ethanp1/ethanp1/Project2/src/register_137.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/register_138.vhd
    Info (12022): Found design unit 1: register_138-structural File: /home/ethanp1/ethanp1/Project2/src/register_138.vhd Line: 30
    Info (12023): Found entity 1: register_138 File: /home/ethanp1/ethanp1/Project2/src/register_138.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/register_186.vhd
    Info (12022): Found design unit 1: register_186-structural File: /home/ethanp1/ethanp1/Project2/src/register_186.vhd Line: 30
    Info (12023): Found entity 1: register_186 File: /home/ethanp1/ethanp1/Project2/src/register_186.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/register_64.vhd
    Info (12022): Found design unit 1: register_64-structural File: /home/ethanp1/ethanp1/Project2/src/register_64.vhd Line: 30
    Info (12023): Found entity 1: register_64 File: /home/ethanp1/ethanp1/Project2/src/register_64.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/register_N.vhd
    Info (12022): Found design unit 1: register_N-structural File: /home/ethanp1/ethanp1/Project2/src/register_N.vhd Line: 27
    Info (12023): Found entity 1: register_N File: /home/ethanp1/ethanp1/Project2/src/register_N.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/repl.vhd
    Info (12022): Found design unit 1: repl-dataflow File: /home/ethanp1/ethanp1/Project2/src/repl.vhd Line: 9
    Info (12023): Found entity 1: repl File: /home/ethanp1/ethanp1/Project2/src/repl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/ripplecarryadd_N.vhd
    Info (12022): Found design unit 1: ripplecarryadd_N-structural File: /home/ethanp1/ethanp1/Project2/src/ripplecarryadd_N.vhd Line: 29
    Info (12023): Found entity 1: ripplecarryadd_N File: /home/ethanp1/ethanp1/Project2/src/ripplecarryadd_N.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/shifter.vhd
    Info (12022): Found design unit 1: shifter-structural File: /home/ethanp1/ethanp1/Project2/src/shifter.vhd Line: 12
    Info (12023): Found entity 1: shifter File: /home/ethanp1/ethanp1/Project2/src/shifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/shiftleft2.vhd
    Info (12022): Found design unit 1: shiftleft2-dataflow File: /home/ethanp1/ethanp1/Project2/src/shiftleft2.vhd Line: 30
    Info (12023): Found entity 1: shiftleft2 File: /home/ethanp1/ethanp1/Project2/src/shiftleft2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/shiftleft226bit.vhd
    Info (12022): Found design unit 1: shiftleft226bit-dataflow File: /home/ethanp1/ethanp1/Project2/src/shiftleft226bit.vhd Line: 30
    Info (12023): Found entity 1: shiftleft226bit File: /home/ethanp1/ethanp1/Project2/src/shiftleft226bit.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/tb_ALUcontrol.vhd
    Info (12022): Found design unit 1: tb_ALUcontrol-behavior File: /home/ethanp1/ethanp1/Project2/src/tb_ALUcontrol.vhd Line: 9
    Info (12023): Found entity 1: tb_ALUcontrol File: /home/ethanp1/ethanp1/Project2/src/tb_ALUcontrol.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/tb_Reg_IDEX.vhd
    Info (12022): Found design unit 1: tb_Reg_IDEX-behavior File: /home/ethanp1/ethanp1/Project2/src/tb_Reg_IDEX.vhd Line: 7
    Info (12023): Found entity 1: tb_Reg_IDEX File: /home/ethanp1/ethanp1/Project2/src/tb_Reg_IDEX.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/tb_Reg_IFID.vhd
    Info (12022): Found design unit 1: tb_Reg_IFID-behavior File: /home/ethanp1/ethanp1/Project2/src/tb_Reg_IFID.vhd Line: 7
    Info (12023): Found entity 1: tb_Reg_IFID File: /home/ethanp1/ethanp1/Project2/src/tb_Reg_IFID.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/tb_Reg_IFID_hw.vhd
    Info (12022): Found design unit 1: tb_Reg_IFID_hw-behavior File: /home/ethanp1/ethanp1/Project2/src/tb_Reg_IFID_hw.vhd Line: 7
    Info (12023): Found entity 1: tb_Reg_IFID_hw File: /home/ethanp1/ethanp1/Project2/src/tb_Reg_IFID_hw.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/tb_comparator32.vhd
    Info (12022): Found design unit 1: tb_comparator32-mixed File: /home/ethanp1/ethanp1/Project2/src/tb_comparator32.vhd Line: 15
    Info (12023): Found entity 1: tb_comparator32 File: /home/ethanp1/ethanp1/Project2/src/tb_comparator32.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/tb_controlUnit.vhd
    Info (12022): Found design unit 1: tb_controlUnit-behavior File: /home/ethanp1/ethanp1/Project2/src/tb_controlUnit.vhd Line: 9
    Info (12023): Found entity 1: tb_controlUnit File: /home/ethanp1/ethanp1/Project2/src/tb_controlUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/tb_forwardingUnit.vhd
    Info (12022): Found design unit 1: tb_ForwardingUnit-behavior File: /home/ethanp1/ethanp1/Project2/src/tb_forwardingUnit.vhd Line: 9
    Info (12023): Found entity 1: tb_ForwardingUnit File: /home/ethanp1/ethanp1/Project2/src/tb_forwardingUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/xor32.vhd
    Info (12022): Found design unit 1: xor32-dataflow File: /home/ethanp1/ethanp1/Project2/src/xor32.vhd Line: 31
    Info (12023): Found entity 1: xor32 File: /home/ethanp1/ethanp1/Project2/src/xor32.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ethanp1/ethanp1/Project2/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/ethanp1/ethanp1/Project2/src/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/ethanp1/ethanp1/Project2/src/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(35): object "s_Halt" assigned a value but never read File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(38): object "s_Ovfl" assigned a value but never read File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(369): object "s_branchSelect" assigned a value but never read File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 369
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(374): object "s_toNothing" assigned a value but never read File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 374
Warning (10541): VHDL Signal Declaration warning at MIPS_Processor.vhd(376): used implicit default value for signal "s_replOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 376
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 436
Info (12128): Elaborating entity "PCReg" for hierarchy "PCReg:g_PC" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 464
Info (12128): Elaborating entity "ripplecarryadd_N" for hierarchy "ripplecarryadd_N:g_PCADDER" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 472
Info (12128): Elaborating entity "fulladder" for hierarchy "ripplecarryadd_N:g_PCADDER|fulladder:ADDER1" File: /home/ethanp1/ethanp1/Project2/src/ripplecarryadd_N.vhd Line: 47
Info (12128): Elaborating entity "andg2" for hierarchy "ripplecarryadd_N:g_PCADDER|fulladder:ADDER1|andg2:g_AND1" File: /home/ethanp1/ethanp1/Project2/src/fulladder.vhd Line: 65
Info (12128): Elaborating entity "xorg2" for hierarchy "ripplecarryadd_N:g_PCADDER|fulladder:ADDER1|xorg2:g_XOR1" File: /home/ethanp1/ethanp1/Project2/src/fulladder.vhd Line: 70
Info (12128): Elaborating entity "org2" for hierarchy "ripplecarryadd_N:g_PCADDER|fulladder:ADDER1|org2:g_OR1" File: /home/ethanp1/ethanp1/Project2/src/fulladder.vhd Line: 94
Info (12128): Elaborating entity "Reg_IFID" for hierarchy "Reg_IFID:g_RegIFID" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 479
Info (12128): Elaborating entity "register_64" for hierarchy "Reg_IFID:g_RegIFID|register_64:REG" File: /home/ethanp1/ethanp1/Project2/src/Reg_IFID.vhd Line: 38
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:control" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 496
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "reg_dst", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "jump", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "jr", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "branch", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "memToReg", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "memWrite", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "ALUsrc", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "regWrite", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "signExtend", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "ALUOP", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "ImmType", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "jal", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(27): inferring latch(es) for signal or variable "luiInst", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "luiInst" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "jal" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "ImmType" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "ALUOP[0]" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "ALUOP[1]" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "ALUOP[2]" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "ALUOP[3]" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "signExtend" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "regWrite" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "ALUsrc" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "memWrite" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "memToReg" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "branch" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "jr" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "jump" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (10041): Inferred latch for "reg_dst" at controlUnit.vhd(27) File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "ALUcontrol:ALUcont" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 514
Warning (10631): VHDL Process Statement warning at ALUcontrol.vhd(18): inferring latch(es) for signal or variable "ALUcontrolOut", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Warning (10631): VHDL Process Statement warning at ALUcontrol.vhd(18): inferring latch(es) for signal or variable "shAmt", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Warning (10631): VHDL Process Statement warning at ALUcontrol.vhd(18): inferring latch(es) for signal or variable "branchSelect", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "branchSelect" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[0]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[1]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[2]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[3]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "shAmt[4]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "ALUcontrolOut[0]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "ALUcontrolOut[1]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "ALUcontrolOut[2]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (10041): Inferred latch for "ALUcontrolOut[3]" at ALUcontrol.vhd(18) File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
Info (12128): Elaborating entity "SignExtender" for hierarchy "SignExtender:signExtend" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 524
Info (12128): Elaborating entity "shiftleft2" for hierarchy "shiftleft2:g_SHIFTL2" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 529
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:g_MUX2T1PCSrc" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 542
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_N:g_MUX2T1PCSrc|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/ethanp1/ethanp1/Project2/src/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "mux2t1_N:g_MUX2T1PCSrc|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_NotGate1" File: /home/ethanp1/ethanp1/Project2/src/mux2t1.vhd Line: 30
Info (12128): Elaborating entity "shiftleft226bit" for hierarchy "shiftleft226bit:shiftL26bit" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 549
Info (12128): Elaborating entity "mux2t1_5" for hierarchy "mux2t1_5:JrMuxInputReg" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 560
Info (12128): Elaborating entity "mux4t1_N" for hierarchy "mux4t1_N:g_FwdCMux" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 566
Warning (10631): VHDL Process Statement warning at mux4t1_N.vhd(16): inferring latch(es) for signal or variable "o_O", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[0]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[1]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[2]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[3]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[4]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[5]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[6]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[7]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[8]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[9]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[10]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[11]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[12]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[13]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[14]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[15]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[16]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[17]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[18]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[19]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[20]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[21]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[22]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[23]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[24]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[25]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[26]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[27]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[28]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[29]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[30]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (10041): Inferred latch for "o_O[31]" at mux4t1_N.vhd(16) File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RegFile" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 583
Info (12128): Elaborating entity "decoder32bit" for hierarchy "RegisterFile:RegFile|decoder32bit:write_decoder" File: /home/ethanp1/ethanp1/Project2/src/RegisterFile.vhd Line: 52
Info (12128): Elaborating entity "dffg_NBit" for hierarchy "RegisterFile:RegFile|dffg_NBit:Register0" File: /home/ethanp1/ethanp1/Project2/src/RegisterFile.vhd Line: 56
Info (12128): Elaborating entity "mux32bit32to1" for hierarchy "RegisterFile:RegFile|mux32bit32to1:Mux1" File: /home/ethanp1/ethanp1/Project2/src/RegisterFile.vhd Line: 69
Info (12128): Elaborating entity "comparator32" for hierarchy "comparator32:Comparator" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 596
Info (12128): Elaborating entity "xor32" for hierarchy "comparator32:Comparator|xor32:XORComparison" File: /home/ethanp1/ethanp1/Project2/src/comparator32.vhd Line: 35
Info (12128): Elaborating entity "OR32to1" for hierarchy "comparator32:Comparator|OR32to1:NotEqualResult" File: /home/ethanp1/ethanp1/Project2/src/comparator32.vhd Line: 41
Info (12128): Elaborating entity "Reg_IDEX" for hierarchy "Reg_IDEX:g_RegIDEX" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 601
Info (12128): Elaborating entity "register_186" for hierarchy "Reg_IDEX:g_RegIDEX|register_186:REG" File: /home/ethanp1/ethanp1/Project2/src/Reg_IDEX.vhd Line: 85
Info (12128): Elaborating entity "ControlHazardDetection" for hierarchy "ControlHazardDetection:g_ControlHazardDetection" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 657
Warning (10631): VHDL Process Statement warning at ControlHazardDetection.vhd(28): inferring latch(es) for signal or variable "IF_Flush", which holds its previous value in one or more paths through the process File: /home/ethanp1/ethanp1/Project2/src/ControlHazardDetection.vhd Line: 28
Info (10041): Inferred latch for "IF_Flush" at ControlHazardDetection.vhd(28) File: /home/ethanp1/ethanp1/Project2/src/ControlHazardDetection.vhd Line: 28
Info (12128): Elaborating entity "mux2t1_7" for hierarchy "mux2t1_7:g_StallMux" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 675
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:MainALU" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 708
Info (12128): Elaborating entity "AddSub" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor" File: /home/ethanp1/ethanp1/Project2/src/ALU.vhd Line: 99
Info (12128): Elaborating entity "adder_n" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD" File: /home/ethanp1/ethanp1/Project2/src/AddSub.vhd Line: 73
Info (12128): Elaborating entity "adder" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor|adder_n:ADD|adder:ADD1" File: /home/ethanp1/ethanp1/Project2/src/adder_n.vhd Line: 47
Info (12128): Elaborating entity "OnesComp" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor|OnesComp:OnesComper" File: /home/ethanp1/ethanp1/Project2/src/AddSub.vhd Line: 81
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU:MainALU|AddSub:AdderSubtractor|mux2t1_N:mux" File: /home/ethanp1/ethanp1/Project2/src/AddSub.vhd Line: 85
Info (12128): Elaborating entity "and32" for hierarchy "ALU:MainALU|and32:andOP" File: /home/ethanp1/ethanp1/Project2/src/ALU.vhd Line: 108
Info (12128): Elaborating entity "or32" for hierarchy "ALU:MainALU|or32:orOP" File: /home/ethanp1/ethanp1/Project2/src/ALU.vhd Line: 114
Info (12128): Elaborating entity "nor32" for hierarchy "ALU:MainALU|nor32:norOp" File: /home/ethanp1/ethanp1/Project2/src/ALU.vhd Line: 126
Info (12128): Elaborating entity "repl" for hierarchy "ALU:MainALU|repl:replicator" File: /home/ethanp1/ethanp1/Project2/src/ALU.vhd Line: 132
Info (12128): Elaborating entity "shifter" for hierarchy "ALU:MainALU|shifter:shift" File: /home/ethanp1/ethanp1/Project2/src/ALU.vhd Line: 137
Info (12128): Elaborating entity "mux32_16t1" for hierarchy "ALU:MainALU|mux32_16t1:mux_control" File: /home/ethanp1/ethanp1/Project2/src/ALU.vhd Line: 155
Info (12128): Elaborating entity "Reg_EXMEM" for hierarchy "Reg_EXMEM:g_Reg_EXMEM" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 731
Info (12128): Elaborating entity "register_138" for hierarchy "Reg_EXMEM:g_Reg_EXMEM|register_138:REG" File: /home/ethanp1/ethanp1/Project2/src/Reg_EXMEM.vhd Line: 68
Info (12128): Elaborating entity "Reg_MEMWB" for hierarchy "Reg_MEMWB:g_RegMEMWB" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 762
Info (12128): Elaborating entity "register_137" for hierarchy "Reg_MEMWB:g_RegMEMWB|register_137:REG" File: /home/ethanp1/ethanp1/Project2/src/Reg_MEMWB.vhd Line: 64
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:g_forwardingUnit" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 787
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[0]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[1]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[2]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[3]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[4]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[5]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[6]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[7]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[8]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[9]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[10]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[11]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[12]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[13]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[14]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[15]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[16]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[17]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[18]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[19]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[20]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[21]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[22]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[23]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[24]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[25]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[26]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[27]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[28]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[29]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[30]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux2|o_O[31]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[0]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[1]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[2]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[3]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[4]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[5]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[6]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[7]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[8]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[9]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[10]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[11]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[12]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[13]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[14]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[15]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[16]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[17]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[18]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[19]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[20]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[21]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[22]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[23]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[24]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[25]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[26]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[27]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[28]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[29]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[30]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdMux1|o_O[31]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[0]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[1]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[2]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[3]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[4]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[5]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[6]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[7]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[8]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[9]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[10]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[11]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[12]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[13]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[14]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[15]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[16]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[17]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[18]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[19]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[20]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[21]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[22]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[23]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[24]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[25]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[26]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[27]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[28]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[29]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[30]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdDMux|o_O[31]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[0]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[1]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[2]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[3]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[4]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[5]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[6]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[7]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[8]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[9]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[10]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[11]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[12]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[13]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[14]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[15]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[16]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[17]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[18]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[19]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[20]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[21]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[22]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[23]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[24]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[25]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[26]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[27]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[28]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[29]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[30]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (14026): LATCH primitive "mux4t1_N:g_FwdCMux|o_O[31]" is permanently enabled File: /home/ethanp1/ethanp1/Project2/src/mux4t1_N.vhd Line: 16
Warning (276027): Inferred dual-clock RAM node "mem:IMem|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:IMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mem:DMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:DMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: /home/ethanp1/ethanp1/Project2/internal/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mem:IMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:IMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf
    Info (12023): Found entity 1: altsyncram_02e1 File: /home/ethanp1/ethanp1/Project2/internal/QuartusWork/db/altsyncram_02e1.tdf Line: 28
Warning (13012): Latch ALUcontrol:ALUcont|ALUcontrolOut[3] has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnit:control|ImmType File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 19
Warning (13012): Latch ALUcontrol:ALUcont|ALUcontrolOut[2] has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnit:control|ALUOP[2] File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (13012): Latch ALUcontrol:ALUcont|ALUcontrolOut[0] has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnit:control|ALUOP[0] File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (13012): Latch ALUcontrol:ALUcont|ALUcontrolOut[1] has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnit:control|ALUOP[2] File: /home/ethanp1/ethanp1/Project2/src/controlUnit.vhd Line: 27
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[0] has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/ethanp1/ethanp1/Project2/src/mem.vhd Line: 35
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[1] has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/ethanp1/ethanp1/Project2/src/mem.vhd Line: 35
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[2] has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/ethanp1/ethanp1/Project2/src/mem.vhd Line: 35
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[3] has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/ethanp1/ethanp1/Project2/src/mem.vhd Line: 35
Warning (13012): Latch ALUcontrol:ALUcont|shAmt[4] has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ALUcontrol.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/ethanp1/ethanp1/Project2/src/mem.vhd Line: 35
Warning (13012): Latch ControlHazardDetection:g_ControlHazardDetection|IF_Flush has unsafe behavior File: /home/ethanp1/ethanp1/Project2/src/ControlHazardDetection.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[97] File: /home/ethanp1/ethanp1/Project2/src/register_138.vhd Line: 49
Info (13000): Registers with preset signals will power-up high File: /home/ethanp1/ethanp1/Project2/src/PCReg.vhd Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/ethanp1/ethanp1/Project2/src/MIPS_Processor.vhd Line: 9
Info (21057): Implemented 4057 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3894 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 196 warnings
    Info: Peak virtual memory: 608 megabytes
    Info: Processing ended: Fri Dec 10 18:37:25 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:40


