Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Ecualizador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Ecualizador.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Ecualizador"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : Ecualizador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\ipcore_dir\datos2k.vhd" into library work
Parsing entity <datos2k>.
Parsing architecture <datos2k_a> of entity <datos2k>.
Parsing VHDL file "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\DEF.vhd" into library work
Parsing package <DEF>.
Parsing VHDL file "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\prbs.vhd" into library work
Parsing entity <prbs>.
Parsing architecture <Behavioral> of entity <prbs>.
Parsing VHDL file "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\ipcore_dir\divisor20.vhd" into library work
Parsing VHDL file "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\Intelpoladol.vhd" into library work
Parsing entity <Intelpoladol>.
Parsing architecture <Behavioral> of entity <intelpoladol>.
Parsing VHDL file "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\FSM.vhd" into library work
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\Ecualizador.vhd" into library work
Parsing entity <Ecualizador>.
Parsing architecture <Behavioral> of entity <ecualizador>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Ecualizador> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\Ecualizador.vhd" Line 46: <datawrite> remains a black-box since it has no binding entity.

Elaborating entity <datos2k> (architecture <datos2k_a>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\Ecualizador.vhd" Line 70: <divisor20> remains a black-box since it has no binding entity.

Elaborating entity <Intelpoladol> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <prbs> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <FSM> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Ecualizador>.
    Related source file is "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\Ecualizador.vhd".
    Found 10-bit adder for signal <s_canal<9:0>> created at line 1253.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Ecualizador> synthesized.

Synthesizing Unit <Intelpoladol>.
    Related source file is "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\Intelpoladol.vhd".
        ESPACIADO_PILOTOS = "01100"
    Found 5-bit register for signal <i>.
    Found 2-bit register for signal <estado_actual>.
    Found 1-bit register for signal <estimv_aux>.
    Found 15-bit register for signal <estim_aux_re>.
    Found 15-bit register for signal <estim_aux_im>.
    Found 10-bit register for signal <a_re>.
    Found 10-bit register for signal <a_im>.
    Found 10-bit register for signal <b_re>.
    Found 10-bit register for signal <b_im>.
    Found finite state machine <FSM_0> for signal <estado_actual>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | reposo                                         |
    | Power Up State     | reposo                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <b_re[9]_a_re[9]_add_24_OUT> created at line 104.
    Found 15-bit adder for signal <b_im[9]_a_im[9]_add_28_OUT> created at line 105.
    Found 5-bit adder for signal <i[4]_GND_7_o_add_30_OUT> created at line 1253.
    Found 5-bit subtractor for signal <GND_7_o_i[4]_sub_23_OUT<4:0>> created at line 104.
    Found 10x5-bit multiplier for signal <n0089> created at line 104.
    Found 10x5-bit multiplier for signal <n0090> created at line 104.
    Found 10x5-bit multiplier for signal <n0092> created at line 105.
    Found 10x5-bit multiplier for signal <n0093> created at line 105.
    Summary:
	inferred   4 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Intelpoladol> synthesized.

Synthesizing Unit <prbs>.
    Related source file is "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\prbs.vhd".
        ESPACIADO_PILOTOS = 12
    Found 1-bit register for signal <signo_aux>.
    Found 1-bit register for signal <ready_aux>.
    Found 11-bit register for signal <secuencia>.
    Found 4-bit register for signal <cuenta>.
    Found 1-bit register for signal <estado_actual>.
    Found 4-bit adder for signal <cuenta[3]_GND_9_o_add_3_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <prbs> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "C:\Users\Javi\Dropbox\Master\Electronica\Proyecto\Proyecto\FSM.vhd".
        ESPACIADO_PILOTOS = 12
        NUM_INTERVALOS = 142
        BITS_INTERVALOS = 8
WARNING:Xst:647 - Input <div_q<19:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <div_f<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <dir_aux>.
    Found 8-bit register for signal <i>.
    Found 2-bit register for signal <espera>.
    Found 2-bit register for signal <parte>.
    Found 4-bit register for signal <e>.
    Found 4-bit register for signal <estado_actual>.
    Found 1-bit register for signal <interpola_aux>.
    Found 1-bit register for signal <prbs>.
    Found 1-bit register for signal <dato_valid_aux>.
    Found 1-bit register for signal <nd>.
    Found 24-bit register for signal <sup>.
    Found 24-bit register for signal <inf>.
    Found 1-bit register for signal <signo_sup>.
    Found 1-bit register for signal <signo_inf>.
    Found 10-bit register for signal <sup_re>.
    Found 10-bit register for signal <sup_im>.
    Found 10-bit register for signal <inf_im>.
    Found 10-bit register for signal <inf_re>.
    Found 10-bit register for signal <h_re>.
    Found 10-bit register for signal <h_im>.
    Found 20-bit register for signal <divisor_aux>.
    Found 20-bit register for signal <dividendo_aux>.
    Found 8-bit register for signal <resultado_div>.
    Found 10-bit register for signal <dato_re>.
    Found 10-bit register for signal <dato_im>.
    Found 8-bit register for signal <dato_ec_re>.
    Found 8-bit register for signal <dato_ec_im>.
    Found finite state machine <FSM_1> for signal <estado_actual>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | reposo                                         |
    | Power Up State     | reposo                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <i[7]_GND_11_o_add_47_OUT> created at line 1241.
    Found 10-bit adder for signal <sup[21]_GND_11_o_add_50_OUT> created at line 1253.
    Found 10-bit adder for signal <sup[9]_GND_11_o_add_52_OUT> created at line 1253.
    Found 10-bit adder for signal <inf[21]_GND_11_o_add_56_OUT> created at line 1253.
    Found 10-bit adder for signal <inf[9]_GND_11_o_add_58_OUT> created at line 1253.
    Found 11-bit adder for signal <dir_aux[10]_GND_11_o_add_80_OUT> created at line 1241.
    Found 10-bit adder for signal <int_dato_im[9]_GND_11_o_add_87_OUT> created at line 1253.
    Found 11-bit adder for signal <dir_aux[10]_GND_11_o_add_96_OUT> created at line 1241.
    Found 2-bit adder for signal <espera[1]_GND_11_o_add_106_OUT> created at line 1241.
    Found 2-bit adder for signal <parte[1]_GND_11_o_add_107_OUT> created at line 1241.
    Found 20-bit adder for signal <dato_re[9]_dato_im[9]_add_111_OUT> created at line 309.
    Found 20-bit adder for signal <h_re[9]_h_im[9]_add_124_OUT> created at line 320.
    Found 4-bit adder for signal <e[3]_GND_11_o_add_128_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_49_OUT<10:0>> created at line 1308.
    Found 20-bit subtractor for signal <dato_im[9]_dato_re[9]_sub_122_OUT<19:0>> created at line 319.
    Found 10x10-bit multiplier for signal <n0368> created at line 309.
    Found 10x10-bit multiplier for signal <n0369> created at line 309.
    Found 10x10-bit multiplier for signal <dato_im[9]_h_re[9]_MuLt_119_OUT> created at line 319.
    Found 10x10-bit multiplier for signal <dato_re[9]_h_im[9]_MuLt_120_OUT> created at line 319.
    Found 10x10-bit multiplier for signal <n0371> created at line 320.
    Found 10x10-bit multiplier for signal <n0372> created at line 320.
    Summary:
	inferred   4 Multiplier(s).
	inferred  12 Adder/Subtractor(s).
	inferred 225 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 10x10-bit multiplier                                  : 4
 10x5-bit multiplier                                   : 4
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 6
 11-bit addsub                                         : 1
 15-bit adder                                          : 2
 2-bit adder                                           : 2
 20-bit adder                                          : 1
 20-bit addsub                                         : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 39
 1-bit register                                        : 10
 10-bit register                                       : 12
 11-bit register                                       : 2
 15-bit register                                       : 2
 2-bit register                                        : 2
 20-bit register                                       : 2
 24-bit register                                       : 2
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 4
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 6
 11-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/datos2k.ngc>.
Reading core <ipcore_dir/divisor20.ngc>.
Loading core <datos2k> for timing and area information for instance <memoriaDatos>.
Loading core <divisor20> for timing and area information for instance <divisor>.
WARNING:Xst:2677 - Node <estim_aux_re_0> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <estim_aux_re_1> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <estim_aux_re_2> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <estim_aux_re_3> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <estim_aux_re_14> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <estim_aux_im_0> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <estim_aux_im_1> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <estim_aux_im_2> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <estim_aux_im_3> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <estim_aux_im_14> of sequential type is unconnected in block <interpolador>.
WARNING:Xst:2677 - Node <sup_10> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <sup_11> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <sup_22> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <sup_23> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <inf_10> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <inf_11> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <inf_22> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <inf_23> of sequential type is unconnected in block <control>.

Synthesizing (advanced) Unit <FSM>.
The following registers are absorbed into accumulator <dir_aux>: 1 register on signal <dir_aux>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <espera>: 1 register on signal <espera>.
The following registers are absorbed into counter <e>: 1 register on signal <e>.
	Multiplier <Mmult_n0372> in block <FSM> and adder/subtractor <Madd_h_re[9]_h_im[9]_add_124_OUT> in block <FSM> are combined into a MAC<Maddsub_n0372>.
	The following registers are also absorbed by the MAC: <divisor_aux> in block <FSM>.
	Multiplier <Mmux__n0412_B_rs> in block <FSM> and adder/subtractor <Mmux__n0412_rs> in block <FSM> are combined into a MAC<Mmux__n0412_B_rs1>.
	The following registers are also absorbed by the MAC: <dividendo_aux> in block <FSM>.
Unit <FSM> synthesized (advanced).

Synthesizing (advanced) Unit <Intelpoladol>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
	Multiplier <Mmult_n0090> in block <Intelpoladol> and adder/subtractor <Madd_b_re[9]_a_re[9]_add_24_OUT> in block <Intelpoladol> are combined into a MAC<Maddsub_n0090>.
	The following registers are also absorbed by the MAC: <estim_aux_re> in block <Intelpoladol>.
	Multiplier <Mmult_n0093> in block <Intelpoladol> and adder/subtractor <Madd_b_im[9]_a_im[9]_add_28_OUT> in block <Intelpoladol> are combined into a MAC<Maddsub_n0093>.
	The following registers are also absorbed by the MAC: <estim_aux_im> in block <Intelpoladol>.
Unit <Intelpoladol> synthesized (advanced).
WARNING:Xst:2677 - Node <sup_10> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <sup_11> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <sup_22> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <sup_23> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <inf_10> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <inf_11> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <inf_22> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <inf_23> of sequential type is unconnected in block <FSM>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 4
 10x10-to-20-bit MAC                                   : 2
 10x5-to-15-bit MAC                                    : 2
# Multipliers                                          : 4
 10x10-bit multiplier                                  : 2
 10x5-bit multiplier                                   : 2
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 6
 2-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 4
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit updown accumulator                             : 1
# Registers                                            : 211
 Flip-Flops                                            : 211
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 53
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <interpolador/FSM_0> on signal <estado_actual[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 reposo       | 00
 interpolando | 01
 espera       | 10
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <control/FSM_1> on signal <estado_actual[1:4]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 reposo              | 0000
 leerpiloto          | 0001
 estimando           | 0010
 esperamemoriapiloto | 0011
 esperaprbs          | 0100
 ecualizando         | 0101
 esperamemoriadato   | 0110
 ecualizadato        | 0111
 esperadivisor       | 1000
---------------------------------

Optimizing unit <Ecualizador> ...

Optimizing unit <Intelpoladol> ...

Optimizing unit <prbs> ...

Optimizing unit <FSM> ...
WARNING:Xst:1710 - FF/Latch <interpolador/i_4> (without init value) has a constant value of 0 in block <Ecualizador>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Ecualizador, actual ratio is 10.
INFO:Xst:2260 - The FF/Latch <blk0000000c> in Unit <blk00000003> is equivalent to the following 5 FFs/Latches : <blk00000555> <blk00000556> <blk00000557> <blk00000558> <blk00000559> 
INFO:Xst:2260 - The FF/Latch <blk000000a3> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000550> 
INFO:Xst:2260 - The FF/Latch <blk0000009f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000055a> 
INFO:Xst:2260 - The FF/Latch <blk0000000c> in Unit <blk00000003> is equivalent to the following 5 FFs/Latches : <blk00000555> <blk00000556> <blk00000557> <blk00000558> <blk00000559> 
INFO:Xst:2260 - The FF/Latch <blk000000a3> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000550> 
INFO:Xst:2260 - The FF/Latch <blk0000009f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000055a> 
INFO:Xst:2260 - The FF/Latch <blk0000000c> in Unit <blk00000003> is equivalent to the following 5 FFs/Latches : <blk00000555> <blk00000556> <blk00000557> <blk00000558> <blk00000559> 
INFO:Xst:2260 - The FF/Latch <blk000000a3> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000550> 
INFO:Xst:2260 - The FF/Latch <blk0000009f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000055a> 
FlipFlop control/parte_0 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <Ecualizador> :
	Found 8-bit shift register for signal <random/secuencia_9>.
Unit <Ecualizador> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 180
 Flip-Flops                                            : 180
# Shift Registers                                      : 1
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Ecualizador.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 911
#      GND                         : 3
#      INV                         : 14
#      LUT1                        : 11
#      LUT2                        : 237
#      LUT3                        : 238
#      LUT4                        : 98
#      LUT5                        : 76
#      LUT6                        : 91
#      MUXCY                       : 70
#      MUXF7                       : 10
#      VCC                         : 3
#      XORCY                       : 60
# FlipFlops/Latches                : 1080
#      FD                          : 215
#      FDC                         : 16
#      FDCE                        : 33
#      FDE                         : 803
#      FDP                         : 2
#      FDPE                        : 11
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Shift Registers                  : 228
#      SRLC16E                     : 227
#      SRLC32E                     : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 21
#      IBUF                        : 4
#      OBUF                        : 17
# DSPs                             : 20
#      DSP48A1                     : 20
# Others                           : 2
#      datawrite                   : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1080  out of  11440     9%  
 Number of Slice LUTs:                  993  out of   5720    17%  
    Number used as Logic:               765  out of   5720    13%  
    Number used as Memory:              228  out of   1440    15%  
       Number used as SRL:              228

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1155
   Number with an unused Flip Flop:      75  out of   1155     6%  
   Number with an unused LUT:           162  out of   1155    14%  
   Number of fully used LUT-FF pairs:   918  out of   1155    79%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    200    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     20  out of     16   125% (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                 | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | IBUF+BUFG                                                                                                                             | 1332  |
memoriaDatos/N1                    | NONE(memoriaDatos/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 3     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.148ns (Maximum Frequency: 122.730MHz)
   Minimum input arrival time before clock: 6.273ns
   Maximum output required time after clock: 4.571ns
   Maximum combinational path delay: 1.222ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.148ns (frequency: 122.730MHz)
  Total number of paths / destination ports: 10619 / 2720
-------------------------------------------------------------------------
Delay:               8.148ns (Levels of Logic = 0)
  Source:            interpolador/Mmult_n0089 (DSP)
  Destination:       interpolador/Maddsub_n0090 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: interpolador/Mmult_n0089 to interpolador/Maddsub_n0090
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->PCOUT47    1   6.743   0.000  interpolador/Mmult_n0089 (interpolador/Mmult_n0089_PCOUT_to_Maddsub_n0090_PCIN_47)
     DSP48A1:PCIN47            1.405          interpolador/Maddsub_n0090
    ----------------------------------------
    Total                      8.148ns (8.148ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 223 / 203
-------------------------------------------------------------------------
Offset:              6.273ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       control/inf_re_9 (FF)
  Destination Clock: clk rising

  Data Path: reset to control/inf_re_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.222   1.921  reset_IBUF (reset_IBUF)
     LUT3:I0->O            3   0.205   0.995  control/_n0597_inv11 (control/_n0597_inv1)
     LUT5:I0->O           40   0.203   1.405  control/_n0649_inv1 (control/_n0649_inv)
     FDE:CE                    0.322          control/sup_re_0
    ----------------------------------------
    Total                      6.273ns (1.952ns logic, 4.321ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 100 / 55
-------------------------------------------------------------------------
Offset:              4.571ns (Levels of Logic = 2)
  Source:            interpolador/Maddsub_n0093 (DSP)
  Destination:       writeCanal:data<9> (PAD)
  Source Clock:      clk rising

  Data Path: interpolador/Maddsub_n0093 to writeCanal:data<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P4       9   1.200   1.058  interpolador/Maddsub_n0093 (Madd_s_canal<9:0>_lut<0>)
     LUT6:I3->O            4   0.205   0.684  Madd_s_canal<9:0>_xor<6>111 (Madd_s_canal<9:0>_xor<6>11)
     LUT5:I4->O           27   0.205   1.220  Madd_s_canal<9:0>_xor<9>11 (s_canal<9>)
    datawrite:data<9>          0.000          writeCanal
    ----------------------------------------
    Total                      4.571ns (1.610ns logic, 2.961ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.222ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       writeCanal:clk (PAD)

  Data Path: clk to writeCanal:clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   1.222   0.000  clk_IBUF (clk_IBUF)
    datawrite:clk              0.000          writeCanal
    ----------------------------------------
    Total                      1.222ns (1.222ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.148|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.36 secs
 
--> 

Total memory usage is 303500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :   11 (   0 filtered)

