Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Dec  6 15:32:35 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     694         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               43          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1019)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1548)
5. checking no_input_delay (7)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1019)
---------------------------
 There are 257 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce_2/button_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce_4/button_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/process_begin_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/scan_seg_1/clkout_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/standard_clock_generator_edit_1/standard_clock_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_next_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_next_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_next_reg[2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 286 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1548)
---------------------------------------------------
 There are 1548 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1586          inf        0.000                      0                 1586           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1586 Endpoints
Min Delay          1586 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.869ns  (logic 10.197ns (35.321%)  route 18.672ns (64.679%))
  Logic Levels:           33  (CARRY4=20 FDCE=1 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/Q
                         net (fo=38, routed)          2.303     2.759    main_state_switcher_1/self_clean_timer_standard[1]
    SLICE_X32Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.883 r  main_state_switcher_1/content_7[0]_i_17/O
                         net (fo=1, routed)           0.000     2.883    main_state_switcher_1/content_7[0]_i_17_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  main_state_switcher_1/content_7_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.433    main_state_switcher_1/content_7_reg[0]_i_7_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  main_state_switcher_1/content_6_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.547    main_state_switcher_1/content_6_reg[2]_i_32_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.786 r  main_state_switcher_1/content_4_reg[0]_i_130/O[2]
                         net (fo=37, routed)          2.533     6.319    main_state_switcher_1/total_seconds04_out[10]
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.302     6.621 r  main_state_switcher_1/content_4[0]_i_1113/O
                         net (fo=1, routed)           0.568     7.190    main_state_switcher_1/content_4[0]_i_1113_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.588 r  main_state_switcher_1/content_4_reg[0]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     7.588    main_state_switcher_1/content_4_reg[0]_i_1006_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  main_state_switcher_1/content_4_reg[0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     7.702    main_state_switcher_1/content_4_reg[0]_i_1005_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  main_state_switcher_1/content_4_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000     7.816    main_state_switcher_1/content_4_reg[0]_i_912_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  main_state_switcher_1/content_4_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000     7.930    main_state_switcher_1/content_4_reg[0]_i_788_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  main_state_switcher_1/content_4_reg[0]_i_620/CO[3]
                         net (fo=1, routed)           0.000     8.044    main_state_switcher_1/content_4_reg[0]_i_620_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.378 r  main_state_switcher_1/content_4_reg[0]_i_485/O[1]
                         net (fo=3, routed)           1.124     9.501    main_state_switcher_1/content_4_reg[0]_i_485_n_6
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.303     9.804 r  main_state_switcher_1/content_4[0]_i_473/O
                         net (fo=1, routed)           0.698    10.502    main_state_switcher_1/content_4[0]_i_473_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.898 r  main_state_switcher_1/content_4_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    10.898    main_state_switcher_1/content_4_reg[0]_i_356_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.221 r  main_state_switcher_1/content_4_reg[0]_i_235/O[1]
                         net (fo=3, routed)           0.852    12.073    main_state_switcher_1/content_4_reg[0]_i_235_n_6
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.306    12.379 r  main_state_switcher_1/content_4[0]_i_362/O
                         net (fo=1, routed)           0.000    12.379    main_state_switcher_1/content_4[0]_i_362_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.626 r  main_state_switcher_1/content_4_reg[0]_i_234/O[0]
                         net (fo=1, routed)           1.391    14.017    main_state_switcher_1/content_4_reg[0]_i_234_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    14.316 r  main_state_switcher_1/content_4[0]_i_133/O
                         net (fo=1, routed)           0.000    14.316    main_state_switcher_1/content_4[0]_i_133_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.894 r  main_state_switcher_1/content_4_reg[0]_i_58/O[2]
                         net (fo=7, routed)           0.809    15.703    main_state_switcher_1/content_4_reg[0]_i_58_n_5
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    16.384 r  main_state_switcher_1/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.384    main_state_switcher_1/content_4_reg[0]_i_56_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.638 r  main_state_switcher_1/content_4_reg[0]_i_57/CO[0]
                         net (fo=44, routed)          1.511    18.149    main_state_switcher_1/content_4_reg[0]_i_57_n_3
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.367    18.516 r  main_state_switcher_1/content_4[0]_i_140/O
                         net (fo=1, routed)           0.000    18.516    main_state_switcher_1/content_4[0]_i_140_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.066 r  main_state_switcher_1/content_4_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.066    main_state_switcher_1/content_4_reg[0]_i_59_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.379 r  main_state_switcher_1/content_4_reg[0]_i_13/O[3]
                         net (fo=6, routed)           1.318    20.697    main_state_switcher_1/content_4_reg[0]_i_13_n_4
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.306    21.003 r  main_state_switcher_1/content_4[1]_i_113/O
                         net (fo=1, routed)           0.000    21.003    main_state_switcher_1/content_4[1]_i_113_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.609 r  main_state_switcher_1/content_4_reg[1]_i_53/O[3]
                         net (fo=3, routed)           0.675    22.285    main_state_switcher_1/content_4_reg[1]_i_53_n_4
    SLICE_X14Y50         LUT4 (Prop_lut4_I0_O)        0.306    22.591 r  main_state_switcher_1/content_4[1]_i_115/O
                         net (fo=1, routed)           0.655    23.245    main_state_switcher_1/content_4[1]_i_115_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.641 r  main_state_switcher_1/content_4_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.641    main_state_switcher_1/content_4_reg[1]_i_56_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.895 r  main_state_switcher_1/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.811    24.706    main_state_switcher_1/content_4_reg[1]_i_26_n_3
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.367    25.073 r  main_state_switcher_1/content_3[2]_i_21/O
                         net (fo=5, routed)           1.177    26.250    main_state_switcher_1/content_3[2]_i_21_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.124    26.374 r  main_state_switcher_1/content_3[2]_i_6/O
                         net (fo=1, routed)           1.179    27.553    main_state_switcher_1/self_clean_minute_0[2]
    SLICE_X53Y49         LUT6 (Prop_lut6_I2_O)        0.124    27.677 r  main_state_switcher_1/content_3[2]_i_2/O
                         net (fo=1, routed)           1.068    28.745    main_state_switcher_1/content_3[2]_i_2_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    28.869 r  main_state_switcher_1/content_3[2]_i_1/O
                         net (fo=1, routed)           0.000    28.869    main_state_switcher_1/content_3[2]
    SLICE_X47Y51         FDRE                                         r  main_state_switcher_1/content_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.701ns  (logic 10.197ns (35.529%)  route 18.504ns (64.471%))
  Logic Levels:           33  (CARRY4=20 FDCE=1 LUT2=4 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/Q
                         net (fo=38, routed)          2.303     2.759    main_state_switcher_1/self_clean_timer_standard[1]
    SLICE_X32Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.883 r  main_state_switcher_1/content_7[0]_i_17/O
                         net (fo=1, routed)           0.000     2.883    main_state_switcher_1/content_7[0]_i_17_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  main_state_switcher_1/content_7_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.433    main_state_switcher_1/content_7_reg[0]_i_7_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  main_state_switcher_1/content_6_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.547    main_state_switcher_1/content_6_reg[2]_i_32_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.786 r  main_state_switcher_1/content_4_reg[0]_i_130/O[2]
                         net (fo=37, routed)          2.533     6.319    main_state_switcher_1/total_seconds04_out[10]
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.302     6.621 r  main_state_switcher_1/content_4[0]_i_1113/O
                         net (fo=1, routed)           0.568     7.190    main_state_switcher_1/content_4[0]_i_1113_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.588 r  main_state_switcher_1/content_4_reg[0]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     7.588    main_state_switcher_1/content_4_reg[0]_i_1006_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  main_state_switcher_1/content_4_reg[0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     7.702    main_state_switcher_1/content_4_reg[0]_i_1005_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  main_state_switcher_1/content_4_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000     7.816    main_state_switcher_1/content_4_reg[0]_i_912_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  main_state_switcher_1/content_4_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000     7.930    main_state_switcher_1/content_4_reg[0]_i_788_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  main_state_switcher_1/content_4_reg[0]_i_620/CO[3]
                         net (fo=1, routed)           0.000     8.044    main_state_switcher_1/content_4_reg[0]_i_620_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.378 r  main_state_switcher_1/content_4_reg[0]_i_485/O[1]
                         net (fo=3, routed)           1.124     9.501    main_state_switcher_1/content_4_reg[0]_i_485_n_6
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.303     9.804 r  main_state_switcher_1/content_4[0]_i_473/O
                         net (fo=1, routed)           0.698    10.502    main_state_switcher_1/content_4[0]_i_473_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.898 r  main_state_switcher_1/content_4_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    10.898    main_state_switcher_1/content_4_reg[0]_i_356_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.221 r  main_state_switcher_1/content_4_reg[0]_i_235/O[1]
                         net (fo=3, routed)           0.852    12.073    main_state_switcher_1/content_4_reg[0]_i_235_n_6
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.306    12.379 r  main_state_switcher_1/content_4[0]_i_362/O
                         net (fo=1, routed)           0.000    12.379    main_state_switcher_1/content_4[0]_i_362_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.626 r  main_state_switcher_1/content_4_reg[0]_i_234/O[0]
                         net (fo=1, routed)           1.391    14.017    main_state_switcher_1/content_4_reg[0]_i_234_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    14.316 r  main_state_switcher_1/content_4[0]_i_133/O
                         net (fo=1, routed)           0.000    14.316    main_state_switcher_1/content_4[0]_i_133_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.894 r  main_state_switcher_1/content_4_reg[0]_i_58/O[2]
                         net (fo=7, routed)           0.809    15.703    main_state_switcher_1/content_4_reg[0]_i_58_n_5
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    16.384 r  main_state_switcher_1/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.384    main_state_switcher_1/content_4_reg[0]_i_56_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.638 r  main_state_switcher_1/content_4_reg[0]_i_57/CO[0]
                         net (fo=44, routed)          1.511    18.149    main_state_switcher_1/content_4_reg[0]_i_57_n_3
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.367    18.516 r  main_state_switcher_1/content_4[0]_i_140/O
                         net (fo=1, routed)           0.000    18.516    main_state_switcher_1/content_4[0]_i_140_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.066 r  main_state_switcher_1/content_4_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.066    main_state_switcher_1/content_4_reg[0]_i_59_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.379 r  main_state_switcher_1/content_4_reg[0]_i_13/O[3]
                         net (fo=6, routed)           1.318    20.697    main_state_switcher_1/content_4_reg[0]_i_13_n_4
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.306    21.003 r  main_state_switcher_1/content_4[1]_i_113/O
                         net (fo=1, routed)           0.000    21.003    main_state_switcher_1/content_4[1]_i_113_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.609 r  main_state_switcher_1/content_4_reg[1]_i_53/O[3]
                         net (fo=3, routed)           0.675    22.285    main_state_switcher_1/content_4_reg[1]_i_53_n_4
    SLICE_X14Y50         LUT4 (Prop_lut4_I0_O)        0.306    22.591 r  main_state_switcher_1/content_4[1]_i_115/O
                         net (fo=1, routed)           0.655    23.245    main_state_switcher_1/content_4[1]_i_115_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.641 r  main_state_switcher_1/content_4_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.641    main_state_switcher_1/content_4_reg[1]_i_56_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.895 r  main_state_switcher_1/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.811    24.706    main_state_switcher_1/content_4_reg[1]_i_26_n_3
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.367    25.073 r  main_state_switcher_1/content_3[2]_i_21/O
                         net (fo=5, routed)           1.163    26.236    main_state_switcher_1/content_3[2]_i_21_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124    26.360 r  main_state_switcher_1/content_3[0]_i_11/O
                         net (fo=2, routed)           0.997    27.358    main_state_switcher_1/self_clean_minute_0[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    27.482 r  main_state_switcher_1/content_4[1]_i_5/O
                         net (fo=1, routed)           1.095    28.577    main_state_switcher_1/content_4[1]_i_5_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I3_O)        0.124    28.701 r  main_state_switcher_1/content_4[1]_i_1/O
                         net (fo=1, routed)           0.000    28.701    main_state_switcher_1/content_4[1]
    SLICE_X46Y51         FDRE                                         r  main_state_switcher_1/content_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.585ns  (logic 10.425ns (36.471%)  route 18.160ns (63.529%))
  Logic Levels:           33  (CARRY4=20 FDCE=1 LUT2=4 LUT3=2 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/Q
                         net (fo=38, routed)          2.303     2.759    main_state_switcher_1/self_clean_timer_standard[1]
    SLICE_X32Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.883 r  main_state_switcher_1/content_7[0]_i_17/O
                         net (fo=1, routed)           0.000     2.883    main_state_switcher_1/content_7[0]_i_17_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  main_state_switcher_1/content_7_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.433    main_state_switcher_1/content_7_reg[0]_i_7_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  main_state_switcher_1/content_6_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.547    main_state_switcher_1/content_6_reg[2]_i_32_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.786 r  main_state_switcher_1/content_4_reg[0]_i_130/O[2]
                         net (fo=37, routed)          2.533     6.319    main_state_switcher_1/total_seconds04_out[10]
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.302     6.621 r  main_state_switcher_1/content_4[0]_i_1113/O
                         net (fo=1, routed)           0.568     7.190    main_state_switcher_1/content_4[0]_i_1113_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.588 r  main_state_switcher_1/content_4_reg[0]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     7.588    main_state_switcher_1/content_4_reg[0]_i_1006_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  main_state_switcher_1/content_4_reg[0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     7.702    main_state_switcher_1/content_4_reg[0]_i_1005_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  main_state_switcher_1/content_4_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000     7.816    main_state_switcher_1/content_4_reg[0]_i_912_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  main_state_switcher_1/content_4_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000     7.930    main_state_switcher_1/content_4_reg[0]_i_788_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  main_state_switcher_1/content_4_reg[0]_i_620/CO[3]
                         net (fo=1, routed)           0.000     8.044    main_state_switcher_1/content_4_reg[0]_i_620_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.378 r  main_state_switcher_1/content_4_reg[0]_i_485/O[1]
                         net (fo=3, routed)           1.124     9.501    main_state_switcher_1/content_4_reg[0]_i_485_n_6
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.303     9.804 r  main_state_switcher_1/content_4[0]_i_473/O
                         net (fo=1, routed)           0.698    10.502    main_state_switcher_1/content_4[0]_i_473_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.898 r  main_state_switcher_1/content_4_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    10.898    main_state_switcher_1/content_4_reg[0]_i_356_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.221 r  main_state_switcher_1/content_4_reg[0]_i_235/O[1]
                         net (fo=3, routed)           0.852    12.073    main_state_switcher_1/content_4_reg[0]_i_235_n_6
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.306    12.379 r  main_state_switcher_1/content_4[0]_i_362/O
                         net (fo=1, routed)           0.000    12.379    main_state_switcher_1/content_4[0]_i_362_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.626 r  main_state_switcher_1/content_4_reg[0]_i_234/O[0]
                         net (fo=1, routed)           1.391    14.017    main_state_switcher_1/content_4_reg[0]_i_234_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    14.316 r  main_state_switcher_1/content_4[0]_i_133/O
                         net (fo=1, routed)           0.000    14.316    main_state_switcher_1/content_4[0]_i_133_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.894 r  main_state_switcher_1/content_4_reg[0]_i_58/O[2]
                         net (fo=7, routed)           0.809    15.703    main_state_switcher_1/content_4_reg[0]_i_58_n_5
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    16.384 r  main_state_switcher_1/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.384    main_state_switcher_1/content_4_reg[0]_i_56_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.638 r  main_state_switcher_1/content_4_reg[0]_i_57/CO[0]
                         net (fo=44, routed)          1.511    18.149    main_state_switcher_1/content_4_reg[0]_i_57_n_3
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.367    18.516 r  main_state_switcher_1/content_4[0]_i_140/O
                         net (fo=1, routed)           0.000    18.516    main_state_switcher_1/content_4[0]_i_140_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.066 r  main_state_switcher_1/content_4_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.066    main_state_switcher_1/content_4_reg[0]_i_59_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.379 r  main_state_switcher_1/content_4_reg[0]_i_13/O[3]
                         net (fo=6, routed)           1.318    20.697    main_state_switcher_1/content_4_reg[0]_i_13_n_4
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.306    21.003 r  main_state_switcher_1/content_4[1]_i_113/O
                         net (fo=1, routed)           0.000    21.003    main_state_switcher_1/content_4[1]_i_113_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.609 r  main_state_switcher_1/content_4_reg[1]_i_53/O[3]
                         net (fo=3, routed)           0.675    22.285    main_state_switcher_1/content_4_reg[1]_i_53_n_4
    SLICE_X14Y50         LUT4 (Prop_lut4_I0_O)        0.306    22.591 r  main_state_switcher_1/content_4[1]_i_115/O
                         net (fo=1, routed)           0.655    23.245    main_state_switcher_1/content_4[1]_i_115_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.641 r  main_state_switcher_1/content_4_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.641    main_state_switcher_1/content_4_reg[1]_i_56_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.895 r  main_state_switcher_1/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.811    24.706    main_state_switcher_1/content_4_reg[1]_i_26_n_3
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.367    25.073 r  main_state_switcher_1/content_3[2]_i_21/O
                         net (fo=5, routed)           1.163    26.236    main_state_switcher_1/content_3[2]_i_21_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124    26.360 r  main_state_switcher_1/content_3[0]_i_11/O
                         net (fo=2, routed)           1.219    27.580    main_state_switcher_1/self_clean_minute_0[0]
    SLICE_X47Y49         LUT4 (Prop_lut4_I3_O)        0.150    27.730 r  main_state_switcher_1/content_3[0]_i_3/O
                         net (fo=1, routed)           0.529    28.259    main_state_switcher_1/content_3[0]_i_3_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I2_O)        0.326    28.585 r  main_state_switcher_1/content_3[0]_i_1/O
                         net (fo=1, routed)           0.000    28.585    main_state_switcher_1/content_3[0]
    SLICE_X53Y49         FDRE                                         r  main_state_switcher_1/content_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.440ns  (logic 10.197ns (35.854%)  route 18.243ns (64.146%))
  Logic Levels:           33  (CARRY4=20 FDCE=1 LUT2=4 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/Q
                         net (fo=38, routed)          2.303     2.759    main_state_switcher_1/self_clean_timer_standard[1]
    SLICE_X32Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.883 r  main_state_switcher_1/content_7[0]_i_17/O
                         net (fo=1, routed)           0.000     2.883    main_state_switcher_1/content_7[0]_i_17_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  main_state_switcher_1/content_7_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.433    main_state_switcher_1/content_7_reg[0]_i_7_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  main_state_switcher_1/content_6_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.547    main_state_switcher_1/content_6_reg[2]_i_32_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.786 r  main_state_switcher_1/content_4_reg[0]_i_130/O[2]
                         net (fo=37, routed)          2.533     6.319    main_state_switcher_1/total_seconds04_out[10]
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.302     6.621 r  main_state_switcher_1/content_4[0]_i_1113/O
                         net (fo=1, routed)           0.568     7.190    main_state_switcher_1/content_4[0]_i_1113_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.588 r  main_state_switcher_1/content_4_reg[0]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     7.588    main_state_switcher_1/content_4_reg[0]_i_1006_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  main_state_switcher_1/content_4_reg[0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     7.702    main_state_switcher_1/content_4_reg[0]_i_1005_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  main_state_switcher_1/content_4_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000     7.816    main_state_switcher_1/content_4_reg[0]_i_912_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  main_state_switcher_1/content_4_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000     7.930    main_state_switcher_1/content_4_reg[0]_i_788_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  main_state_switcher_1/content_4_reg[0]_i_620/CO[3]
                         net (fo=1, routed)           0.000     8.044    main_state_switcher_1/content_4_reg[0]_i_620_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.378 r  main_state_switcher_1/content_4_reg[0]_i_485/O[1]
                         net (fo=3, routed)           1.124     9.501    main_state_switcher_1/content_4_reg[0]_i_485_n_6
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.303     9.804 r  main_state_switcher_1/content_4[0]_i_473/O
                         net (fo=1, routed)           0.698    10.502    main_state_switcher_1/content_4[0]_i_473_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.898 r  main_state_switcher_1/content_4_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    10.898    main_state_switcher_1/content_4_reg[0]_i_356_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.221 r  main_state_switcher_1/content_4_reg[0]_i_235/O[1]
                         net (fo=3, routed)           0.852    12.073    main_state_switcher_1/content_4_reg[0]_i_235_n_6
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.306    12.379 r  main_state_switcher_1/content_4[0]_i_362/O
                         net (fo=1, routed)           0.000    12.379    main_state_switcher_1/content_4[0]_i_362_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.626 r  main_state_switcher_1/content_4_reg[0]_i_234/O[0]
                         net (fo=1, routed)           1.391    14.017    main_state_switcher_1/content_4_reg[0]_i_234_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    14.316 r  main_state_switcher_1/content_4[0]_i_133/O
                         net (fo=1, routed)           0.000    14.316    main_state_switcher_1/content_4[0]_i_133_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.894 r  main_state_switcher_1/content_4_reg[0]_i_58/O[2]
                         net (fo=7, routed)           0.809    15.703    main_state_switcher_1/content_4_reg[0]_i_58_n_5
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    16.384 r  main_state_switcher_1/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.384    main_state_switcher_1/content_4_reg[0]_i_56_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.638 r  main_state_switcher_1/content_4_reg[0]_i_57/CO[0]
                         net (fo=44, routed)          1.511    18.149    main_state_switcher_1/content_4_reg[0]_i_57_n_3
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.367    18.516 r  main_state_switcher_1/content_4[0]_i_140/O
                         net (fo=1, routed)           0.000    18.516    main_state_switcher_1/content_4[0]_i_140_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.066 r  main_state_switcher_1/content_4_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.066    main_state_switcher_1/content_4_reg[0]_i_59_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.379 r  main_state_switcher_1/content_4_reg[0]_i_13/O[3]
                         net (fo=6, routed)           1.318    20.697    main_state_switcher_1/content_4_reg[0]_i_13_n_4
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.306    21.003 r  main_state_switcher_1/content_4[1]_i_113/O
                         net (fo=1, routed)           0.000    21.003    main_state_switcher_1/content_4[1]_i_113_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.609 r  main_state_switcher_1/content_4_reg[1]_i_53/O[3]
                         net (fo=3, routed)           0.675    22.285    main_state_switcher_1/content_4_reg[1]_i_53_n_4
    SLICE_X14Y50         LUT4 (Prop_lut4_I0_O)        0.306    22.591 r  main_state_switcher_1/content_4[1]_i_115/O
                         net (fo=1, routed)           0.655    23.245    main_state_switcher_1/content_4[1]_i_115_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.641 r  main_state_switcher_1/content_4_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.641    main_state_switcher_1/content_4_reg[1]_i_56_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.895 r  main_state_switcher_1/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.811    24.706    main_state_switcher_1/content_4_reg[1]_i_26_n_3
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.367    25.073 r  main_state_switcher_1/content_3[2]_i_21/O
                         net (fo=5, routed)           1.166    26.239    main_state_switcher_1/content_3[2]_i_21_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124    26.363 r  main_state_switcher_1/content_3[1]_i_14/O
                         net (fo=1, routed)           0.969    27.332    main_state_switcher_1/self_clean_minute_0[1]
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124    27.456 r  main_state_switcher_1/content_3[1]_i_4/O
                         net (fo=1, routed)           0.860    28.316    main_state_switcher_1/content_3[1]_i_4_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    28.440 r  main_state_switcher_1/content_3[1]_i_1/O
                         net (fo=1, routed)           0.000    28.440    main_state_switcher_1/content_3[1]
    SLICE_X54Y50         FDRE                                         r  main_state_switcher_1/content_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.429ns  (logic 10.056ns (35.373%)  route 18.373ns (64.627%))
  Logic Levels:           32  (CARRY4=17 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[11]/C
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/level_3_timer_standard_reg[11]/Q
                         net (fo=39, routed)          2.448     2.904    main_state_switcher_1/level_3_timer_standard[11]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  main_state_switcher_1/content_3[2]_i_102/O
                         net (fo=1, routed)           0.000     3.028    main_state_switcher_1/content_3[2]_i_102_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.429 r  main_state_switcher_1/content_3_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000     3.429    main_state_switcher_1/content_3_reg[2]_i_59_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.668 r  main_state_switcher_1/content_3_reg[2]_i_174/O[2]
                         net (fo=29, routed)          2.431     6.099    main_state_switcher_1/total_seconds02_out[14]
    SLICE_X33Y59         LUT3 (Prop_lut3_I1_O)        0.302     6.401 r  main_state_switcher_1/content_3[2]_i_323/O
                         net (fo=2, routed)           1.089     7.490    main_state_switcher_1/content_3[2]_i_323_n_0
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124     7.614 r  main_state_switcher_1/content_3[2]_i_327/O
                         net (fo=1, routed)           0.000     7.614    main_state_switcher_1/content_3[2]_i_327_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.161 r  main_state_switcher_1/content_3_reg[2]_i_255/O[2]
                         net (fo=3, routed)           1.127     9.288    main_state_switcher_1/content_3_reg[2]_i_255_n_5
    SLICE_X29Y56         LUT3 (Prop_lut3_I2_O)        0.302     9.590 r  main_state_switcher_1/content_3[2]_i_196/O
                         net (fo=1, routed)           0.480    10.069    main_state_switcher_1/content_3[2]_i_196_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.595 r  main_state_switcher_1/content_3_reg[2]_i_158/CO[3]
                         net (fo=1, routed)           0.000    10.595    main_state_switcher_1/content_3_reg[2]_i_158_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.709 r  main_state_switcher_1/content_3_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.709    main_state_switcher_1/content_3_reg[2]_i_117_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.043 r  main_state_switcher_1/content_3_reg[2]_i_107/O[1]
                         net (fo=3, routed)           1.023    12.066    main_state_switcher_1/content_3_reg[2]_i_107_n_6
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.303    12.369 r  main_state_switcher_1/content_3[2]_i_137/O
                         net (fo=1, routed)           0.000    12.369    main_state_switcher_1/content_3[2]_i_137_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.949 r  main_state_switcher_1/content_3_reg[2]_i_106/O[2]
                         net (fo=1, routed)           0.817    13.766    main_state_switcher_1/content_3_reg[2]_i_106_n_5
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.302    14.068 r  main_state_switcher_1/content_3[2]_i_60/O
                         net (fo=1, routed)           0.000    14.068    main_state_switcher_1/content_3[2]_i_60_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.469 r  main_state_switcher_1/content_3_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.469    main_state_switcher_1/content_3_reg[2]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.691 f  main_state_switcher_1/content_3_reg[2]_i_108/O[0]
                         net (fo=1, routed)           0.577    15.267    main_state_switcher_1/content_3_reg[2]_i_108_n_7
    SLICE_X37Y58         LUT1 (Prop_lut1_I0_O)        0.299    15.566 r  main_state_switcher_1/content_3[2]_i_64/O
                         net (fo=1, routed)           0.000    15.566    main_state_switcher_1/content_3[2]_i_64_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    15.930 r  main_state_switcher_1/content_3_reg[2]_i_31/CO[0]
                         net (fo=44, routed)          1.931    17.861    main_state_switcher_1/content_3_reg[2]_i_31_n_3
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.373    18.234 r  main_state_switcher_1/content_4[0]_i_124/O
                         net (fo=1, routed)           0.000    18.234    main_state_switcher_1/content_4[0]_i_124_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.784 r  main_state_switcher_1/content_4_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.784    main_state_switcher_1/content_4_reg[0]_i_47_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.898 r  main_state_switcher_1/content_4_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.898    main_state_switcher_1/content_4_reg[0]_i_11_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.120 f  main_state_switcher_1/content_3_reg[2]_i_9/O[0]
                         net (fo=9, routed)           1.001    20.121    main_state_switcher_1/content_3_reg[2]_i_9_n_7
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.299    20.420 r  main_state_switcher_1/content_3[2]_i_132/O
                         net (fo=1, routed)           0.000    20.420    main_state_switcher_1/content_3[2]_i_132_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.970 r  main_state_switcher_1/content_3_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    20.970    main_state_switcher_1/content_3_reg[2]_i_97_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.283 r  main_state_switcher_1/content_3_reg[2]_i_56/O[3]
                         net (fo=3, routed)           1.128    22.411    main_state_switcher_1/content_3_reg[2]_i_56_n_4
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.306    22.717 r  main_state_switcher_1/content_3[2]_i_89/O
                         net (fo=1, routed)           0.331    23.047    main_state_switcher_1/content_3[2]_i_89_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.443 r  main_state_switcher_1/content_3_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.443    main_state_switcher_1/content_3_reg[2]_i_53_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.697 r  main_state_switcher_1/content_3_reg[2]_i_28/CO[0]
                         net (fo=3, routed)           0.520    24.218    main_state_switcher_1/content_3_reg[2]_i_28_n_3
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.367    24.585 r  main_state_switcher_1/content_3[2]_i_10/O
                         net (fo=5, routed)           1.278    25.863    main_state_switcher_1/content_3[2]_i_10_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.987 r  main_state_switcher_1/content_3[0]_i_10/O
                         net (fo=3, routed)           1.016    27.002    main_state_switcher_1/level_3_minute_0[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.126 r  main_state_switcher_1/content_4[2]_i_3/O
                         net (fo=1, routed)           1.179    28.305    main_state_switcher_1/content_4[2]_i_3_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I2_O)        0.124    28.429 r  main_state_switcher_1/content_4[2]_i_1/O
                         net (fo=1, routed)           0.000    28.429    main_state_switcher_1/content_4[2]
    SLICE_X53Y49         FDRE                                         r  main_state_switcher_1/content_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.113ns  (logic 10.197ns (36.272%)  route 17.916ns (63.728%))
  Logic Levels:           33  (CARRY4=20 FDCE=1 LUT2=4 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[1]/Q
                         net (fo=38, routed)          2.303     2.759    main_state_switcher_1/self_clean_timer_standard[1]
    SLICE_X32Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.883 r  main_state_switcher_1/content_7[0]_i_17/O
                         net (fo=1, routed)           0.000     2.883    main_state_switcher_1/content_7[0]_i_17_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.433 r  main_state_switcher_1/content_7_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.433    main_state_switcher_1/content_7_reg[0]_i_7_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  main_state_switcher_1/content_6_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.547    main_state_switcher_1/content_6_reg[2]_i_32_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.786 r  main_state_switcher_1/content_4_reg[0]_i_130/O[2]
                         net (fo=37, routed)          2.533     6.319    main_state_switcher_1/total_seconds04_out[10]
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.302     6.621 r  main_state_switcher_1/content_4[0]_i_1113/O
                         net (fo=1, routed)           0.568     7.190    main_state_switcher_1/content_4[0]_i_1113_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.588 r  main_state_switcher_1/content_4_reg[0]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     7.588    main_state_switcher_1/content_4_reg[0]_i_1006_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  main_state_switcher_1/content_4_reg[0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     7.702    main_state_switcher_1/content_4_reg[0]_i_1005_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  main_state_switcher_1/content_4_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000     7.816    main_state_switcher_1/content_4_reg[0]_i_912_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  main_state_switcher_1/content_4_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000     7.930    main_state_switcher_1/content_4_reg[0]_i_788_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  main_state_switcher_1/content_4_reg[0]_i_620/CO[3]
                         net (fo=1, routed)           0.000     8.044    main_state_switcher_1/content_4_reg[0]_i_620_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.378 r  main_state_switcher_1/content_4_reg[0]_i_485/O[1]
                         net (fo=3, routed)           1.124     9.501    main_state_switcher_1/content_4_reg[0]_i_485_n_6
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.303     9.804 r  main_state_switcher_1/content_4[0]_i_473/O
                         net (fo=1, routed)           0.698    10.502    main_state_switcher_1/content_4[0]_i_473_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.898 r  main_state_switcher_1/content_4_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    10.898    main_state_switcher_1/content_4_reg[0]_i_356_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.221 r  main_state_switcher_1/content_4_reg[0]_i_235/O[1]
                         net (fo=3, routed)           0.852    12.073    main_state_switcher_1/content_4_reg[0]_i_235_n_6
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.306    12.379 r  main_state_switcher_1/content_4[0]_i_362/O
                         net (fo=1, routed)           0.000    12.379    main_state_switcher_1/content_4[0]_i_362_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.626 r  main_state_switcher_1/content_4_reg[0]_i_234/O[0]
                         net (fo=1, routed)           1.391    14.017    main_state_switcher_1/content_4_reg[0]_i_234_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    14.316 r  main_state_switcher_1/content_4[0]_i_133/O
                         net (fo=1, routed)           0.000    14.316    main_state_switcher_1/content_4[0]_i_133_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.894 r  main_state_switcher_1/content_4_reg[0]_i_58/O[2]
                         net (fo=7, routed)           0.809    15.703    main_state_switcher_1/content_4_reg[0]_i_58_n_5
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    16.384 r  main_state_switcher_1/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.384    main_state_switcher_1/content_4_reg[0]_i_56_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.638 r  main_state_switcher_1/content_4_reg[0]_i_57/CO[0]
                         net (fo=44, routed)          1.511    18.149    main_state_switcher_1/content_4_reg[0]_i_57_n_3
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.367    18.516 r  main_state_switcher_1/content_4[0]_i_140/O
                         net (fo=1, routed)           0.000    18.516    main_state_switcher_1/content_4[0]_i_140_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.066 r  main_state_switcher_1/content_4_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.066    main_state_switcher_1/content_4_reg[0]_i_59_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.379 r  main_state_switcher_1/content_4_reg[0]_i_13/O[3]
                         net (fo=6, routed)           1.318    20.697    main_state_switcher_1/content_4_reg[0]_i_13_n_4
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.306    21.003 r  main_state_switcher_1/content_4[1]_i_113/O
                         net (fo=1, routed)           0.000    21.003    main_state_switcher_1/content_4[1]_i_113_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.609 r  main_state_switcher_1/content_4_reg[1]_i_53/O[3]
                         net (fo=3, routed)           0.675    22.285    main_state_switcher_1/content_4_reg[1]_i_53_n_4
    SLICE_X14Y50         LUT4 (Prop_lut4_I0_O)        0.306    22.591 r  main_state_switcher_1/content_4[1]_i_115/O
                         net (fo=1, routed)           0.655    23.245    main_state_switcher_1/content_4[1]_i_115_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.641 r  main_state_switcher_1/content_4_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.641    main_state_switcher_1/content_4_reg[1]_i_56_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.895 r  main_state_switcher_1/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.811    24.706    main_state_switcher_1/content_4_reg[1]_i_26_n_3
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.367    25.073 r  main_state_switcher_1/content_3[2]_i_21/O
                         net (fo=5, routed)           0.837    25.910    main_state_switcher_1/content_3[2]_i_21_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I4_O)        0.124    26.034 r  main_state_switcher_1/content_4[3]_i_11/O
                         net (fo=1, routed)           1.141    27.175    main_state_switcher_1/self_clean_minute_1[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.124    27.299 r  main_state_switcher_1/content_4[3]_i_4/O
                         net (fo=1, routed)           0.689    27.989    main_state_switcher_1/content_4[3]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I3_O)        0.124    28.113 r  main_state_switcher_1/content_4[3]_i_1/O
                         net (fo=1, routed)           0.000    28.113    main_state_switcher_1/content_4[3]
    SLICE_X53Y51         FDRE                                         r  main_state_switcher_1/content_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.194ns  (logic 10.377ns (38.159%)  route 16.817ns (61.841%))
  Logic Levels:           32  (CARRY4=18 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[17]/C
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/strong_standby_timer_standard_reg[17]/Q
                         net (fo=32, routed)          2.772     3.290    main_state_switcher_1/strong_standby_timer_standard[17]
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.414 r  main_state_switcher_1/content_3[1]_i_183/O
                         net (fo=1, routed)           0.000     3.414    main_state_switcher_1/content_3[1]_i_183_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.947 r  main_state_switcher_1/content_3_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000     3.947    main_state_switcher_1/content_3_reg[1]_i_163_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.270 r  main_state_switcher_1/content_3_reg[1]_i_237/O[1]
                         net (fo=21, routed)          1.569     5.839    main_state_switcher_1/total_seconds00_out[21]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.306     6.145 r  main_state_switcher_1/content_3[1]_i_252/O
                         net (fo=2, routed)           0.937     7.082    main_state_switcher_1/content_3[1]_i_252_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.478 r  main_state_switcher_1/content_3_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.478    main_state_switcher_1/content_3_reg[1]_i_218_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.801 r  main_state_switcher_1/content_3_reg[1]_i_178/O[1]
                         net (fo=3, routed)           1.352     9.154    main_state_switcher_1/content_3_reg[1]_i_178_n_6
    SLICE_X52Y58         LUT3 (Prop_lut3_I2_O)        0.306     9.460 r  main_state_switcher_1/content_3[1]_i_170/O
                         net (fo=1, routed)           0.557    10.016    main_state_switcher_1/content_3[1]_i_170_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.401 r  main_state_switcher_1/content_3_reg[1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    10.401    main_state_switcher_1/content_3_reg[1]_i_151_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.515 r  main_state_switcher_1/content_3_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    10.515    main_state_switcher_1/content_3_reg[1]_i_120_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.849 r  main_state_switcher_1/content_3_reg[1]_i_106/O[1]
                         net (fo=3, routed)           1.073    11.922    main_state_switcher_1/content_3_reg[1]_i_106_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.303    12.225 r  main_state_switcher_1/content_3[1]_i_140/O
                         net (fo=1, routed)           0.000    12.225    main_state_switcher_1/content_3[1]_i_140_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.803 r  main_state_switcher_1/content_3_reg[1]_i_105/O[2]
                         net (fo=1, routed)           0.983    13.786    main_state_switcher_1/content_3_reg[1]_i_105_n_5
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.301    14.087 r  main_state_switcher_1/content_3[1]_i_65/O
                         net (fo=1, routed)           0.000    14.087    main_state_switcher_1/content_3[1]_i_65_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.488 r  main_state_switcher_1/content_3_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.488    main_state_switcher_1/content_3_reg[1]_i_30_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.710 f  main_state_switcher_1/content_3_reg[1]_i_107/O[0]
                         net (fo=1, routed)           0.958    15.668    main_state_switcher_1/content_3_reg[1]_i_107_n_7
    SLICE_X39Y64         LUT1 (Prop_lut1_I0_O)        0.299    15.967 r  main_state_switcher_1/content_3[1]_i_69/O
                         net (fo=1, routed)           0.000    15.967    main_state_switcher_1/content_3[1]_i_69_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.331 r  main_state_switcher_1/content_3_reg[1]_i_31/CO[0]
                         net (fo=44, routed)          1.505    17.837    main_state_switcher_1/content_3_reg[1]_i_31_n_3
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.373    18.210 r  main_state_switcher_1/content_3[1]_i_78/O
                         net (fo=1, routed)           0.000    18.210    main_state_switcher_1/content_3[1]_i_78_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.743 r  main_state_switcher_1/content_3_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.743    main_state_switcher_1/content_3_reg[1]_i_47_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.860 r  main_state_switcher_1/content_3_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.860    main_state_switcher_1/content_3_reg[1]_i_21_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.079 f  main_state_switcher_1/content_3_reg[1]_i_10/O[0]
                         net (fo=9, routed)           1.127    20.206    main_state_switcher_1/content_3_reg[1]_i_10_n_7
    SLICE_X41Y61         LUT1 (Prop_lut1_I0_O)        0.295    20.501 r  main_state_switcher_1/content_3[1]_i_135/O
                         net (fo=1, routed)           0.000    20.501    main_state_switcher_1/content_3[1]_i_135_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.051 r  main_state_switcher_1/content_3_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    21.051    main_state_switcher_1/content_3_reg[1]_i_96_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.385 r  main_state_switcher_1/content_3_reg[1]_i_61/O[1]
                         net (fo=3, routed)           0.693    22.078    main_state_switcher_1/content_3_reg[1]_i_61_n_6
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.303    22.381 r  main_state_switcher_1/content_3[1]_i_90/O
                         net (fo=1, routed)           0.550    22.931    main_state_switcher_1/content_3[1]_i_90_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.438 r  main_state_switcher_1/content_3_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    23.438    main_state_switcher_1/content_3_reg[1]_i_58_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.709 r  main_state_switcher_1/content_3_reg[1]_i_28/CO[0]
                         net (fo=3, routed)           0.430    24.139    main_state_switcher_1/content_3_reg[1]_i_28_n_3
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.373    24.512 r  main_state_switcher_1/content_4[0]_i_46/O
                         net (fo=1, routed)           0.811    25.322    main_state_switcher_1/content_4[0]_i_46_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.446 r  main_state_switcher_1/content_4[0]_i_9/O
                         net (fo=1, routed)           0.431    25.878    main_state_switcher_1/content_4[0]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I4_O)        0.124    26.002 r  main_state_switcher_1/content_4[0]_i_2/O
                         net (fo=1, routed)           1.069    27.070    main_state_switcher_1/content_4[0]_i_2_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.124    27.194 r  main_state_switcher_1/content_4[0]_i_1/O
                         net (fo=1, routed)           0.000    27.194    main_state_switcher_1/content_4[0]
    SLICE_X53Y49         FDRE                                         r  main_state_switcher_1/content_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_7_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.899ns  (logic 9.491ns (41.447%)  route 13.408ns (58.553%))
  Logic Levels:           31  (CARRY4=19 FDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[9]/C
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  main_state_switcher_1/total_working_time_standard_reg[9]/Q
                         net (fo=46, routed)          2.593     3.012    main_state_switcher_1/total_working_time_standard[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.296     3.308 r  main_state_switcher_1/content_4[0]_i_682/O
                         net (fo=2, routed)           0.555     3.863    main_state_switcher_1/content_4[0]_i_682_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.383 r  main_state_switcher_1/content_6_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000     4.383    main_state_switcher_1/content_6_reg[2]_i_609_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.500 r  main_state_switcher_1/content_6_reg[2]_i_608/CO[3]
                         net (fo=1, routed)           0.000     4.500    main_state_switcher_1/content_6_reg[2]_i_608_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.617 r  main_state_switcher_1/content_6_reg[2]_i_550/CO[3]
                         net (fo=1, routed)           0.000     4.617    main_state_switcher_1/content_6_reg[2]_i_550_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.734 r  main_state_switcher_1/content_6_reg[2]_i_436/CO[3]
                         net (fo=1, routed)           0.000     4.734    main_state_switcher_1/content_6_reg[2]_i_436_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.057 r  main_state_switcher_1/content_6_reg[2]_i_294/O[1]
                         net (fo=3, routed)           1.196     6.254    main_state_switcher_1/content_6_reg[2]_i_294_n_6
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.306     6.560 r  main_state_switcher_1/content_6[2]_i_286/O
                         net (fo=1, routed)           0.692     7.251    main_state_switcher_1/content_6[2]_i_286_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.636 r  main_state_switcher_1/content_6_reg[2]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.636    main_state_switcher_1/content_6_reg[2]_i_188_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  main_state_switcher_1/content_6_reg[2]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.750    main_state_switcher_1/content_6_reg[2]_i_149_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.084 r  main_state_switcher_1/content_7_reg[0]_i_50/O[1]
                         net (fo=3, routed)           0.606     8.690    main_state_switcher_1/content_7_reg[0]_i_50_n_6
    SLICE_X50Y37         LUT2 (Prop_lut2_I0_O)        0.303     8.993 r  main_state_switcher_1/content_7[0]_i_60/O
                         net (fo=1, routed)           0.000     8.993    main_state_switcher_1/content_7[0]_i_60_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.245 r  main_state_switcher_1/content_7_reg[0]_i_49/O[0]
                         net (fo=1, routed)           0.943    10.188    main_state_switcher_1/content_7_reg[0]_i_49_n_7
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.295    10.483 r  main_state_switcher_1/content_7[0]_i_39/O
                         net (fo=1, routed)           0.000    10.483    main_state_switcher_1/content_7[0]_i_39_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.063 r  main_state_switcher_1/content_7_reg[0]_i_21/O[2]
                         net (fo=7, routed)           0.590    11.653    main_state_switcher_1/content_7_reg[0]_i_21_n_5
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    12.353 r  main_state_switcher_1/content_7_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.353    main_state_switcher_1/content_7_reg[0]_i_19_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.624 r  main_state_switcher_1/content_7_reg[0]_i_20/CO[0]
                         net (fo=44, routed)          1.042    13.667    main_state_switcher_1/content_7_reg[0]_i_20_n_3
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.373    14.040 r  main_state_switcher_1/content_7[0]_i_46/O
                         net (fo=1, routed)           0.000    14.040    main_state_switcher_1/content_7[0]_i_46_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.573 r  main_state_switcher_1/content_7_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.573    main_state_switcher_1/content_7_reg[0]_i_22_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.690 r  main_state_switcher_1/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.690    main_state_switcher_1/content_7_reg[0]_i_9_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.909 f  main_state_switcher_1/content_6_reg[2]_i_11/O[0]
                         net (fo=8, routed)           0.737    15.646    main_state_switcher_1/content_6_reg[2]_i_11_n_7
    SLICE_X53Y43         LUT1 (Prop_lut1_I0_O)        0.295    15.941 r  main_state_switcher_1/content_6[2]_i_148/O
                         net (fo=1, routed)           0.000    15.941    main_state_switcher_1/content_6[2]_i_148_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.491 r  main_state_switcher_1/content_6_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.491    main_state_switcher_1/content_6_reg[2]_i_100_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.730 r  main_state_switcher_1/content_6_reg[2]_i_61/O[2]
                         net (fo=3, routed)           0.876    17.606    main_state_switcher_1/content_6_reg[2]_i_61_n_5
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.302    17.908 r  main_state_switcher_1/content_6[2]_i_93/O
                         net (fo=1, routed)           0.568    18.476    main_state_switcher_1/content_6[2]_i_93_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.874 r  main_state_switcher_1/content_6_reg[2]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.874    main_state_switcher_1/content_6_reg[2]_i_58_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.145 r  main_state_switcher_1/content_6_reg[2]_i_23/CO[0]
                         net (fo=3, routed)           0.824    19.969    main_state_switcher_1/content_6_reg[2]_i_23_n_3
    SLICE_X52Y45         LUT6 (Prop_lut6_I4_O)        0.373    20.342 r  main_state_switcher_1/content_6[0]_i_14/O
                         net (fo=4, routed)           0.482    20.824    main_state_switcher_1/content_6[0]_i_14_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.948 r  main_state_switcher_1/content_7[1]_i_13/O
                         net (fo=1, routed)           0.607    21.556    main_state_switcher_1/total_working_standard_edit_minute_1[1]
    SLICE_X54Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.680 r  main_state_switcher_1/content_7[1]_i_5/O
                         net (fo=1, routed)           1.095    22.775    main_state_switcher_1/content_7[1]_i_5_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I4_O)        0.124    22.899 r  main_state_switcher_1/content_7[1]_i_1/O
                         net (fo=1, routed)           0.000    22.899    main_state_switcher_1/content_7[1]
    SLICE_X47Y48         FDRE                                         r  main_state_switcher_1/content_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_7_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.579ns  (logic 9.491ns (42.035%)  route 13.088ns (57.965%))
  Logic Levels:           31  (CARRY4=19 FDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[9]/C
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  main_state_switcher_1/total_working_time_standard_reg[9]/Q
                         net (fo=46, routed)          2.593     3.012    main_state_switcher_1/total_working_time_standard[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.296     3.308 r  main_state_switcher_1/content_4[0]_i_682/O
                         net (fo=2, routed)           0.555     3.863    main_state_switcher_1/content_4[0]_i_682_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.383 r  main_state_switcher_1/content_6_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000     4.383    main_state_switcher_1/content_6_reg[2]_i_609_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.500 r  main_state_switcher_1/content_6_reg[2]_i_608/CO[3]
                         net (fo=1, routed)           0.000     4.500    main_state_switcher_1/content_6_reg[2]_i_608_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.617 r  main_state_switcher_1/content_6_reg[2]_i_550/CO[3]
                         net (fo=1, routed)           0.000     4.617    main_state_switcher_1/content_6_reg[2]_i_550_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.734 r  main_state_switcher_1/content_6_reg[2]_i_436/CO[3]
                         net (fo=1, routed)           0.000     4.734    main_state_switcher_1/content_6_reg[2]_i_436_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.057 r  main_state_switcher_1/content_6_reg[2]_i_294/O[1]
                         net (fo=3, routed)           1.196     6.254    main_state_switcher_1/content_6_reg[2]_i_294_n_6
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.306     6.560 r  main_state_switcher_1/content_6[2]_i_286/O
                         net (fo=1, routed)           0.692     7.251    main_state_switcher_1/content_6[2]_i_286_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.636 r  main_state_switcher_1/content_6_reg[2]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.636    main_state_switcher_1/content_6_reg[2]_i_188_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  main_state_switcher_1/content_6_reg[2]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.750    main_state_switcher_1/content_6_reg[2]_i_149_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.084 r  main_state_switcher_1/content_7_reg[0]_i_50/O[1]
                         net (fo=3, routed)           0.606     8.690    main_state_switcher_1/content_7_reg[0]_i_50_n_6
    SLICE_X50Y37         LUT2 (Prop_lut2_I0_O)        0.303     8.993 r  main_state_switcher_1/content_7[0]_i_60/O
                         net (fo=1, routed)           0.000     8.993    main_state_switcher_1/content_7[0]_i_60_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.245 r  main_state_switcher_1/content_7_reg[0]_i_49/O[0]
                         net (fo=1, routed)           0.943    10.188    main_state_switcher_1/content_7_reg[0]_i_49_n_7
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.295    10.483 r  main_state_switcher_1/content_7[0]_i_39/O
                         net (fo=1, routed)           0.000    10.483    main_state_switcher_1/content_7[0]_i_39_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.063 r  main_state_switcher_1/content_7_reg[0]_i_21/O[2]
                         net (fo=7, routed)           0.590    11.653    main_state_switcher_1/content_7_reg[0]_i_21_n_5
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    12.353 r  main_state_switcher_1/content_7_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.353    main_state_switcher_1/content_7_reg[0]_i_19_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.624 r  main_state_switcher_1/content_7_reg[0]_i_20/CO[0]
                         net (fo=44, routed)          1.042    13.667    main_state_switcher_1/content_7_reg[0]_i_20_n_3
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.373    14.040 r  main_state_switcher_1/content_7[0]_i_46/O
                         net (fo=1, routed)           0.000    14.040    main_state_switcher_1/content_7[0]_i_46_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.573 r  main_state_switcher_1/content_7_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.573    main_state_switcher_1/content_7_reg[0]_i_22_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.690 r  main_state_switcher_1/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.690    main_state_switcher_1/content_7_reg[0]_i_9_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.909 f  main_state_switcher_1/content_6_reg[2]_i_11/O[0]
                         net (fo=8, routed)           0.737    15.646    main_state_switcher_1/content_6_reg[2]_i_11_n_7
    SLICE_X53Y43         LUT1 (Prop_lut1_I0_O)        0.295    15.941 r  main_state_switcher_1/content_6[2]_i_148/O
                         net (fo=1, routed)           0.000    15.941    main_state_switcher_1/content_6[2]_i_148_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.491 r  main_state_switcher_1/content_6_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.491    main_state_switcher_1/content_6_reg[2]_i_100_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.730 r  main_state_switcher_1/content_6_reg[2]_i_61/O[2]
                         net (fo=3, routed)           0.876    17.606    main_state_switcher_1/content_6_reg[2]_i_61_n_5
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.302    17.908 r  main_state_switcher_1/content_6[2]_i_93/O
                         net (fo=1, routed)           0.568    18.476    main_state_switcher_1/content_6[2]_i_93_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.874 r  main_state_switcher_1/content_6_reg[2]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.874    main_state_switcher_1/content_6_reg[2]_i_58_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.145 r  main_state_switcher_1/content_6_reg[2]_i_23/CO[0]
                         net (fo=3, routed)           0.824    19.969    main_state_switcher_1/content_6_reg[2]_i_23_n_3
    SLICE_X52Y45         LUT6 (Prop_lut6_I4_O)        0.373    20.342 r  main_state_switcher_1/content_6[0]_i_14/O
                         net (fo=4, routed)           0.512    20.854    main_state_switcher_1/content_6[0]_i_14_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.978 r  main_state_switcher_1/content_7[2]_i_8/O
                         net (fo=1, routed)           0.789    21.767    main_state_switcher_1/total_working_standard_edit_minute_1[2]
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.124    21.891 r  main_state_switcher_1/content_7[2]_i_4/O
                         net (fo=1, routed)           0.564    22.455    main_state_switcher_1/content_7[2]_i_4_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I3_O)        0.124    22.579 r  main_state_switcher_1/content_7[2]_i_1/O
                         net (fo=1, routed)           0.000    22.579    main_state_switcher_1/content_7[2]
    SLICE_X53Y47         FDRE                                         r  main_state_switcher_1/content_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_7_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.373ns  (logic 9.491ns (42.421%)  route 12.882ns (57.579%))
  Logic Levels:           31  (CARRY4=19 FDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[9]/C
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  main_state_switcher_1/total_working_time_standard_reg[9]/Q
                         net (fo=46, routed)          2.593     3.012    main_state_switcher_1/total_working_time_standard[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.296     3.308 r  main_state_switcher_1/content_4[0]_i_682/O
                         net (fo=2, routed)           0.555     3.863    main_state_switcher_1/content_4[0]_i_682_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.383 r  main_state_switcher_1/content_6_reg[2]_i_609/CO[3]
                         net (fo=1, routed)           0.000     4.383    main_state_switcher_1/content_6_reg[2]_i_609_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.500 r  main_state_switcher_1/content_6_reg[2]_i_608/CO[3]
                         net (fo=1, routed)           0.000     4.500    main_state_switcher_1/content_6_reg[2]_i_608_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.617 r  main_state_switcher_1/content_6_reg[2]_i_550/CO[3]
                         net (fo=1, routed)           0.000     4.617    main_state_switcher_1/content_6_reg[2]_i_550_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.734 r  main_state_switcher_1/content_6_reg[2]_i_436/CO[3]
                         net (fo=1, routed)           0.000     4.734    main_state_switcher_1/content_6_reg[2]_i_436_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.057 r  main_state_switcher_1/content_6_reg[2]_i_294/O[1]
                         net (fo=3, routed)           1.196     6.254    main_state_switcher_1/content_6_reg[2]_i_294_n_6
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.306     6.560 r  main_state_switcher_1/content_6[2]_i_286/O
                         net (fo=1, routed)           0.692     7.251    main_state_switcher_1/content_6[2]_i_286_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.636 r  main_state_switcher_1/content_6_reg[2]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.636    main_state_switcher_1/content_6_reg[2]_i_188_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  main_state_switcher_1/content_6_reg[2]_i_149/CO[3]
                         net (fo=1, routed)           0.000     7.750    main_state_switcher_1/content_6_reg[2]_i_149_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.084 r  main_state_switcher_1/content_7_reg[0]_i_50/O[1]
                         net (fo=3, routed)           0.606     8.690    main_state_switcher_1/content_7_reg[0]_i_50_n_6
    SLICE_X50Y37         LUT2 (Prop_lut2_I0_O)        0.303     8.993 r  main_state_switcher_1/content_7[0]_i_60/O
                         net (fo=1, routed)           0.000     8.993    main_state_switcher_1/content_7[0]_i_60_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.245 r  main_state_switcher_1/content_7_reg[0]_i_49/O[0]
                         net (fo=1, routed)           0.943    10.188    main_state_switcher_1/content_7_reg[0]_i_49_n_7
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.295    10.483 r  main_state_switcher_1/content_7[0]_i_39/O
                         net (fo=1, routed)           0.000    10.483    main_state_switcher_1/content_7[0]_i_39_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.063 r  main_state_switcher_1/content_7_reg[0]_i_21/O[2]
                         net (fo=7, routed)           0.590    11.653    main_state_switcher_1/content_7_reg[0]_i_21_n_5
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    12.353 r  main_state_switcher_1/content_7_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.353    main_state_switcher_1/content_7_reg[0]_i_19_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.624 r  main_state_switcher_1/content_7_reg[0]_i_20/CO[0]
                         net (fo=44, routed)          1.042    13.667    main_state_switcher_1/content_7_reg[0]_i_20_n_3
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.373    14.040 r  main_state_switcher_1/content_7[0]_i_46/O
                         net (fo=1, routed)           0.000    14.040    main_state_switcher_1/content_7[0]_i_46_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.573 r  main_state_switcher_1/content_7_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.573    main_state_switcher_1/content_7_reg[0]_i_22_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.690 r  main_state_switcher_1/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.690    main_state_switcher_1/content_7_reg[0]_i_9_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.909 f  main_state_switcher_1/content_6_reg[2]_i_11/O[0]
                         net (fo=8, routed)           0.737    15.646    main_state_switcher_1/content_6_reg[2]_i_11_n_7
    SLICE_X53Y43         LUT1 (Prop_lut1_I0_O)        0.295    15.941 r  main_state_switcher_1/content_6[2]_i_148/O
                         net (fo=1, routed)           0.000    15.941    main_state_switcher_1/content_6[2]_i_148_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.491 r  main_state_switcher_1/content_6_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.491    main_state_switcher_1/content_6_reg[2]_i_100_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.730 r  main_state_switcher_1/content_6_reg[2]_i_61/O[2]
                         net (fo=3, routed)           0.876    17.606    main_state_switcher_1/content_6_reg[2]_i_61_n_5
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.302    17.908 r  main_state_switcher_1/content_6[2]_i_93/O
                         net (fo=1, routed)           0.568    18.476    main_state_switcher_1/content_6[2]_i_93_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.874 r  main_state_switcher_1/content_6_reg[2]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.874    main_state_switcher_1/content_6_reg[2]_i_58_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.145 r  main_state_switcher_1/content_6_reg[2]_i_23/CO[0]
                         net (fo=3, routed)           0.824    19.969    main_state_switcher_1/content_6_reg[2]_i_23_n_3
    SLICE_X52Y45         LUT6 (Prop_lut6_I4_O)        0.373    20.342 r  main_state_switcher_1/content_6[0]_i_14/O
                         net (fo=4, routed)           0.315    20.657    main_state_switcher_1/content_6[0]_i_14_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    20.781 r  main_state_switcher_1/content_7[3]_i_9/O
                         net (fo=1, routed)           0.686    21.467    main_state_switcher_1/total_working_standard_edit_minute_1[3]
    SLICE_X54Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.591 r  main_state_switcher_1/content_7[3]_i_3/O
                         net (fo=1, routed)           0.658    22.249    main_state_switcher_1/content_7[3]_i_3_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I1_O)        0.124    22.373 r  main_state_switcher_1/content_7[3]_i_1/O
                         net (fo=1, routed)           0.000    22.373    main_state_switcher_1/content_7[3]
    SLICE_X54Y48         FDRE                                         r  main_state_switcher_1/content_7_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/left_right_standard_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/left_right_standard_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.027%)  route 0.125ns (46.973%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE                         0.000     0.000 r  main_state_switcher_1/left_right_standard_next_reg[0]/C
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/left_right_standard_next_reg[0]/Q
                         net (fo=2, routed)           0.125     0.266    main_state_switcher_1/left_right_standard_next_reg_n_0_[0]
    SLICE_X58Y43         FDPE                                         r  main_state_switcher_1/left_right_standard_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/left_right_standard_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/left_right_standard_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE                         0.000     0.000 r  main_state_switcher_1/left_right_standard_next_reg[2]/C
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/left_right_standard_next_reg[2]/Q
                         net (fo=2, routed)           0.128     0.269    main_state_switcher_1/left_right_standard_next_reg_n_0_[2]
    SLICE_X58Y44         FDPE                                         r  main_state_switcher_1/left_right_standard_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_next_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.193%)  route 0.108ns (39.807%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_next_reg[17]/C
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main_state_switcher_1/level_3_timer_standard_next_reg[17]/Q
                         net (fo=2, routed)           0.108     0.272    main_state_switcher_1/level_3_timer_standard_next_reg_n_0_[17]
    SLICE_X36Y43         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_next_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.193%)  route 0.108ns (39.807%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_next_reg[18]/C
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main_state_switcher_1/level_3_timer_standard_next_reg[18]/Q
                         net (fo=2, routed)           0.108     0.272    main_state_switcher_1/level_3_timer_standard_next_reg_n_0_[18]
    SLICE_X36Y43         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.785%)  route 0.110ns (40.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[7]/C
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[7]/Q
                         net (fo=2, routed)           0.110     0.274    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[7]
    SLICE_X52Y48         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_next_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_next_reg[27]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main_state_switcher_1/level_3_timer_standard_next_reg[27]/Q
                         net (fo=2, routed)           0.111     0.275    main_state_switcher_1/level_3_timer_standard_next_reg_n_0_[27]
    SLICE_X37Y46         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.561%)  route 0.111ns (40.439%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[19]/C
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[19]/Q
                         net (fo=2, routed)           0.111     0.275    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[19]
    SLICE_X52Y51         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_next_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.545%)  route 0.111ns (40.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_next_reg[13]/C
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main_state_switcher_1/self_clean_timer_standard_next_reg[13]/Q
                         net (fo=2, routed)           0.111     0.275    main_state_switcher_1/self_clean_timer_standard_next_reg_n_0_[13]
    SLICE_X36Y31         FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.541%)  route 0.111ns (40.459%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[5]/C
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[5]/Q
                         net (fo=2, routed)           0.111     0.275    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[5]
    SLICE_X52Y48         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_next_reg[8]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main_state_switcher_1/level_3_timer_standard_next_reg[8]/Q
                         net (fo=2, routed)           0.112     0.276    main_state_switcher_1/level_3_timer_standard_next_reg_n_0_[8]
    SLICE_X37Y41         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[8]/D
  -------------------------------------------------------------------    -------------------





