// memory data file (do not edit the following line - required for mem load use)
// instance=/cpu/fetch1/line__56/Cache
// format=mti addressradix=d dataradix=b version=1.0 wordsperline=1
0000000000000000 || Memory Location(0)
0011000000010100 || Memory Location(1)
0000000000000000 || Memory Location(2)
0000000000000000 || Memory Location(3)
0000000000000000 || Memory Location(4)
0010010100010100 || Memory Location(5)
0000000000000000 || Memory Location(6)
0000000000000000 || Memory Location(7)
0000000000000000 || Memory Location(8)
0010010100010100 || Memory Location(9)
0011000000000100 || Memory Location(10)
0011000000001000 || Memory Location(11)
0011000000001100 || Memory Location(12)
0011000000010000 || Memory Location(13)
0011000000010100 || Memory Location(14)
0000000000000000 || Memory Location(15)
1010001000100000 || Memory Location(16)
0000000000000000 || Memory Location(17)
1010010001100000 || Memory Location(18)
0000000000000000 || Memory Location(19)
1010010101000000 || Memory Location(20)
0010000100001000 || Memory Location(21)
1001100100000000 || Memory Location(22)
0000000000000000 || Memory Location(23)
1001101100011100 || Memory Location(24)
0110001011000100 || Memory Location(25)
0000000000000000 || Memory Location(26)
0000000000000000 || Memory Location(27)
0000000000000000 || Memory Location(28)
0010000100000100 || Memory Location(29)
0000000000000000 || Memory Location(30)
0110001110010100 || Memory Location(31)
0000000000000000 || Memory Location(32)
0000000000000000 || Memory Location(33)
