|digital_synthesizer_v1
CLK => CLK.IN7
RESET => RESET.IN6
SIGN_START_GEN => SIGN_START_GEN.IN3
SIGNAL_TYPE[0] => SIGNAL_TYPE[0].IN3
SIGNAL_TYPE[1] => SIGNAL_TYPE[1].IN3
F_CARRIER[0] => F_CARRIER[0].IN2
F_CARRIER[1] => F_CARRIER[1].IN2
F_CARRIER[2] => F_CARRIER[2].IN2
F_CARRIER[3] => F_CARRIER[3].IN2
F_CARRIER[4] => F_CARRIER[4].IN2
F_CARRIER[5] => F_CARRIER[5].IN2
F_CARRIER[6] => F_CARRIER[6].IN2
F_CARRIER[7] => F_CARRIER[7].IN2
F_CARRIER[8] => F_CARRIER[8].IN2
F_CARRIER[9] => F_CARRIER[9].IN2
F_CARRIER[10] => F_CARRIER[10].IN2
F_CARRIER[11] => F_CARRIER[11].IN2
F_CARRIER[12] => F_CARRIER[12].IN2
F_CARRIER[13] => F_CARRIER[13].IN2
F_CARRIER[14] => F_CARRIER[14].IN2
F_CARRIER[15] => F_CARRIER[15].IN2
F_CARRIER[16] => F_CARRIER[16].IN2
F_CARRIER[17] => F_CARRIER[17].IN2
F_CARRIER[18] => F_CARRIER[18].IN2
F_CARRIER[19] => F_CARRIER[19].IN2
F_CARRIER[20] => F_CARRIER[20].IN2
F_CARRIER[21] => F_CARRIER[21].IN2
F_CARRIER[22] => F_CARRIER[22].IN2
F_CARRIER[23] => F_CARRIER[23].IN2
F_CARRIER[24] => F_CARRIER[24].IN2
F_CARRIER[25] => F_CARRIER[25].IN2
F_CARRIER[26] => F_CARRIER[26].IN2
F_CARRIER[27] => F_CARRIER[27].IN2
F_CARRIER[28] => F_CARRIER[28].IN2
F_CARRIER[29] => F_CARRIER[29].IN2
F_CARRIER[30] => F_CARRIER[30].IN2
F_CARRIER[31] => F_CARRIER[31].IN2
T_IMPULSE[0] => T_IMPULSE[0].IN3
T_IMPULSE[1] => T_IMPULSE[1].IN3
T_IMPULSE[2] => T_IMPULSE[2].IN3
T_IMPULSE[3] => T_IMPULSE[3].IN3
T_IMPULSE[4] => T_IMPULSE[4].IN3
T_IMPULSE[5] => T_IMPULSE[5].IN3
T_IMPULSE[6] => T_IMPULSE[6].IN3
T_IMPULSE[7] => T_IMPULSE[7].IN3
T_IMPULSE[8] => T_IMPULSE[8].IN3
T_IMPULSE[9] => T_IMPULSE[9].IN3
T_PERIOD[0] => T_PERIOD[0].IN2
T_PERIOD[1] => T_PERIOD[1].IN2
T_PERIOD[2] => T_PERIOD[2].IN2
T_PERIOD[3] => T_PERIOD[3].IN2
T_PERIOD[4] => T_PERIOD[4].IN2
T_PERIOD[5] => T_PERIOD[5].IN2
T_PERIOD[6] => T_PERIOD[6].IN2
T_PERIOD[7] => T_PERIOD[7].IN2
T_PERIOD[8] => T_PERIOD[8].IN2
T_PERIOD[9] => T_PERIOD[9].IN2
T_PERIOD[10] => T_PERIOD[10].IN2
T_PERIOD[11] => T_PERIOD[11].IN2
T_PERIOD[12] => T_PERIOD[12].IN2
NUM_OF_IMP[0] => NUM_OF_IMP[0].IN2
NUM_OF_IMP[1] => NUM_OF_IMP[1].IN2
NUM_OF_IMP[2] => NUM_OF_IMP[2].IN2
NUM_OF_IMP[3] => NUM_OF_IMP[3].IN2
NUM_OF_IMP[4] => NUM_OF_IMP[4].IN2
DEVIATION[0] => DEVIATION[0].IN1
DEVIATION[1] => DEVIATION[1].IN1
DEVIATION[2] => DEVIATION[2].IN1
DEVIATION[3] => DEVIATION[3].IN1
DEVIATION[4] => DEVIATION[4].IN1
DEVIATION[5] => DEVIATION[5].IN1
DEVIATION[6] => DEVIATION[6].IN1
DEVIATION[7] => DEVIATION[7].IN1
DEVIATION[8] => DEVIATION[8].IN1
DEVIATION[9] => DEVIATION[9].IN1
DEVIATION[10] => DEVIATION[10].IN1
DEVIATION[11] => DEVIATION[11].IN1
DEVIATION[12] => DEVIATION[12].IN1
DEVIATION[13] => DEVIATION[13].IN1
DEVIATION[14] => DEVIATION[14].IN1
DEVIATION[15] => DEVIATION[15].IN1
DEVIATION[16] => DEVIATION[16].IN1
DEVIATION[17] => DEVIATION[17].IN1
DEVIATION[18] => DEVIATION[18].IN1
DEVIATION[19] => DEVIATION[19].IN1
DEVIATION[20] => DEVIATION[20].IN1
DEVIATION[21] => DEVIATION[21].IN1
OUTPUT[0] << output_reg:output_reg.REG_OUT
OUTPUT[1] << output_reg:output_reg.REG_OUT
OUTPUT[2] << output_reg:output_reg.REG_OUT
OUTPUT[3] << output_reg:output_reg.REG_OUT
OUTPUT[4] << output_reg:output_reg.REG_OUT
OUTPUT[5] << output_reg:output_reg.REG_OUT
OUTPUT[6] << output_reg:output_reg.REG_OUT
OUTPUT[7] << output_reg:output_reg.REG_OUT
OUTPUT[8] << output_reg:output_reg.REG_OUT
OUTPUT[9] << output_reg:output_reg.REG_OUT
OUTPUT[10] << output_reg:output_reg.REG_OUT
OUTPUT[11] << output_reg:output_reg.REG_OUT


|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum
CLK => SIGN_START_CALC~reg0.CLK
CLK => num_of_samples[0].CLK
CLK => num_of_samples[1].CLK
CLK => num_of_samples[2].CLK
CLK => num_of_samples[3].CLK
CLK => num_of_samples[4].CLK
CLK => num_of_samples[5].CLK
CLK => num_of_samples[6].CLK
CLK => num_of_samples[7].CLK
CLK => num_of_samples[8].CLK
CLK => num_of_samples[9].CLK
CLK => num_of_samples[10].CLK
CLK => num_of_samples[11].CLK
CLK => num_of_samples[12].CLK
CLK => num_of_samples[13].CLK
CLK => num_of_samples[14].CLK
CLK => num_of_samples[15].CLK
CLK => num_of_samples[16].CLK
CLK => num_of_samples[17].CLK
CLK => num_of_samples[18].CLK
CLK => num_of_samples[19].CLK
CLK => num_of_samples[20].CLK
CLK => num_of_samples[21].CLK
CLK => num_of_samples[22].CLK
CLK => num_of_samples[23].CLK
CLK => num_of_samples[24].CLK
CLK => num_of_samples[25].CLK
CLK => num_of_samples[26].CLK
CLK => num_of_samples[27].CLK
CLK => num_of_samples[28].CLK
CLK => num_of_samples[29].CLK
CLK => num_of_samples[30].CLK
CLK => num_of_samples[31].CLK
CLK => f_min[0].CLK
CLK => f_min[1].CLK
CLK => f_min[2].CLK
CLK => f_min[3].CLK
CLK => f_min[4].CLK
CLK => f_min[5].CLK
CLK => f_min[6].CLK
CLK => f_min[7].CLK
CLK => f_min[8].CLK
CLK => f_min[9].CLK
CLK => f_min[10].CLK
CLK => f_min[11].CLK
CLK => f_min[12].CLK
CLK => f_min[13].CLK
CLK => f_min[14].CLK
CLK => f_min[15].CLK
CLK => f_min[16].CLK
CLK => f_min[17].CLK
CLK => f_min[18].CLK
CLK => f_min[19].CLK
CLK => f_min[20].CLK
CLK => f_min[21].CLK
CLK => f_min[22].CLK
CLK => f_min[23].CLK
CLK => f_min[24].CLK
CLK => f_min[25].CLK
CLK => f_min[26].CLK
CLK => f_min[27].CLK
CLK => f_min[28].CLK
CLK => f_min[29].CLK
CLK => f_min[30].CLK
CLK => f_min[31].CLK
CLK => f_max[0].CLK
CLK => f_max[1].CLK
CLK => f_max[2].CLK
CLK => f_max[3].CLK
CLK => f_max[4].CLK
CLK => f_max[5].CLK
CLK => f_max[6].CLK
CLK => f_max[7].CLK
CLK => f_max[8].CLK
CLK => f_max[9].CLK
CLK => f_max[10].CLK
CLK => f_max[11].CLK
CLK => f_max[12].CLK
CLK => f_max[13].CLK
CLK => f_max[14].CLK
CLK => f_max[15].CLK
CLK => f_max[16].CLK
CLK => f_max[17].CLK
CLK => f_max[18].CLK
CLK => f_max[19].CLK
CLK => f_max[20].CLK
CLK => f_max[21].CLK
CLK => f_max[22].CLK
CLK => f_max[23].CLK
CLK => f_max[24].CLK
CLK => f_max[25].CLK
CLK => f_max[26].CLK
CLK => f_max[27].CLK
CLK => f_max[28].CLK
CLK => f_max[29].CLK
CLK => f_max[30].CLK
CLK => f_max[31].CLK
CLK => f_max[32].CLK
CLK => deviation[0].CLK
CLK => deviation[1].CLK
CLK => deviation[2].CLK
CLK => deviation[3].CLK
CLK => deviation[4].CLK
CLK => deviation[5].CLK
CLK => deviation[6].CLK
CLK => deviation[7].CLK
CLK => deviation[8].CLK
CLK => deviation[9].CLK
CLK => deviation[10].CLK
CLK => deviation[11].CLK
CLK => deviation[12].CLK
CLK => deviation[13].CLK
CLK => deviation[14].CLK
CLK => deviation[15].CLK
CLK => deviation[16].CLK
CLK => deviation[17].CLK
CLK => deviation[18].CLK
CLK => deviation[19].CLK
CLK => deviation[20].CLK
CLK => deviation[21].CLK
CLK => imp_samples_counter[0].CLK
CLK => imp_samples_counter[1].CLK
CLK => imp_samples_counter[2].CLK
CLK => imp_samples_counter[3].CLK
CLK => imp_samples_counter[4].CLK
CLK => imp_samples_counter[5].CLK
CLK => imp_samples_counter[6].CLK
CLK => imp_samples_counter[7].CLK
CLK => imp_samples_counter[8].CLK
CLK => imp_samples_counter[9].CLK
CLK => imp_samples_counter[10].CLK
CLK => imp_samples_counter[11].CLK
CLK => imp_samples_counter[12].CLK
CLK => imp_samples_counter[13].CLK
CLK => imp_samples_counter[14].CLK
CLK => imp_samples_counter[15].CLK
CLK => imp_samples_counter[16].CLK
CLK => imp_samples_counter[17].CLK
CLK => imp_samples_counter[18].CLK
CLK => imp_samples_counter[19].CLK
CLK => imp_samples_counter[20].CLK
CLK => imp_samples_counter[21].CLK
CLK => imp_samples_counter[22].CLK
CLK => imp_samples_counter[23].CLK
CLK => accum[0].CLK
CLK => accum[1].CLK
CLK => accum[2].CLK
CLK => accum[3].CLK
CLK => accum[4].CLK
CLK => accum[5].CLK
CLK => accum[6].CLK
CLK => accum[7].CLK
CLK => accum[8].CLK
CLK => accum[9].CLK
CLK => accum[10].CLK
CLK => accum[11].CLK
CLK => accum[12].CLK
CLK => accum[13].CLK
CLK => accum[14].CLK
CLK => accum[15].CLK
CLK => accum[16].CLK
CLK => accum[17].CLK
CLK => accum[18].CLK
CLK => accum[19].CLK
CLK => accum[20].CLK
CLK => accum[21].CLK
CLK => accum[22].CLK
CLK => accum[23].CLK
CLK => accum[24].CLK
CLK => accum[25].CLK
CLK => address[0].CLK
CLK => address[1].CLK
CLK => address[2].CLK
CLK => address[3].CLK
CLK => address[4].CLK
CLK => address[5].CLK
CLK => address[6].CLK
CLK => address[7].CLK
CLK => address[8].CLK
CLK => address[9].CLK
CLK => address[10].CLK
CLK => address[11].CLK
CLK => busy.CLK
CLK => num_of_curr_imp[0].CLK
CLK => num_of_curr_imp[1].CLK
CLK => num_of_curr_imp[2].CLK
CLK => num_of_curr_imp[3].CLK
CLK => num_of_curr_imp[4].CLK
CLK => period_samples[0].CLK
CLK => period_samples[1].CLK
CLK => period_samples[2].CLK
CLK => period_samples[3].CLK
CLK => period_samples[4].CLK
CLK => period_samples[5].CLK
CLK => period_samples[6].CLK
CLK => period_samples[7].CLK
CLK => period_samples[8].CLK
CLK => period_samples[9].CLK
CLK => period_samples[10].CLK
CLK => period_samples[11].CLK
CLK => period_samples[12].CLK
CLK => period_samples[13].CLK
CLK => period_samples[14].CLK
CLK => period_samples[15].CLK
CLK => period_samples[16].CLK
CLK => period_samples[17].CLK
CLK => period_samples[18].CLK
CLK => period_samples[19].CLK
CLK => period_samples[20].CLK
CLK => period_samples[21].CLK
CLK => period_samples[22].CLK
CLK => period_samples[23].CLK
CLK => period_samples[24].CLK
CLK => period_samples[25].CLK
CLK => period_samples[26].CLK
CLK => imp_samples[0].CLK
CLK => imp_samples[1].CLK
CLK => imp_samples[2].CLK
CLK => imp_samples[3].CLK
CLK => imp_samples[4].CLK
CLK => imp_samples[5].CLK
CLK => imp_samples[6].CLK
CLK => imp_samples[7].CLK
CLK => imp_samples[8].CLK
CLK => imp_samples[9].CLK
CLK => imp_samples[10].CLK
CLK => imp_samples[11].CLK
CLK => imp_samples[12].CLK
CLK => imp_samples[13].CLK
CLK => imp_samples[14].CLK
CLK => imp_samples[15].CLK
CLK => imp_samples[16].CLK
CLK => imp_samples[17].CLK
CLK => imp_samples[18].CLK
CLK => imp_samples[19].CLK
CLK => imp_samples[20].CLK
CLK => imp_samples[21].CLK
CLK => imp_samples[22].CLK
CLK => imp_samples[23].CLK
CLK => samples_counter[0].CLK
CLK => samples_counter[1].CLK
CLK => samples_counter[2].CLK
CLK => samples_counter[3].CLK
CLK => samples_counter[4].CLK
CLK => samples_counter[5].CLK
CLK => samples_counter[6].CLK
CLK => samples_counter[7].CLK
CLK => samples_counter[8].CLK
CLK => samples_counter[9].CLK
CLK => samples_counter[10].CLK
CLK => samples_counter[11].CLK
CLK => samples_counter[12].CLK
CLK => samples_counter[13].CLK
CLK => samples_counter[14].CLK
CLK => samples_counter[15].CLK
CLK => samples_counter[16].CLK
CLK => samples_counter[17].CLK
CLK => samples_counter[18].CLK
CLK => samples_counter[19].CLK
CLK => samples_counter[20].CLK
CLK => samples_counter[21].CLK
CLK => samples_counter[22].CLK
CLK => samples_counter[23].CLK
CLK => samples_counter[24].CLK
CLK => samples_counter[25].CLK
CLK => samples_counter[26].CLK
CLK => samples_counter[27].CLK
CLK => samples_counter[28].CLK
CLK => samples_counter[29].CLK
CLK => samples_counter[30].CLK
CLK => samples_counter[31].CLK
CLK => SIGN_STOP_CALC~reg0.CLK
CLK => ROM_ADDRESS[0]~reg0.CLK
CLK => ROM_ADDRESS[0]~en.CLK
CLK => ROM_ADDRESS[1]~reg0.CLK
CLK => ROM_ADDRESS[1]~en.CLK
CLK => ROM_ADDRESS[2]~reg0.CLK
CLK => ROM_ADDRESS[2]~en.CLK
CLK => ROM_ADDRESS[3]~reg0.CLK
CLK => ROM_ADDRESS[3]~en.CLK
CLK => ROM_ADDRESS[4]~reg0.CLK
CLK => ROM_ADDRESS[4]~en.CLK
CLK => ROM_ADDRESS[5]~reg0.CLK
CLK => ROM_ADDRESS[5]~en.CLK
CLK => ROM_ADDRESS[6]~reg0.CLK
CLK => ROM_ADDRESS[6]~en.CLK
CLK => ROM_ADDRESS[7]~reg0.CLK
CLK => ROM_ADDRESS[7]~en.CLK
CLK => ROM_ADDRESS[8]~reg0.CLK
CLK => ROM_ADDRESS[8]~en.CLK
CLK => ROM_ADDRESS[9]~reg0.CLK
CLK => ROM_ADDRESS[9]~en.CLK
CLK => ROM_ADDRESS[10]~reg0.CLK
CLK => ROM_ADDRESS[10]~en.CLK
CLK => ROM_ADDRESS[11]~reg0.CLK
CLK => ROM_ADDRESS[11]~en.CLK
RESET => SIGN_STOP_CALC.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => busy.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => ROM_ADDRESS[11].IN1
RESET => ROM_ADDRESS[0].IN1
RESET => deviation[21].ENA
RESET => deviation[20].ENA
RESET => deviation[19].ENA
RESET => deviation[18].ENA
RESET => deviation[17].ENA
RESET => deviation[16].ENA
RESET => deviation[15].ENA
RESET => deviation[14].ENA
RESET => deviation[13].ENA
RESET => deviation[12].ENA
RESET => deviation[11].ENA
RESET => deviation[10].ENA
RESET => f_min[6].ENA
RESET => f_min[5].ENA
RESET => f_min[4].ENA
RESET => f_min[3].ENA
RESET => f_min[2].ENA
RESET => f_min[1].ENA
RESET => f_min[0].ENA
RESET => num_of_samples[31].ENA
RESET => num_of_samples[30].ENA
RESET => num_of_samples[29].ENA
RESET => num_of_samples[28].ENA
RESET => num_of_samples[27].ENA
RESET => num_of_samples[26].ENA
RESET => num_of_samples[25].ENA
RESET => num_of_samples[24].ENA
RESET => num_of_samples[23].ENA
RESET => deviation[9].ENA
RESET => deviation[8].ENA
RESET => deviation[7].ENA
RESET => deviation[6].ENA
RESET => deviation[5].ENA
RESET => deviation[4].ENA
RESET => deviation[3].ENA
RESET => deviation[2].ENA
RESET => deviation[1].ENA
RESET => deviation[0].ENA
RESET => f_max[32].ENA
RESET => f_max[31].ENA
RESET => f_max[30].ENA
RESET => f_max[29].ENA
RESET => f_max[28].ENA
RESET => f_max[27].ENA
RESET => f_max[26].ENA
RESET => num_of_samples[22].ENA
RESET => num_of_samples[21].ENA
RESET => num_of_samples[20].ENA
RESET => num_of_samples[19].ENA
RESET => num_of_samples[18].ENA
RESET => num_of_samples[17].ENA
RESET => num_of_samples[16].ENA
RESET => f_max[25].ENA
RESET => f_max[24].ENA
RESET => f_max[23].ENA
RESET => f_max[22].ENA
RESET => f_max[21].ENA
RESET => f_max[20].ENA
RESET => f_max[19].ENA
RESET => f_max[18].ENA
RESET => f_max[17].ENA
RESET => f_max[16].ENA
RESET => f_max[15].ENA
RESET => f_max[14].ENA
RESET => f_max[13].ENA
RESET => f_max[12].ENA
RESET => f_max[11].ENA
RESET => f_max[10].ENA
RESET => f_max[9].ENA
RESET => num_of_samples[15].ENA
RESET => num_of_samples[14].ENA
RESET => num_of_samples[13].ENA
RESET => num_of_samples[12].ENA
RESET => num_of_samples[11].ENA
RESET => num_of_samples[10].ENA
RESET => num_of_samples[9].ENA
RESET => num_of_samples[8].ENA
RESET => num_of_samples[7].ENA
RESET => num_of_samples[6].ENA
RESET => num_of_samples[5].ENA
RESET => num_of_samples[4].ENA
RESET => num_of_samples[3].ENA
RESET => num_of_samples[2].ENA
RESET => num_of_samples[1].ENA
RESET => num_of_samples[0].ENA
RESET => SIGN_START_CALC~reg0.ENA
RESET => f_max[8].ENA
RESET => f_max[7].ENA
RESET => f_max[6].ENA
RESET => f_max[5].ENA
RESET => f_max[4].ENA
RESET => f_max[3].ENA
RESET => f_max[2].ENA
RESET => f_max[1].ENA
RESET => f_max[0].ENA
RESET => f_min[31].ENA
RESET => f_min[30].ENA
RESET => f_min[29].ENA
RESET => f_min[28].ENA
RESET => f_min[27].ENA
RESET => f_min[26].ENA
RESET => f_min[25].ENA
RESET => f_min[24].ENA
RESET => f_min[23].ENA
RESET => f_min[22].ENA
RESET => f_min[21].ENA
RESET => f_min[20].ENA
RESET => f_min[19].ENA
RESET => f_min[18].ENA
RESET => f_min[17].ENA
RESET => f_min[16].ENA
RESET => f_min[15].ENA
RESET => f_min[14].ENA
RESET => f_min[13].ENA
RESET => f_min[12].ENA
RESET => f_min[11].ENA
RESET => f_min[10].ENA
RESET => f_min[9].ENA
RESET => f_min[8].ENA
RESET => f_min[7].ENA
SIGNAL_TYPE[0] => Equal0.IN0
SIGNAL_TYPE[1] => Equal0.IN1
F_CARRIER[0] => Add0.IN43
F_CARRIER[0] => Add1.IN64
F_CARRIER[1] => Add0.IN42
F_CARRIER[1] => Add1.IN63
F_CARRIER[2] => Add0.IN41
F_CARRIER[2] => Add1.IN62
F_CARRIER[3] => Add0.IN40
F_CARRIER[3] => Add1.IN61
F_CARRIER[4] => Add0.IN39
F_CARRIER[4] => Add1.IN60
F_CARRIER[5] => Add0.IN38
F_CARRIER[5] => Add1.IN59
F_CARRIER[6] => Add0.IN37
F_CARRIER[6] => Add1.IN58
F_CARRIER[7] => Add0.IN36
F_CARRIER[7] => Add1.IN57
F_CARRIER[8] => Add0.IN35
F_CARRIER[8] => Add1.IN56
F_CARRIER[9] => Add0.IN34
F_CARRIER[9] => Add1.IN55
F_CARRIER[10] => Add0.IN33
F_CARRIER[10] => Add1.IN54
F_CARRIER[11] => Add0.IN32
F_CARRIER[11] => Add1.IN53
F_CARRIER[12] => Add0.IN31
F_CARRIER[12] => Add1.IN52
F_CARRIER[13] => Add0.IN30
F_CARRIER[13] => Add1.IN51
F_CARRIER[14] => Add0.IN29
F_CARRIER[14] => Add1.IN50
F_CARRIER[15] => Add0.IN28
F_CARRIER[15] => Add1.IN49
F_CARRIER[16] => Add0.IN27
F_CARRIER[16] => Add1.IN48
F_CARRIER[17] => Add0.IN26
F_CARRIER[17] => Add1.IN47
F_CARRIER[18] => Add0.IN25
F_CARRIER[18] => Add1.IN46
F_CARRIER[19] => Add0.IN24
F_CARRIER[19] => Add1.IN45
F_CARRIER[20] => Add0.IN23
F_CARRIER[20] => Add1.IN44
F_CARRIER[21] => Add0.IN22
F_CARRIER[21] => Add1.IN43
F_CARRIER[22] => Add0.IN21
F_CARRIER[22] => Add1.IN42
F_CARRIER[23] => Add0.IN20
F_CARRIER[23] => Add1.IN41
F_CARRIER[24] => Add0.IN19
F_CARRIER[24] => Add1.IN40
F_CARRIER[25] => Add0.IN18
F_CARRIER[25] => Add1.IN39
F_CARRIER[26] => Add0.IN17
F_CARRIER[26] => Add1.IN38
F_CARRIER[27] => Add0.IN16
F_CARRIER[27] => Add1.IN37
F_CARRIER[28] => Add0.IN15
F_CARRIER[28] => Add1.IN36
F_CARRIER[29] => Add0.IN14
F_CARRIER[29] => Add1.IN35
F_CARRIER[30] => Add0.IN13
F_CARRIER[30] => Add1.IN34
F_CARRIER[31] => Add0.IN12
F_CARRIER[31] => Add1.IN33
T_IMPULSE[0] => Mult0.IN23
T_IMPULSE[0] => Add3.IN68
T_IMPULSE[1] => Mult0.IN22
T_IMPULSE[1] => Add3.IN67
T_IMPULSE[2] => Mult0.IN21
T_IMPULSE[2] => Add3.IN66
T_IMPULSE[3] => Mult0.IN20
T_IMPULSE[3] => Add3.IN65
T_IMPULSE[4] => Mult0.IN19
T_IMPULSE[4] => Add3.IN64
T_IMPULSE[5] => Mult0.IN18
T_IMPULSE[5] => Add3.IN63
T_IMPULSE[6] => Mult0.IN17
T_IMPULSE[6] => Add3.IN62
T_IMPULSE[7] => Mult0.IN16
T_IMPULSE[7] => Add3.IN61
T_IMPULSE[8] => Mult0.IN15
T_IMPULSE[8] => Add3.IN60
T_IMPULSE[9] => Mult0.IN14
T_IMPULSE[9] => Add3.IN59
T_PERIOD[0] => Mult1.IN26
T_PERIOD[0] => Mult2.IN46
T_PERIOD[1] => Mult1.IN25
T_PERIOD[1] => Mult2.IN45
T_PERIOD[2] => Mult1.IN24
T_PERIOD[2] => Mult2.IN44
T_PERIOD[3] => Mult1.IN23
T_PERIOD[3] => Mult2.IN43
T_PERIOD[4] => Mult1.IN22
T_PERIOD[4] => Mult2.IN42
T_PERIOD[5] => Mult1.IN21
T_PERIOD[5] => Mult2.IN41
T_PERIOD[6] => Mult1.IN20
T_PERIOD[6] => Mult2.IN40
T_PERIOD[7] => Mult1.IN19
T_PERIOD[7] => Mult2.IN39
T_PERIOD[8] => Mult1.IN18
T_PERIOD[8] => Mult2.IN38
T_PERIOD[9] => Mult1.IN17
T_PERIOD[9] => Mult2.IN37
T_PERIOD[10] => Mult1.IN16
T_PERIOD[10] => Mult2.IN36
T_PERIOD[11] => Mult1.IN15
T_PERIOD[11] => Mult2.IN35
T_PERIOD[12] => Mult1.IN14
T_PERIOD[12] => Mult2.IN34
NUM_OF_IMP[0] => Add2.IN10
NUM_OF_IMP[1] => Add2.IN9
NUM_OF_IMP[2] => Add2.IN8
NUM_OF_IMP[3] => Add2.IN7
NUM_OF_IMP[4] => Add2.IN6
DEVIATION[0] => deviation.DATAB
DEVIATION[1] => Add0.IN64
DEVIATION[1] => deviation.DATAB
DEVIATION[1] => Add1.IN32
DEVIATION[2] => Add0.IN63
DEVIATION[2] => deviation.DATAB
DEVIATION[2] => Add1.IN31
DEVIATION[3] => Add0.IN62
DEVIATION[3] => deviation.DATAB
DEVIATION[3] => Add1.IN30
DEVIATION[4] => Add0.IN61
DEVIATION[4] => deviation.DATAB
DEVIATION[4] => Add1.IN29
DEVIATION[5] => Add0.IN60
DEVIATION[5] => deviation.DATAB
DEVIATION[5] => Add1.IN28
DEVIATION[6] => Add0.IN59
DEVIATION[6] => deviation.DATAB
DEVIATION[6] => Add1.IN27
DEVIATION[7] => Add0.IN58
DEVIATION[7] => deviation.DATAB
DEVIATION[7] => Add1.IN26
DEVIATION[8] => Add0.IN57
DEVIATION[8] => deviation.DATAB
DEVIATION[8] => Add1.IN25
DEVIATION[9] => Add0.IN56
DEVIATION[9] => deviation.DATAB
DEVIATION[9] => Add1.IN24
DEVIATION[10] => Add0.IN55
DEVIATION[10] => deviation.DATAB
DEVIATION[10] => Add1.IN23
DEVIATION[11] => Add0.IN54
DEVIATION[11] => deviation.DATAB
DEVIATION[11] => Add1.IN22
DEVIATION[12] => Add0.IN53
DEVIATION[12] => deviation.DATAB
DEVIATION[12] => Add1.IN21
DEVIATION[13] => Add0.IN52
DEVIATION[13] => deviation.DATAB
DEVIATION[13] => Add1.IN20
DEVIATION[14] => Add0.IN51
DEVIATION[14] => deviation.DATAB
DEVIATION[14] => Add1.IN19
DEVIATION[15] => Add0.IN50
DEVIATION[15] => deviation.DATAB
DEVIATION[15] => Add1.IN18
DEVIATION[16] => Add0.IN49
DEVIATION[16] => deviation.DATAB
DEVIATION[16] => Add1.IN17
DEVIATION[17] => Add0.IN48
DEVIATION[17] => deviation.DATAB
DEVIATION[17] => Add1.IN16
DEVIATION[18] => Add0.IN47
DEVIATION[18] => deviation.DATAB
DEVIATION[18] => Add1.IN15
DEVIATION[19] => Add0.IN46
DEVIATION[19] => deviation.DATAB
DEVIATION[19] => Add1.IN14
DEVIATION[20] => Add0.IN45
DEVIATION[20] => deviation.DATAB
DEVIATION[20] => Add1.IN13
DEVIATION[21] => Add0.IN44
DEVIATION[21] => deviation.DATAB
DEVIATION[21] => Add1.IN12
SIGN_START_GEN => always0.IN1
OUT_REG_READY => always0.IN1
ROM_ADDRESS[0] <= ROM_ADDRESS[0].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[1] <= ROM_ADDRESS[1].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[2] <= ROM_ADDRESS[2].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[3] <= ROM_ADDRESS[3].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[4] <= ROM_ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[5] <= ROM_ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[6] <= ROM_ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[7] <= ROM_ADDRESS[7].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[8] <= ROM_ADDRESS[8].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[9] <= ROM_ADDRESS[9].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[10] <= ROM_ADDRESS[10].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[11] <= ROM_ADDRESS[11].DB_MAX_OUTPUT_PORT_TYPE
SIGN_START_CALC <= SIGN_START_CALC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_STOP_CALC <= SIGN_STOP_CALC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum
CLK => SIGN_START_CALC~reg0.CLK
CLK => num_of_samples[0].CLK
CLK => num_of_samples[1].CLK
CLK => num_of_samples[2].CLK
CLK => num_of_samples[3].CLK
CLK => num_of_samples[4].CLK
CLK => num_of_samples[5].CLK
CLK => num_of_samples[6].CLK
CLK => num_of_samples[7].CLK
CLK => num_of_samples[8].CLK
CLK => num_of_samples[9].CLK
CLK => num_of_samples[10].CLK
CLK => num_of_samples[11].CLK
CLK => num_of_samples[12].CLK
CLK => num_of_samples[13].CLK
CLK => num_of_samples[14].CLK
CLK => num_of_samples[15].CLK
CLK => num_of_samples[16].CLK
CLK => num_of_samples[17].CLK
CLK => num_of_samples[18].CLK
CLK => num_of_samples[19].CLK
CLK => num_of_samples[20].CLK
CLK => num_of_samples[21].CLK
CLK => num_of_samples[22].CLK
CLK => num_of_samples[23].CLK
CLK => num_of_samples[24].CLK
CLK => num_of_samples[25].CLK
CLK => num_of_samples[26].CLK
CLK => num_of_samples[27].CLK
CLK => num_of_samples[28].CLK
CLK => num_of_samples[29].CLK
CLK => num_of_samples[30].CLK
CLK => num_of_samples[31].CLK
CLK => regg[9].CLK
CLK => regg[8].CLK
CLK => regg[7].CLK
CLK => regg[6].CLK
CLK => regg[5].CLK
CLK => regg[4].CLK
CLK => regg[3].CLK
CLK => regg[2].CLK
CLK => regg[1].CLK
CLK => regg[0].CLK
CLK => curr_discrete.CLK
CLK => samples_per_disc[0].CLK
CLK => samples_per_disc[1].CLK
CLK => samples_per_disc[2].CLK
CLK => samples_per_disc[3].CLK
CLK => samples_per_disc[4].CLK
CLK => samples_per_disc[5].CLK
CLK => samples_per_disc[6].CLK
CLK => samples_per_disc[7].CLK
CLK => samples_per_disc[8].CLK
CLK => samples_per_disc[9].CLK
CLK => samples_per_disc[10].CLK
CLK => samples_per_disc[11].CLK
CLK => samples_per_disc[12].CLK
CLK => samples_per_disc[13].CLK
CLK => samples_per_disc[14].CLK
CLK => samples_per_disc[15].CLK
CLK => samples_per_disc[16].CLK
CLK => samples_per_disc[17].CLK
CLK => samples_per_disc[18].CLK
CLK => samples_per_disc[19].CLK
CLK => samples_per_disc[20].CLK
CLK => samples_per_disc[21].CLK
CLK => samples_per_disc[22].CLK
CLK => samples_per_disc[23].CLK
CLK => samples_per_disc[24].CLK
CLK => samples_per_disc[25].CLK
CLK => samples_per_disc[26].CLK
CLK => samples_per_disc[27].CLK
CLK => samples_per_disc[28].CLK
CLK => samples_per_disc[29].CLK
CLK => samples_per_disc[30].CLK
CLK => samples_per_disc[31].CLK
CLK => samples_per_disc[32].CLK
CLK => samples_per_disc[33].CLK
CLK => current_disc_num[0].CLK
CLK => current_disc_num[1].CLK
CLK => current_disc_num[2].CLK
CLK => current_disc_num[3].CLK
CLK => current_disc_num[4].CLK
CLK => current_disc_num[5].CLK
CLK => current_disc_num[6].CLK
CLK => current_disc_num[7].CLK
CLK => current_disc_num[8].CLK
CLK => current_disc_num[9].CLK
CLK => imp_samples_counter[0].CLK
CLK => imp_samples_counter[1].CLK
CLK => imp_samples_counter[2].CLK
CLK => imp_samples_counter[3].CLK
CLK => imp_samples_counter[4].CLK
CLK => imp_samples_counter[5].CLK
CLK => imp_samples_counter[6].CLK
CLK => imp_samples_counter[7].CLK
CLK => imp_samples_counter[8].CLK
CLK => imp_samples_counter[9].CLK
CLK => imp_samples_counter[10].CLK
CLK => imp_samples_counter[11].CLK
CLK => imp_samples_counter[12].CLK
CLK => imp_samples_counter[13].CLK
CLK => imp_samples_counter[14].CLK
CLK => imp_samples_counter[15].CLK
CLK => imp_samples_counter[16].CLK
CLK => imp_samples_counter[17].CLK
CLK => imp_samples_counter[18].CLK
CLK => imp_samples_counter[19].CLK
CLK => imp_samples_counter[20].CLK
CLK => imp_samples_counter[21].CLK
CLK => imp_samples_counter[22].CLK
CLK => imp_samples_counter[23].CLK
CLK => accum[0].CLK
CLK => accum[1].CLK
CLK => accum[2].CLK
CLK => accum[3].CLK
CLK => accum[4].CLK
CLK => accum[5].CLK
CLK => accum[6].CLK
CLK => accum[7].CLK
CLK => accum[8].CLK
CLK => accum[9].CLK
CLK => accum[10].CLK
CLK => accum[11].CLK
CLK => accum[12].CLK
CLK => accum[13].CLK
CLK => accum[14].CLK
CLK => accum[15].CLK
CLK => accum[16].CLK
CLK => accum[17].CLK
CLK => accum[18].CLK
CLK => accum[19].CLK
CLK => accum[20].CLK
CLK => accum[21].CLK
CLK => accum[22].CLK
CLK => accum[23].CLK
CLK => accum[24].CLK
CLK => accum[25].CLK
CLK => step[0].CLK
CLK => step[1].CLK
CLK => step[2].CLK
CLK => step[3].CLK
CLK => step[4].CLK
CLK => step[5].CLK
CLK => step[6].CLK
CLK => step[7].CLK
CLK => step[8].CLK
CLK => step[9].CLK
CLK => step[10].CLK
CLK => step[11].CLK
CLK => step[12].CLK
CLK => step[13].CLK
CLK => step[14].CLK
CLK => step[15].CLK
CLK => step[16].CLK
CLK => step[17].CLK
CLK => step[18].CLK
CLK => step[19].CLK
CLK => step[20].CLK
CLK => step[21].CLK
CLK => step[22].CLK
CLK => step[23].CLK
CLK => step[24].CLK
CLK => step[25].CLK
CLK => address[0].CLK
CLK => address[1].CLK
CLK => address[2].CLK
CLK => address[3].CLK
CLK => address[4].CLK
CLK => address[5].CLK
CLK => address[6].CLK
CLK => address[7].CLK
CLK => address[8].CLK
CLK => address[9].CLK
CLK => address[10].CLK
CLK => address[11].CLK
CLK => busy.CLK
CLK => num_of_curr_imp[0].CLK
CLK => num_of_curr_imp[1].CLK
CLK => num_of_curr_imp[2].CLK
CLK => num_of_curr_imp[3].CLK
CLK => num_of_curr_imp[4].CLK
CLK => period_samples[0].CLK
CLK => period_samples[1].CLK
CLK => period_samples[2].CLK
CLK => period_samples[3].CLK
CLK => period_samples[4].CLK
CLK => period_samples[5].CLK
CLK => period_samples[6].CLK
CLK => period_samples[7].CLK
CLK => period_samples[8].CLK
CLK => period_samples[9].CLK
CLK => period_samples[10].CLK
CLK => period_samples[11].CLK
CLK => period_samples[12].CLK
CLK => period_samples[13].CLK
CLK => period_samples[14].CLK
CLK => period_samples[15].CLK
CLK => period_samples[16].CLK
CLK => period_samples[17].CLK
CLK => period_samples[18].CLK
CLK => period_samples[19].CLK
CLK => period_samples[20].CLK
CLK => period_samples[21].CLK
CLK => period_samples[22].CLK
CLK => period_samples[23].CLK
CLK => period_samples[24].CLK
CLK => period_samples[25].CLK
CLK => period_samples[26].CLK
CLK => imp_samples[0].CLK
CLK => imp_samples[1].CLK
CLK => imp_samples[2].CLK
CLK => imp_samples[3].CLK
CLK => imp_samples[4].CLK
CLK => imp_samples[5].CLK
CLK => imp_samples[6].CLK
CLK => imp_samples[7].CLK
CLK => imp_samples[8].CLK
CLK => imp_samples[9].CLK
CLK => imp_samples[10].CLK
CLK => imp_samples[11].CLK
CLK => imp_samples[12].CLK
CLK => imp_samples[13].CLK
CLK => imp_samples[14].CLK
CLK => imp_samples[15].CLK
CLK => imp_samples[16].CLK
CLK => imp_samples[17].CLK
CLK => imp_samples[18].CLK
CLK => imp_samples[19].CLK
CLK => imp_samples[20].CLK
CLK => imp_samples[21].CLK
CLK => imp_samples[22].CLK
CLK => imp_samples[23].CLK
CLK => samples_counter[0].CLK
CLK => samples_counter[1].CLK
CLK => samples_counter[2].CLK
CLK => samples_counter[3].CLK
CLK => samples_counter[4].CLK
CLK => samples_counter[5].CLK
CLK => samples_counter[6].CLK
CLK => samples_counter[7].CLK
CLK => samples_counter[8].CLK
CLK => samples_counter[9].CLK
CLK => samples_counter[10].CLK
CLK => samples_counter[11].CLK
CLK => samples_counter[12].CLK
CLK => samples_counter[13].CLK
CLK => samples_counter[14].CLK
CLK => samples_counter[15].CLK
CLK => samples_counter[16].CLK
CLK => samples_counter[17].CLK
CLK => samples_counter[18].CLK
CLK => samples_counter[19].CLK
CLK => samples_counter[20].CLK
CLK => samples_counter[21].CLK
CLK => samples_counter[22].CLK
CLK => samples_counter[23].CLK
CLK => samples_counter[24].CLK
CLK => samples_counter[25].CLK
CLK => samples_counter[26].CLK
CLK => samples_counter[27].CLK
CLK => samples_counter[28].CLK
CLK => samples_counter[29].CLK
CLK => samples_counter[30].CLK
CLK => samples_counter[31].CLK
CLK => SIGN_STOP_CALC~reg0.CLK
CLK => ROM_ADDRESS[0]~reg0.CLK
CLK => ROM_ADDRESS[0]~en.CLK
CLK => ROM_ADDRESS[1]~reg0.CLK
CLK => ROM_ADDRESS[1]~en.CLK
CLK => ROM_ADDRESS[2]~reg0.CLK
CLK => ROM_ADDRESS[2]~en.CLK
CLK => ROM_ADDRESS[3]~reg0.CLK
CLK => ROM_ADDRESS[3]~en.CLK
CLK => ROM_ADDRESS[4]~reg0.CLK
CLK => ROM_ADDRESS[4]~en.CLK
CLK => ROM_ADDRESS[5]~reg0.CLK
CLK => ROM_ADDRESS[5]~en.CLK
CLK => ROM_ADDRESS[6]~reg0.CLK
CLK => ROM_ADDRESS[6]~en.CLK
CLK => ROM_ADDRESS[7]~reg0.CLK
CLK => ROM_ADDRESS[7]~en.CLK
CLK => ROM_ADDRESS[8]~reg0.CLK
CLK => ROM_ADDRESS[8]~en.CLK
CLK => ROM_ADDRESS[9]~reg0.CLK
CLK => ROM_ADDRESS[9]~en.CLK
CLK => ROM_ADDRESS[10]~reg0.CLK
CLK => ROM_ADDRESS[10]~en.CLK
CLK => ROM_ADDRESS[11]~reg0.CLK
CLK => ROM_ADDRESS[11]~en.CLK
RESET => SIGN_STOP_CALC.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => samples_counter.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => imp_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => period_samples.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => num_of_curr_imp.OUTPUTSELECT
RESET => busy.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => address.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => step.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => accum.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => imp_samples_counter.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => current_disc_num.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => samples_per_disc.OUTPUTSELECT
RESET => curr_discrete.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => regg.OUTPUTSELECT
RESET => ROM_ADDRESS[11].IN1
RESET => ROM_ADDRESS[0].IN1
RESET => num_of_samples[31].ENA
RESET => num_of_samples[30].ENA
RESET => num_of_samples[29].ENA
RESET => num_of_samples[28].ENA
RESET => num_of_samples[27].ENA
RESET => num_of_samples[26].ENA
RESET => num_of_samples[25].ENA
RESET => num_of_samples[24].ENA
RESET => num_of_samples[23].ENA
RESET => num_of_samples[22].ENA
RESET => num_of_samples[21].ENA
RESET => num_of_samples[20].ENA
RESET => num_of_samples[19].ENA
RESET => num_of_samples[18].ENA
RESET => num_of_samples[17].ENA
RESET => num_of_samples[16].ENA
RESET => num_of_samples[15].ENA
RESET => num_of_samples[14].ENA
RESET => num_of_samples[13].ENA
RESET => num_of_samples[12].ENA
RESET => num_of_samples[11].ENA
RESET => num_of_samples[10].ENA
RESET => num_of_samples[9].ENA
RESET => num_of_samples[8].ENA
RESET => num_of_samples[7].ENA
RESET => num_of_samples[6].ENA
RESET => num_of_samples[5].ENA
RESET => num_of_samples[4].ENA
RESET => num_of_samples[3].ENA
RESET => num_of_samples[2].ENA
RESET => num_of_samples[1].ENA
RESET => num_of_samples[0].ENA
RESET => SIGN_START_CALC~reg0.ENA
SIGNAL_TYPE[0] => Equal0.IN1
SIGNAL_TYPE[1] => Equal0.IN0
F_CARRIER[0] => Div0.IN91
F_CARRIER[1] => Div0.IN90
F_CARRIER[2] => Div0.IN89
F_CARRIER[3] => Div0.IN88
F_CARRIER[4] => Div0.IN87
F_CARRIER[5] => Div0.IN86
F_CARRIER[6] => Div0.IN85
F_CARRIER[7] => Div0.IN84
F_CARRIER[8] => Div0.IN83
F_CARRIER[9] => Div0.IN82
F_CARRIER[10] => Div0.IN81
F_CARRIER[11] => Div0.IN80
F_CARRIER[12] => Div0.IN79
F_CARRIER[13] => Div0.IN78
F_CARRIER[14] => Div0.IN77
F_CARRIER[15] => Div0.IN76
F_CARRIER[16] => Div0.IN75
F_CARRIER[17] => Div0.IN74
F_CARRIER[18] => Div0.IN73
F_CARRIER[19] => Div0.IN72
F_CARRIER[20] => Div0.IN71
F_CARRIER[21] => Div0.IN70
F_CARRIER[22] => Div0.IN69
F_CARRIER[23] => Div0.IN68
F_CARRIER[24] => Div0.IN67
F_CARRIER[25] => Div0.IN66
F_CARRIER[26] => Div0.IN65
F_CARRIER[27] => Div0.IN64
F_CARRIER[28] => Div0.IN63
F_CARRIER[29] => Div0.IN62
F_CARRIER[30] => Div0.IN61
F_CARRIER[31] => Div0.IN60
T_IMPULSE[0] => Mult0.IN23
T_IMPULSE[0] => Add1.IN68
T_IMPULSE[1] => Mult0.IN22
T_IMPULSE[1] => Add1.IN67
T_IMPULSE[2] => Mult0.IN21
T_IMPULSE[2] => Add1.IN66
T_IMPULSE[3] => Mult0.IN20
T_IMPULSE[3] => Add1.IN65
T_IMPULSE[4] => Mult0.IN19
T_IMPULSE[4] => Add1.IN64
T_IMPULSE[5] => Mult0.IN18
T_IMPULSE[5] => Add1.IN63
T_IMPULSE[6] => Mult0.IN17
T_IMPULSE[6] => Add1.IN62
T_IMPULSE[7] => Mult0.IN16
T_IMPULSE[7] => Add1.IN61
T_IMPULSE[8] => Mult0.IN15
T_IMPULSE[8] => Add1.IN60
T_IMPULSE[9] => Mult0.IN14
T_IMPULSE[9] => Add1.IN59
T_PERIOD[0] => Mult1.IN26
T_PERIOD[0] => Mult2.IN46
T_PERIOD[1] => Mult1.IN25
T_PERIOD[1] => Mult2.IN45
T_PERIOD[2] => Mult1.IN24
T_PERIOD[2] => Mult2.IN44
T_PERIOD[3] => Mult1.IN23
T_PERIOD[3] => Mult2.IN43
T_PERIOD[4] => Mult1.IN22
T_PERIOD[4] => Mult2.IN42
T_PERIOD[5] => Mult1.IN21
T_PERIOD[5] => Mult2.IN41
T_PERIOD[6] => Mult1.IN20
T_PERIOD[6] => Mult2.IN40
T_PERIOD[7] => Mult1.IN19
T_PERIOD[7] => Mult2.IN39
T_PERIOD[8] => Mult1.IN18
T_PERIOD[8] => Mult2.IN38
T_PERIOD[9] => Mult1.IN17
T_PERIOD[9] => Mult2.IN37
T_PERIOD[10] => Mult1.IN16
T_PERIOD[10] => Mult2.IN36
T_PERIOD[11] => Mult1.IN15
T_PERIOD[11] => Mult2.IN35
T_PERIOD[12] => Mult1.IN14
T_PERIOD[12] => Mult2.IN34
NUM_OF_IMP[0] => Add0.IN10
NUM_OF_IMP[1] => Add0.IN9
NUM_OF_IMP[2] => Add0.IN8
NUM_OF_IMP[3] => Add0.IN7
NUM_OF_IMP[4] => Add0.IN6
SIGN_START_GEN => always0.IN1
OUT_REG_READY => always0.IN1
ROM_ADDRESS[0] <= ROM_ADDRESS[0].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[1] <= ROM_ADDRESS[1].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[2] <= ROM_ADDRESS[2].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[3] <= ROM_ADDRESS[3].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[4] <= ROM_ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[5] <= ROM_ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[6] <= ROM_ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[7] <= ROM_ADDRESS[7].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[8] <= ROM_ADDRESS[8].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[9] <= ROM_ADDRESS[9].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[10] <= ROM_ADDRESS[10].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDRESS[11] <= ROM_ADDRESS[11].DB_MAX_OUTPUT_PORT_TYPE
SIGN_START_CALC <= SIGN_START_CALC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_STOP_CALC <= SIGN_STOP_CALC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_synthesizer_v1|noise_generator:noise_generator
CLK => SIGN_STOP_CALC~reg0.CLK
CLK => samples_counter[0].CLK
CLK => samples_counter[1].CLK
CLK => samples_counter[2].CLK
CLK => samples_counter[3].CLK
CLK => samples_counter[4].CLK
CLK => samples_counter[5].CLK
CLK => samples_counter[6].CLK
CLK => samples_counter[7].CLK
CLK => samples_counter[8].CLK
CLK => samples_counter[9].CLK
CLK => samples_counter[10].CLK
CLK => samples_counter[11].CLK
CLK => samples_counter[12].CLK
CLK => samples_counter[13].CLK
CLK => samples_counter[14].CLK
CLK => samples_counter[15].CLK
CLK => samples_counter[16].CLK
CLK => samples_counter[17].CLK
CLK => samples_counter[18].CLK
CLK => samples_counter[19].CLK
CLK => samples_counter[20].CLK
CLK => samples_counter[21].CLK
CLK => samples_counter[22].CLK
CLK => samples_counter[23].CLK
CLK => samples_counter[24].CLK
CLK => samples_counter[25].CLK
CLK => samples_counter[26].CLK
CLK => samples_counter[27].CLK
CLK => samples_counter[28].CLK
CLK => samples_counter[29].CLK
CLK => samples_counter[30].CLK
CLK => samples_counter[31].CLK
CLK => NOISE_OUT[0]~reg0.CLK
CLK => NOISE_OUT[0]~en.CLK
CLK => NOISE_OUT[1]~reg0.CLK
CLK => NOISE_OUT[1]~en.CLK
CLK => NOISE_OUT[2]~reg0.CLK
CLK => NOISE_OUT[2]~en.CLK
CLK => NOISE_OUT[3]~reg0.CLK
CLK => NOISE_OUT[3]~en.CLK
CLK => NOISE_OUT[4]~reg0.CLK
CLK => NOISE_OUT[4]~en.CLK
CLK => NOISE_OUT[5]~reg0.CLK
CLK => NOISE_OUT[5]~en.CLK
CLK => NOISE_OUT[6]~reg0.CLK
CLK => NOISE_OUT[6]~en.CLK
CLK => NOISE_OUT[7]~reg0.CLK
CLK => NOISE_OUT[7]~en.CLK
CLK => NOISE_OUT[8]~reg0.CLK
CLK => NOISE_OUT[8]~en.CLK
CLK => NOISE_OUT[9]~reg0.CLK
CLK => NOISE_OUT[9]~en.CLK
CLK => NOISE_OUT[10]~reg0.CLK
CLK => NOISE_OUT[10]~en.CLK
CLK => NOISE_OUT[11]~reg0.CLK
CLK => NOISE_OUT[11]~en.CLK
CLK => busy.CLK
CLK => SIGN_START_CALC~reg0.CLK
CLK => z[0].CLK
CLK => z[1].CLK
CLK => z[2].CLK
CLK => z[3].CLK
CLK => z[4].CLK
CLK => z[5].CLK
CLK => z[6].CLK
CLK => z[7].CLK
CLK => z[8].CLK
CLK => z[9].CLK
CLK => z[10].CLK
CLK => z[11].CLK
CLK => z[12].CLK
CLK => z[13].CLK
CLK => z[14].CLK
CLK => z[15].CLK
CLK => z[16].CLK
CLK => z[17].CLK
CLK => z[18].CLK
CLK => z[19].CLK
CLK => z[20].CLK
CLK => z[21].CLK
CLK => z[22].CLK
CLK => z[23].CLK
CLK => z[24].CLK
CLK => z[25].CLK
CLK => z[26].CLK
CLK => z[27].CLK
CLK => z[28].CLK
CLK => z[29].CLK
CLK => z[30].CLK
CLK => z[31].CLK
CLK => z[32].CLK
CLK => z[33].CLK
CLK => z[34].CLK
CLK => z[35].CLK
CLK => rnd[0].CLK
CLK => rnd[1].CLK
CLK => rnd[2].CLK
CLK => rnd[3].CLK
CLK => rnd[4].CLK
CLK => rnd[5].CLK
CLK => rnd[6].CLK
CLK => rnd[7].CLK
CLK => rnd[8].CLK
CLK => rnd[9].CLK
CLK => rnd[10].CLK
CLK => rnd[11].CLK
CLK => num_of_samples[0].CLK
CLK => num_of_samples[1].CLK
CLK => num_of_samples[2].CLK
CLK => num_of_samples[3].CLK
CLK => num_of_samples[4].CLK
CLK => num_of_samples[5].CLK
CLK => num_of_samples[6].CLK
CLK => num_of_samples[7].CLK
CLK => num_of_samples[8].CLK
CLK => num_of_samples[9].CLK
CLK => num_of_samples[10].CLK
CLK => num_of_samples[11].CLK
CLK => num_of_samples[12].CLK
CLK => num_of_samples[13].CLK
CLK => num_of_samples[14].CLK
CLK => num_of_samples[15].CLK
CLK => num_of_samples[16].CLK
CLK => num_of_samples[17].CLK
CLK => num_of_samples[18].CLK
CLK => num_of_samples[19].CLK
CLK => num_of_samples[20].CLK
CLK => num_of_samples[21].CLK
CLK => num_of_samples[22].CLK
CLK => num_of_samples[23].CLK
CLK => num_of_samples[24].CLK
CLK => num_of_samples[25].CLK
CLK => num_of_samples[26].CLK
CLK => num_of_samples[27].CLK
CLK => num_of_samples[28].CLK
CLK => num_of_samples[29].CLK
CLK => num_of_samples[30].CLK
CLK => num_of_samples[31].CLK
RESET => NOISE_OUT[6].IN1
RESET => samples_counter[31].ENA
RESET => samples_counter[30].ENA
RESET => busy.ENA
RESET => samples_counter[29].ENA
RESET => samples_counter[28].ENA
RESET => samples_counter[27].ENA
RESET => samples_counter[26].ENA
RESET => samples_counter[25].ENA
RESET => samples_counter[24].ENA
RESET => samples_counter[23].ENA
RESET => samples_counter[22].ENA
RESET => samples_counter[21].ENA
RESET => samples_counter[20].ENA
RESET => samples_counter[19].ENA
RESET => samples_counter[18].ENA
RESET => samples_counter[17].ENA
RESET => samples_counter[7].ENA
RESET => samples_counter[6].ENA
RESET => samples_counter[16].ENA
RESET => samples_counter[15].ENA
RESET => samples_counter[14].ENA
RESET => samples_counter[13].ENA
RESET => samples_counter[5].ENA
RESET => samples_counter[4].ENA
RESET => samples_counter[3].ENA
RESET => samples_counter[2].ENA
RESET => samples_counter[1].ENA
RESET => samples_counter[0].ENA
RESET => SIGN_STOP_CALC~reg0.ENA
RESET => samples_counter[12].ENA
RESET => samples_counter[11].ENA
RESET => samples_counter[10].ENA
RESET => samples_counter[9].ENA
RESET => samples_counter[8].ENA
RESET => SIGN_START_CALC~reg0.ENA
RESET => z[0].ENA
RESET => z[1].ENA
RESET => z[2].ENA
RESET => z[3].ENA
RESET => z[4].ENA
RESET => z[5].ENA
RESET => z[6].ENA
RESET => z[7].ENA
RESET => z[8].ENA
RESET => z[9].ENA
RESET => z[10].ENA
RESET => z[11].ENA
RESET => z[12].ENA
RESET => z[13].ENA
RESET => z[14].ENA
RESET => z[15].ENA
RESET => z[16].ENA
RESET => z[17].ENA
RESET => z[18].ENA
RESET => z[19].ENA
RESET => z[20].ENA
RESET => z[21].ENA
RESET => z[22].ENA
RESET => z[23].ENA
RESET => z[24].ENA
RESET => z[25].ENA
RESET => z[26].ENA
RESET => z[27].ENA
RESET => z[28].ENA
RESET => z[29].ENA
RESET => z[30].ENA
RESET => z[31].ENA
RESET => z[32].ENA
RESET => z[33].ENA
RESET => z[34].ENA
RESET => z[35].ENA
RESET => rnd[0].ENA
RESET => rnd[1].ENA
RESET => rnd[2].ENA
RESET => rnd[3].ENA
RESET => rnd[4].ENA
RESET => rnd[5].ENA
RESET => rnd[6].ENA
RESET => rnd[7].ENA
RESET => rnd[8].ENA
RESET => rnd[9].ENA
RESET => rnd[10].ENA
RESET => rnd[11].ENA
RESET => num_of_samples[0].ENA
RESET => num_of_samples[1].ENA
RESET => num_of_samples[2].ENA
RESET => num_of_samples[3].ENA
RESET => num_of_samples[4].ENA
RESET => num_of_samples[5].ENA
RESET => num_of_samples[6].ENA
RESET => num_of_samples[7].ENA
RESET => num_of_samples[8].ENA
RESET => num_of_samples[9].ENA
RESET => num_of_samples[10].ENA
RESET => num_of_samples[11].ENA
RESET => num_of_samples[12].ENA
RESET => num_of_samples[13].ENA
RESET => num_of_samples[14].ENA
RESET => num_of_samples[15].ENA
RESET => num_of_samples[16].ENA
RESET => num_of_samples[17].ENA
RESET => num_of_samples[18].ENA
RESET => num_of_samples[19].ENA
RESET => num_of_samples[20].ENA
RESET => num_of_samples[21].ENA
RESET => num_of_samples[22].ENA
RESET => num_of_samples[23].ENA
RESET => num_of_samples[24].ENA
RESET => num_of_samples[25].ENA
RESET => num_of_samples[26].ENA
RESET => num_of_samples[27].ENA
RESET => num_of_samples[28].ENA
RESET => num_of_samples[29].ENA
RESET => num_of_samples[30].ENA
RESET => num_of_samples[31].ENA
SIGNAL_TYPE[0] => Equal0.IN1
SIGNAL_TYPE[1] => Equal0.IN0
T_IMPULSE[0] => Mult0.IN23
T_IMPULSE[1] => Mult0.IN22
T_IMPULSE[2] => Mult0.IN21
T_IMPULSE[3] => Mult0.IN20
T_IMPULSE[4] => Mult0.IN19
T_IMPULSE[5] => Mult0.IN18
T_IMPULSE[6] => Mult0.IN17
T_IMPULSE[7] => Mult0.IN16
T_IMPULSE[8] => Mult0.IN15
T_IMPULSE[9] => Mult0.IN14
SIGN_START_GEN => always0.IN1
OUT_REG_READY => always0.IN1
SIGN_START_CALC <= SIGN_START_CALC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_STOP_CALC <= SIGN_STOP_CALC~reg0.DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[0] <= NOISE_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[1] <= NOISE_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[2] <= NOISE_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[3] <= NOISE_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[4] <= NOISE_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[5] <= NOISE_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[6] <= NOISE_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[7] <= NOISE_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[8] <= NOISE_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[9] <= NOISE_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[10] <= NOISE_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
NOISE_OUT[11] <= NOISE_OUT[11].DB_MAX_OUTPUT_PORT_TYPE


|digital_synthesizer_v1|signal_mux:signal_mux
CLK => sign_PSK_stop.CLK
CLK => sign_LFM_stop.CLK
CLK => MUX_OUT[0]~reg0.CLK
CLK => MUX_OUT[0]~en.CLK
CLK => MUX_OUT[1]~reg0.CLK
CLK => MUX_OUT[1]~en.CLK
CLK => MUX_OUT[2]~reg0.CLK
CLK => MUX_OUT[2]~en.CLK
CLK => MUX_OUT[3]~reg0.CLK
CLK => MUX_OUT[3]~en.CLK
CLK => MUX_OUT[4]~reg0.CLK
CLK => MUX_OUT[4]~en.CLK
CLK => MUX_OUT[5]~reg0.CLK
CLK => MUX_OUT[5]~en.CLK
CLK => MUX_OUT[6]~reg0.CLK
CLK => MUX_OUT[6]~en.CLK
CLK => MUX_OUT[7]~reg0.CLK
CLK => MUX_OUT[7]~en.CLK
CLK => MUX_OUT[8]~reg0.CLK
CLK => MUX_OUT[8]~en.CLK
CLK => MUX_OUT[9]~reg0.CLK
CLK => MUX_OUT[9]~en.CLK
CLK => MUX_OUT[10]~reg0.CLK
CLK => MUX_OUT[10]~en.CLK
CLK => MUX_OUT[11]~reg0.CLK
CLK => MUX_OUT[11]~en.CLK
CLK => sign_PSK_busy.CLK
CLK => sign_LFM_busy.CLK
RESET => sign_PSK_stop.ACLR
RESET => sign_LFM_stop.ACLR
RESET => MUX_OUT[0]~en.ACLR
RESET => MUX_OUT[1]~en.ACLR
RESET => MUX_OUT[2]~en.ACLR
RESET => MUX_OUT[3]~en.ACLR
RESET => MUX_OUT[4]~en.ACLR
RESET => MUX_OUT[5]~en.ACLR
RESET => MUX_OUT[6]~en.ACLR
RESET => MUX_OUT[7]~en.ACLR
RESET => MUX_OUT[8]~en.ACLR
RESET => MUX_OUT[9]~en.ACLR
RESET => MUX_OUT[10]~en.ACLR
RESET => MUX_OUT[11]~en.ACLR
RESET => sign_PSK_busy.ACLR
RESET => sign_LFM_busy.ACLR
DATA_FROM_LFM[0] => MUX_OUT[0].DATAB
DATA_FROM_LFM[1] => MUX_OUT[1].DATAB
DATA_FROM_LFM[2] => MUX_OUT[2].DATAB
DATA_FROM_LFM[3] => MUX_OUT[3].DATAB
DATA_FROM_LFM[4] => MUX_OUT[4].DATAB
DATA_FROM_LFM[5] => MUX_OUT[5].DATAB
DATA_FROM_LFM[6] => MUX_OUT[6].DATAB
DATA_FROM_LFM[7] => MUX_OUT[7].DATAB
DATA_FROM_LFM[8] => MUX_OUT[8].DATAB
DATA_FROM_LFM[9] => MUX_OUT[9].DATAB
DATA_FROM_LFM[10] => MUX_OUT[10].DATAB
DATA_FROM_LFM[11] => MUX_OUT[11].DATAB
DATA_FROM_PSK[0] => MUX_OUT[0].DATAA
DATA_FROM_PSK[1] => MUX_OUT[1].DATAA
DATA_FROM_PSK[2] => MUX_OUT[2].DATAA
DATA_FROM_PSK[3] => MUX_OUT[3].DATAA
DATA_FROM_PSK[4] => MUX_OUT[4].DATAA
DATA_FROM_PSK[5] => MUX_OUT[5].DATAA
DATA_FROM_PSK[6] => MUX_OUT[6].DATAA
DATA_FROM_PSK[7] => MUX_OUT[7].DATAA
DATA_FROM_PSK[8] => MUX_OUT[8].DATAA
DATA_FROM_PSK[9] => MUX_OUT[9].DATAA
DATA_FROM_PSK[10] => MUX_OUT[10].DATAA
DATA_FROM_PSK[11] => MUX_OUT[11].DATAA
SIGN_LFM_START_CALC => always0.IN1
SIGN_PSK_START_CALC => always0.IN1
SIGN_LFM_STOP_CALC => always0.IN1
SIGN_PSK_STOP_CALC => always0.IN1
MUX_OUT[0] <= MUX_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[1] <= MUX_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[2] <= MUX_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[3] <= MUX_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[4] <= MUX_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[5] <= MUX_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[6] <= MUX_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[7] <= MUX_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[8] <= MUX_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[9] <= MUX_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[10] <= MUX_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
MUX_OUT[11] <= MUX_OUT[11].DB_MAX_OUTPUT_PORT_TYPE


|digital_synthesizer_v1|buffer:buffer
CLK => buf_var_2[0].CLK
CLK => buf_var_2[0]~en.CLK
CLK => buf_var_2[1].CLK
CLK => buf_var_2[1]~en.CLK
CLK => buf_var_2[2].CLK
CLK => buf_var_2[2]~en.CLK
CLK => buf_var_2[3].CLK
CLK => buf_var_2[3]~en.CLK
CLK => buf_var_2[4].CLK
CLK => buf_var_2[4]~en.CLK
CLK => buf_var_2[5].CLK
CLK => buf_var_2[5]~en.CLK
CLK => buf_var_2[6].CLK
CLK => buf_var_2[6]~en.CLK
CLK => buf_var_2[7].CLK
CLK => buf_var_2[7]~en.CLK
CLK => buf_var_2[8].CLK
CLK => buf_var_2[8]~en.CLK
CLK => buf_var_2[9].CLK
CLK => buf_var_2[9]~en.CLK
CLK => buf_var_2[10].CLK
CLK => buf_var_2[10]~en.CLK
CLK => buf_var_2[11].CLK
CLK => buf_var_2[11]~en.CLK
CLK => buf_var_1[0].CLK
CLK => buf_var_1[0]~en.CLK
CLK => buf_var_1[1].CLK
CLK => buf_var_1[1]~en.CLK
CLK => buf_var_1[2].CLK
CLK => buf_var_1[2]~en.CLK
CLK => buf_var_1[3].CLK
CLK => buf_var_1[3]~en.CLK
CLK => buf_var_1[4].CLK
CLK => buf_var_1[4]~en.CLK
CLK => buf_var_1[5].CLK
CLK => buf_var_1[5]~en.CLK
CLK => buf_var_1[6].CLK
CLK => buf_var_1[6]~en.CLK
CLK => buf_var_1[7].CLK
CLK => buf_var_1[7]~en.CLK
CLK => buf_var_1[8].CLK
CLK => buf_var_1[8]~en.CLK
CLK => buf_var_1[9].CLK
CLK => buf_var_1[9]~en.CLK
CLK => buf_var_1[10].CLK
CLK => buf_var_1[10]~en.CLK
CLK => buf_var_1[11].CLK
CLK => buf_var_1[11]~en.CLK
CLK => BUF_OUT[0]~reg0.CLK
CLK => BUF_OUT[0]~en.CLK
CLK => BUF_OUT[1]~reg0.CLK
CLK => BUF_OUT[1]~en.CLK
CLK => BUF_OUT[2]~reg0.CLK
CLK => BUF_OUT[2]~en.CLK
CLK => BUF_OUT[3]~reg0.CLK
CLK => BUF_OUT[3]~en.CLK
CLK => BUF_OUT[4]~reg0.CLK
CLK => BUF_OUT[4]~en.CLK
CLK => BUF_OUT[5]~reg0.CLK
CLK => BUF_OUT[5]~en.CLK
CLK => BUF_OUT[6]~reg0.CLK
CLK => BUF_OUT[6]~en.CLK
CLK => BUF_OUT[7]~reg0.CLK
CLK => BUF_OUT[7]~en.CLK
CLK => BUF_OUT[8]~reg0.CLK
CLK => BUF_OUT[8]~en.CLK
CLK => BUF_OUT[9]~reg0.CLK
CLK => BUF_OUT[9]~en.CLK
CLK => BUF_OUT[10]~reg0.CLK
CLK => BUF_OUT[10]~en.CLK
CLK => BUF_OUT[11]~reg0.CLK
CLK => BUF_OUT[11]~en.CLK
RESET => buf_var_2[4]~en.DATAIN
RESET => buf_var_2[3]~en.DATAIN
RESET => buf_var_2[2]~en.DATAIN
RESET => buf_var_2[1]~en.DATAIN
RESET => buf_var_2[0]~en.DATAIN
RESET => buf_var_2[5]~en.DATAIN
RESET => buf_var_2[6]~en.DATAIN
RESET => buf_var_2[7]~en.DATAIN
RESET => buf_var_2[8]~en.DATAIN
RESET => buf_var_2[9]~en.DATAIN
RESET => buf_var_2[10]~en.DATAIN
RESET => buf_var_2[11]~en.DATAIN
RESET => buf_var_1[0]~en.DATAIN
RESET => buf_var_1[1]~en.DATAIN
RESET => buf_var_1[2]~en.DATAIN
RESET => buf_var_1[3]~en.DATAIN
RESET => buf_var_1[4]~en.DATAIN
RESET => buf_var_1[5]~en.DATAIN
RESET => buf_var_1[6]~en.DATAIN
RESET => buf_var_1[7]~en.DATAIN
RESET => buf_var_1[8]~en.DATAIN
RESET => buf_var_1[9]~en.DATAIN
RESET => buf_var_1[10]~en.DATAIN
RESET => buf_var_1[11]~en.DATAIN
RESET => BUF_OUT[0]~en.DATAIN
RESET => BUF_OUT[1]~en.DATAIN
RESET => BUF_OUT[2]~en.DATAIN
RESET => BUF_OUT[3]~en.DATAIN
RESET => BUF_OUT[4]~en.DATAIN
RESET => BUF_OUT[5]~en.DATAIN
RESET => BUF_OUT[6]~en.DATAIN
RESET => BUF_OUT[7]~en.DATAIN
RESET => BUF_OUT[8]~en.DATAIN
RESET => BUF_OUT[9]~en.DATAIN
RESET => BUF_OUT[10]~en.DATAIN
RESET => BUF_OUT[11]~en.DATAIN
DATA_FROM_NOISE[0] => buf_var_1[0].DATAIN
DATA_FROM_NOISE[1] => buf_var_1[1].DATAIN
DATA_FROM_NOISE[2] => buf_var_1[2].DATAIN
DATA_FROM_NOISE[3] => buf_var_1[3].DATAIN
DATA_FROM_NOISE[4] => buf_var_1[4].DATAIN
DATA_FROM_NOISE[5] => buf_var_1[5].DATAIN
DATA_FROM_NOISE[6] => buf_var_1[6].DATAIN
DATA_FROM_NOISE[7] => buf_var_1[7].DATAIN
DATA_FROM_NOISE[8] => buf_var_1[8].DATAIN
DATA_FROM_NOISE[9] => buf_var_1[9].DATAIN
DATA_FROM_NOISE[10] => buf_var_1[10].DATAIN
DATA_FROM_NOISE[11] => buf_var_1[11].DATAIN
BUF_OUT[0] <= BUF_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[1] <= BUF_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[2] <= BUF_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[3] <= BUF_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[4] <= BUF_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[5] <= BUF_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[6] <= BUF_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[7] <= BUF_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[8] <= BUF_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[9] <= BUF_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[10] <= BUF_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
BUF_OUT[11] <= BUF_OUT[11].DB_MAX_OUTPUT_PORT_TYPE


|digital_synthesizer_v1|ROM:ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|digital_synthesizer_v1|ROM:ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjj1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjj1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjj1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjj1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jjj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jjj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jjj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jjj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jjj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jjj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jjj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jjj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jjj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jjj1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|digital_synthesizer_v1|ROM:ROM|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|digital_synthesizer_v1|output_reg:output_reg
CLK => REG_OUT[0]~reg0.CLK
CLK => REG_OUT[0]~en.CLK
CLK => REG_OUT[1]~reg0.CLK
CLK => REG_OUT[1]~en.CLK
CLK => REG_OUT[2]~reg0.CLK
CLK => REG_OUT[2]~en.CLK
CLK => REG_OUT[3]~reg0.CLK
CLK => REG_OUT[3]~en.CLK
CLK => REG_OUT[4]~reg0.CLK
CLK => REG_OUT[4]~en.CLK
CLK => REG_OUT[5]~reg0.CLK
CLK => REG_OUT[5]~en.CLK
CLK => REG_OUT[6]~reg0.CLK
CLK => REG_OUT[6]~en.CLK
CLK => REG_OUT[7]~reg0.CLK
CLK => REG_OUT[7]~en.CLK
CLK => REG_OUT[8]~reg0.CLK
CLK => REG_OUT[8]~en.CLK
CLK => REG_OUT[9]~reg0.CLK
CLK => REG_OUT[9]~en.CLK
CLK => REG_OUT[10]~reg0.CLK
CLK => REG_OUT[10]~en.CLK
CLK => REG_OUT[11]~reg0.CLK
CLK => REG_OUT[11]~en.CLK
CLK => counter_stop[0].CLK
CLK => counter_stop[1].CLK
CLK => sign_stop.CLK
CLK => counter_start[0].CLK
CLK => counter_start[1].CLK
CLK => READY~reg0.CLK
CLK => sign_start.CLK
CLK => signal_type~5.DATAIN
RESET => signal_type.OUTPUTSELECT
RESET => signal_type.OUTPUTSELECT
RESET => signal_type.OUTPUTSELECT
RESET => signal_type.OUTPUTSELECT
RESET => REG_OUT[0].IN1
RESET => counter_stop[0].ENA
RESET => counter_stop[1].ENA
RESET => sign_stop.ENA
RESET => counter_start[0].ENA
RESET => counter_start[1].ENA
RESET => READY~reg0.ENA
RESET => sign_start.ENA
DATA_FROM_ROM[0] => Selector1.IN1
DATA_FROM_ROM[1] => Selector2.IN1
DATA_FROM_ROM[2] => Selector3.IN1
DATA_FROM_ROM[3] => Selector4.IN1
DATA_FROM_ROM[4] => Selector5.IN1
DATA_FROM_ROM[5] => Selector6.IN1
DATA_FROM_ROM[6] => Selector7.IN1
DATA_FROM_ROM[7] => Selector8.IN1
DATA_FROM_ROM[8] => Selector9.IN1
DATA_FROM_ROM[9] => Selector10.IN1
DATA_FROM_ROM[10] => Selector11.IN1
DATA_FROM_ROM[11] => Selector12.IN1
DATA_FROM_BUF[0] => Selector1.IN2
DATA_FROM_BUF[1] => Selector2.IN2
DATA_FROM_BUF[2] => Selector3.IN2
DATA_FROM_BUF[3] => Selector4.IN2
DATA_FROM_BUF[4] => Selector5.IN2
DATA_FROM_BUF[5] => Selector6.IN2
DATA_FROM_BUF[6] => Selector7.IN2
DATA_FROM_BUF[7] => Selector8.IN2
DATA_FROM_BUF[8] => Selector9.IN2
DATA_FROM_BUF[9] => Selector10.IN2
DATA_FROM_BUF[10] => Selector11.IN2
DATA_FROM_BUF[11] => Selector12.IN2
SIGN_LFM_START_CALC => always0.IN0
SIGN_LFM_START_CALC => signal_type.OUTPUTSELECT
SIGN_LFM_START_CALC => signal_type.OUTPUTSELECT
SIGN_LFM_START_CALC => signal_type.OUTPUTSELECT
SIGN_LFM_START_CALC => signal_type.OUTPUTSELECT
SIGN_PSK_START_CALC => always0.IN1
SIGN_PSK_START_CALC => signal_type.OUTPUTSELECT
SIGN_PSK_START_CALC => signal_type.OUTPUTSELECT
SIGN_PSK_START_CALC => signal_type.OUTPUTSELECT
SIGN_PSK_START_CALC => signal_type.OUTPUTSELECT
SIGN_NOISE_START_CALC => always0.IN1
SIGN_NOISE_START_CALC => signal_type.OUTPUTSELECT
SIGN_NOISE_START_CALC => signal_type.OUTPUTSELECT
SIGN_NOISE_START_CALC => signal_type.OUTPUTSELECT
SIGN_NOISE_START_CALC => signal_type.OUTPUTSELECT
SIGN_LFM_STOP_CALC => always0.IN0
SIGN_PSK_STOP_CALC => always0.IN1
SIGN_NOISE_STOP_CALC => always0.IN1
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[0] <= REG_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11].DB_MAX_OUTPUT_PORT_TYPE


