// Seed: 1242319941
module module_0 (
    output reg id_0
    , id_2,
    input id_1
);
  always #1 begin
    id_0 <= id_2;
  end
endmodule
