Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 16 16:56:36 2021
| Host         : DESKTOP-F4RPBPN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8345 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.730        0.000                      0                16624        0.049        0.000                      0                16624        3.000        0.000                       0                  8351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_board               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_board                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         71.730        0.000                      0                16624        0.199        0.000                      0                16624       49.500        0.000                       0                  8347  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       71.740        0.000                      0                16624        0.199        0.000                      0                16624       49.500        0.000                       0                  8347  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         71.730        0.000                      0                16624        0.049        0.000                      0                16624  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       71.730        0.000                      0                16624        0.049        0.000                      0                16624  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_board
  To Clock:  clk_board

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_board
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       71.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.730ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.059ns  (logic 2.114ns (7.534%)  route 25.945ns (92.466%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.462    27.103    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__13/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.028    98.833    Reg_File_1/register_speicher_reg[30][5]_rep__13
  -------------------------------------------------------------------
                         required time                         98.833    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                 71.730    

Slack (MET) :             71.912ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.870ns  (logic 2.114ns (7.585%)  route 25.756ns (92.415%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.273    26.913    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.036    98.825    Reg_File_1/register_speicher_reg[30][5]_rep__1
  -------------------------------------------------------------------
                         required time                         98.825    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 71.912    

Slack (MET) :             71.935ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.870ns  (logic 2.114ns (7.585%)  route 25.756ns (92.415%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.273    26.913    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__9/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.013    98.848    Reg_File_1/register_speicher_reg[30][5]_rep__9
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 71.935    

Slack (MET) :             71.967ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.822ns  (logic 2.114ns (7.598%)  route 25.708ns (92.402%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.225    26.865    Reg_File_1/D[5]
    SLICE_X8Y34          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.444    98.449    Reg_File_1/clk_out1
    SLICE_X8Y34          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__5/C
                         clock pessimism              0.564    99.012    
                         clock uncertainty           -0.149    98.863    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)       -0.031    98.832    Reg_File_1/register_speicher_reg[30][5]_rep__5
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                         -26.865    
  -------------------------------------------------------------------
                         slack                                 71.967    

Slack (MET) :             72.039ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.695ns  (logic 2.114ns (7.633%)  route 25.581ns (92.367%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.098    26.739    Reg_File_1/D[5]
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.440    98.445    Reg_File_1/clk_out1
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__11/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.081    98.778    Reg_File_1/register_speicher_reg[30][5]_rep__11
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                         -26.739    
  -------------------------------------------------------------------
                         slack                                 72.039    

Slack (MET) :             72.084ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.053    98.808    Reg_File_1/register_speicher_reg[30][5]_rep
  -------------------------------------------------------------------
                         required time                         98.808    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.084    

Slack (MET) :             72.098ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.039    98.822    Reg_File_1/register_speicher_reg[30][5]
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.098    

Slack (MET) :             72.107ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__8/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.030    98.831    Reg_File_1/register_speicher_reg[30][5]_rep__8
  -------------------------------------------------------------------
                         required time                         98.831    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.107    

Slack (MET) :             72.121ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__14/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__14/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.016    98.845    Reg_File_1/register_speicher_reg[30][5]_rep__14
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.121    

Slack (MET) :             72.248ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.506ns  (logic 2.114ns (7.686%)  route 25.392ns (92.314%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.909    26.550    Reg_File_1/D[5]
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.440    98.445    Reg_File_1/clk_out1
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__16/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.061    98.798    Reg_File_1/register_speicher_reg[30][5]_rep__16
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                         -26.550    
  -------------------------------------------------------------------
                         slack                                 72.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X49Y28         FDRE                                         r  Datamemory_1/RAM_reg[66][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[66][6]/Q
                         net (fo=2, routed)           0.120    -0.365    Seven_segment_1/SEG_Kathode_reg[7]_4[6]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  Seven_segment_1/SEG_Kathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Seven_segment_1/SEG_Kathode[6]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092    -0.518    Seven_segment_1/SEG_Kathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][0]/Q
                         net (fo=2, routed)           0.094    -0.366    Seven_segment_1/Q[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.321 r  Seven_segment_1/SEG_Anode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    Seven_segment_1/SEG_Anode[0]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091    -0.520    Seven_segment_1/SEG_Anode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.780%)  route 0.154ns (45.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X49Y28         FDRE                                         r  Datamemory_1/RAM_reg[66][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[66][5]/Q
                         net (fo=2, routed)           0.154    -0.331    Seven_segment_1/SEG_Kathode_reg[7]_4[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  Seven_segment_1/SEG_Kathode[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    Seven_segment_1/SEG_Kathode[5]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092    -0.518    Seven_segment_1/SEG_Kathode_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.210ns (58.774%)  route 0.147ns (41.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][1]/Q
                         net (fo=2, routed)           0.147    -0.313    Seven_segment_1/Q[1]
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.046    -0.267 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.107    -0.504    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.265ns (76.746%)  route 0.080ns (23.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Program_Counter_1/PC_reg_reg[0]/Q
                         net (fo=135, routed)         0.080    -0.403    Program_Counter_1/PC_reg[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.279 r  Program_Counter_1/PC_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.279    Program_Counter_1/PC_reg0_carry_n_6
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.105    -0.519    Program_Counter_1/PC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.558    -0.623    Seven_segment_1/clk_out1
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  Seven_segment_1/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.107    -0.389    Seven_segment_1/state[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.099    -0.290 r  Seven_segment_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Seven_segment_1/SEG_Kathode[3]_i_1_n_0
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.092    -0.531    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.847%)  route 0.166ns (47.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X48Y28         FDRE                                         r  Datamemory_1/RAM_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[68][2]/Q
                         net (fo=2, routed)           0.166    -0.318    Seven_segment_1/SEG_Kathode_reg[7]_2[2]
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  Seven_segment_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    Seven_segment_1/SEG_Kathode[2]_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X48Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.092    -0.518    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.558    -0.623    Program_Counter_1/clk_out1
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          0.091    -0.391    Program_Counter_1/PC_reg[6]
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.264 r  Program_Counter_1/PC_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.264    Program_Counter_1/PC_reg0_carry__0_n_4
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Program_Counter_1/clk_out1
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.105    -0.518    Program_Counter_1/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.337%)  route 0.156ns (42.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][2]/Q
                         net (fo=2, routed)           0.156    -0.305    Seven_segment_1/Q[2]
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.260 r  Seven_segment_1/SEG_Anode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    Seven_segment_1/SEG_Anode[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[2]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.519    Seven_segment_1/SEG_Anode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.268ns (72.134%)  route 0.104ns (27.866%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=126, routed)         0.104    -0.380    Program_Counter_1/Q[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.253 r  Program_Counter_1/PC_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.253    Program_Counter_1/PC_reg0_carry_n_4
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.105    -0.519    Program_Counter_1/PC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y27     Datamemory_1/RAM_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y27     Datamemory_1/RAM_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y28     Datamemory_1/RAM_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y28     Datamemory_1/RAM_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y28     Datamemory_1/RAM_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      Datamemory_1/RAM_reg[162][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      Datamemory_1/RAM_reg[162][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      Datamemory_1/RAM_reg[162][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     Datamemory_1/RAM_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     Datamemory_1/RAM_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y17      Datamemory_1/RAM_reg[952][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     Datamemory_1/RAM_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     Datamemory_1/RAM_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y57     Datamemory_1/RAM_reg[165][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y57     Datamemory_1/RAM_reg[165][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y57     Datamemory_1/RAM_reg[165][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y57     Datamemory_1/RAM_reg[165][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y31     Datamemory_1/RAM_reg[77][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y28     Datamemory_1/RAM_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y28     Datamemory_1/RAM_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y28     Datamemory_1/RAM_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y59     Datamemory_1/RAM_reg[163][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y59     Datamemory_1/RAM_reg[163][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y59     Datamemory_1/RAM_reg[163][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y1      Datamemory_1/RAM_reg[164][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y1      Datamemory_1/RAM_reg[164][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y1      Datamemory_1/RAM_reg[164][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y26     Datamemory_1/RAM_reg[24][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz_0_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       71.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.740ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.059ns  (logic 2.114ns (7.534%)  route 25.945ns (92.466%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.462    27.103    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__13/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.140    98.871    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.028    98.843    Reg_File_1/register_speicher_reg[30][5]_rep__13
  -------------------------------------------------------------------
                         required time                         98.843    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                 71.740    

Slack (MET) :             71.921ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.870ns  (logic 2.114ns (7.585%)  route 25.756ns (92.415%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.273    26.913    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.140    98.871    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.036    98.835    Reg_File_1/register_speicher_reg[30][5]_rep__1
  -------------------------------------------------------------------
                         required time                         98.835    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 71.921    

Slack (MET) :             71.944ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.870ns  (logic 2.114ns (7.585%)  route 25.756ns (92.415%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.273    26.913    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__9/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.140    98.871    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.013    98.858    Reg_File_1/register_speicher_reg[30][5]_rep__9
  -------------------------------------------------------------------
                         required time                         98.858    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 71.944    

Slack (MET) :             71.976ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.822ns  (logic 2.114ns (7.598%)  route 25.708ns (92.402%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.225    26.865    Reg_File_1/D[5]
    SLICE_X8Y34          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.444    98.449    Reg_File_1/clk_out1
    SLICE_X8Y34          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__5/C
                         clock pessimism              0.564    99.012    
                         clock uncertainty           -0.140    98.873    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)       -0.031    98.842    Reg_File_1/register_speicher_reg[30][5]_rep__5
  -------------------------------------------------------------------
                         required time                         98.842    
                         arrival time                         -26.865    
  -------------------------------------------------------------------
                         slack                                 71.976    

Slack (MET) :             72.049ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.695ns  (logic 2.114ns (7.633%)  route 25.581ns (92.367%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.098    26.739    Reg_File_1/D[5]
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.440    98.445    Reg_File_1/clk_out1
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__11/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.140    98.869    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.081    98.788    Reg_File_1/register_speicher_reg[30][5]_rep__11
  -------------------------------------------------------------------
                         required time                         98.788    
                         arrival time                         -26.739    
  -------------------------------------------------------------------
                         slack                                 72.049    

Slack (MET) :             72.093ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.140    98.871    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.053    98.818    Reg_File_1/register_speicher_reg[30][5]_rep
  -------------------------------------------------------------------
                         required time                         98.818    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.093    

Slack (MET) :             72.107ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.140    98.871    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.039    98.832    Reg_File_1/register_speicher_reg[30][5]
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.107    

Slack (MET) :             72.116ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__8/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.140    98.871    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.030    98.841    Reg_File_1/register_speicher_reg[30][5]_rep__8
  -------------------------------------------------------------------
                         required time                         98.841    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.116    

Slack (MET) :             72.130ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__14/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__14/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.140    98.871    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.016    98.855    Reg_File_1/register_speicher_reg[30][5]_rep__14
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.130    

Slack (MET) :             72.258ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.506ns  (logic 2.114ns (7.686%)  route 25.392ns (92.314%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.909    26.550    Reg_File_1/D[5]
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.440    98.445    Reg_File_1/clk_out1
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__16/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.140    98.869    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.061    98.808    Reg_File_1/register_speicher_reg[30][5]_rep__16
  -------------------------------------------------------------------
                         required time                         98.808    
                         arrival time                         -26.550    
  -------------------------------------------------------------------
                         slack                                 72.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X49Y28         FDRE                                         r  Datamemory_1/RAM_reg[66][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[66][6]/Q
                         net (fo=2, routed)           0.120    -0.365    Seven_segment_1/SEG_Kathode_reg[7]_4[6]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  Seven_segment_1/SEG_Kathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Seven_segment_1/SEG_Kathode[6]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092    -0.518    Seven_segment_1/SEG_Kathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][0]/Q
                         net (fo=2, routed)           0.094    -0.366    Seven_segment_1/Q[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.321 r  Seven_segment_1/SEG_Anode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    Seven_segment_1/SEG_Anode[0]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091    -0.520    Seven_segment_1/SEG_Anode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.780%)  route 0.154ns (45.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X49Y28         FDRE                                         r  Datamemory_1/RAM_reg[66][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[66][5]/Q
                         net (fo=2, routed)           0.154    -0.331    Seven_segment_1/SEG_Kathode_reg[7]_4[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  Seven_segment_1/SEG_Kathode[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    Seven_segment_1/SEG_Kathode[5]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092    -0.518    Seven_segment_1/SEG_Kathode_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.210ns (58.774%)  route 0.147ns (41.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][1]/Q
                         net (fo=2, routed)           0.147    -0.313    Seven_segment_1/Q[1]
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.046    -0.267 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.107    -0.504    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.265ns (76.746%)  route 0.080ns (23.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Program_Counter_1/PC_reg_reg[0]/Q
                         net (fo=135, routed)         0.080    -0.403    Program_Counter_1/PC_reg[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.279 r  Program_Counter_1/PC_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.279    Program_Counter_1/PC_reg0_carry_n_6
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.105    -0.519    Program_Counter_1/PC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.558    -0.623    Seven_segment_1/clk_out1
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  Seven_segment_1/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.107    -0.389    Seven_segment_1/state[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.099    -0.290 r  Seven_segment_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Seven_segment_1/SEG_Kathode[3]_i_1_n_0
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.092    -0.531    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.847%)  route 0.166ns (47.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X48Y28         FDRE                                         r  Datamemory_1/RAM_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[68][2]/Q
                         net (fo=2, routed)           0.166    -0.318    Seven_segment_1/SEG_Kathode_reg[7]_2[2]
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  Seven_segment_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    Seven_segment_1/SEG_Kathode[2]_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X48Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.092    -0.518    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.558    -0.623    Program_Counter_1/clk_out1
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          0.091    -0.391    Program_Counter_1/PC_reg[6]
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.264 r  Program_Counter_1/PC_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.264    Program_Counter_1/PC_reg0_carry__0_n_4
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Program_Counter_1/clk_out1
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.105    -0.518    Program_Counter_1/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.337%)  route 0.156ns (42.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][2]/Q
                         net (fo=2, routed)           0.156    -0.305    Seven_segment_1/Q[2]
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.260 r  Seven_segment_1/SEG_Anode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    Seven_segment_1/SEG_Anode[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[2]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.519    Seven_segment_1/SEG_Anode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.268ns (72.134%)  route 0.104ns (27.866%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=126, routed)         0.104    -0.380    Program_Counter_1/Q[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.253 r  Program_Counter_1/PC_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.253    Program_Counter_1/PC_reg0_carry_n_4
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.105    -0.519    Program_Counter_1/PC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y27     Datamemory_1/RAM_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y27     Datamemory_1/RAM_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y28     Datamemory_1/RAM_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y28     Datamemory_1/RAM_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y28     Datamemory_1/RAM_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      Datamemory_1/RAM_reg[162][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      Datamemory_1/RAM_reg[162][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      Datamemory_1/RAM_reg[162][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     Datamemory_1/RAM_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     Datamemory_1/RAM_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y17      Datamemory_1/RAM_reg[952][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     Datamemory_1/RAM_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y27     Datamemory_1/RAM_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y57     Datamemory_1/RAM_reg[165][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y57     Datamemory_1/RAM_reg[165][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y57     Datamemory_1/RAM_reg[165][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y57     Datamemory_1/RAM_reg[165][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y31     Datamemory_1/RAM_reg[77][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y28     Datamemory_1/RAM_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y28     Datamemory_1/RAM_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y28     Datamemory_1/RAM_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y59     Datamemory_1/RAM_reg[163][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y59     Datamemory_1/RAM_reg[163][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y59     Datamemory_1/RAM_reg[163][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y1      Datamemory_1/RAM_reg[164][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y1      Datamemory_1/RAM_reg[164][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y1      Datamemory_1/RAM_reg[164][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y26     Datamemory_1/RAM_reg[24][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz_0_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       71.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.730ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.059ns  (logic 2.114ns (7.534%)  route 25.945ns (92.466%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.462    27.103    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__13/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.028    98.833    Reg_File_1/register_speicher_reg[30][5]_rep__13
  -------------------------------------------------------------------
                         required time                         98.833    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                 71.730    

Slack (MET) :             71.912ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.870ns  (logic 2.114ns (7.585%)  route 25.756ns (92.415%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.273    26.913    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.036    98.825    Reg_File_1/register_speicher_reg[30][5]_rep__1
  -------------------------------------------------------------------
                         required time                         98.825    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 71.912    

Slack (MET) :             71.935ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.870ns  (logic 2.114ns (7.585%)  route 25.756ns (92.415%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.273    26.913    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__9/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.013    98.848    Reg_File_1/register_speicher_reg[30][5]_rep__9
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 71.935    

Slack (MET) :             71.967ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.822ns  (logic 2.114ns (7.598%)  route 25.708ns (92.402%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.225    26.865    Reg_File_1/D[5]
    SLICE_X8Y34          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.444    98.449    Reg_File_1/clk_out1
    SLICE_X8Y34          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__5/C
                         clock pessimism              0.564    99.012    
                         clock uncertainty           -0.149    98.863    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)       -0.031    98.832    Reg_File_1/register_speicher_reg[30][5]_rep__5
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                         -26.865    
  -------------------------------------------------------------------
                         slack                                 71.967    

Slack (MET) :             72.039ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.695ns  (logic 2.114ns (7.633%)  route 25.581ns (92.367%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.098    26.739    Reg_File_1/D[5]
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.440    98.445    Reg_File_1/clk_out1
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__11/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.081    98.778    Reg_File_1/register_speicher_reg[30][5]_rep__11
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                         -26.739    
  -------------------------------------------------------------------
                         slack                                 72.039    

Slack (MET) :             72.084ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.053    98.808    Reg_File_1/register_speicher_reg[30][5]_rep
  -------------------------------------------------------------------
                         required time                         98.808    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.084    

Slack (MET) :             72.098ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.039    98.822    Reg_File_1/register_speicher_reg[30][5]
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.098    

Slack (MET) :             72.107ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__8/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.030    98.831    Reg_File_1/register_speicher_reg[30][5]_rep__8
  -------------------------------------------------------------------
                         required time                         98.831    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.107    

Slack (MET) :             72.121ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__14/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__14/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.016    98.845    Reg_File_1/register_speicher_reg[30][5]_rep__14
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.121    

Slack (MET) :             72.248ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.506ns  (logic 2.114ns (7.686%)  route 25.392ns (92.314%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.909    26.550    Reg_File_1/D[5]
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.440    98.445    Reg_File_1/clk_out1
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__16/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.061    98.798    Reg_File_1/register_speicher_reg[30][5]_rep__16
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                         -26.550    
  -------------------------------------------------------------------
                         slack                                 72.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X49Y28         FDRE                                         r  Datamemory_1/RAM_reg[66][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[66][6]/Q
                         net (fo=2, routed)           0.120    -0.365    Seven_segment_1/SEG_Kathode_reg[7]_4[6]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  Seven_segment_1/SEG_Kathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Seven_segment_1/SEG_Kathode[6]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.149    -0.461    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092    -0.369    Seven_segment_1/SEG_Kathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][0]/Q
                         net (fo=2, routed)           0.094    -0.366    Seven_segment_1/Q[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.321 r  Seven_segment_1/SEG_Anode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    Seven_segment_1/SEG_Anode[0]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.149    -0.462    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091    -0.371    Seven_segment_1/SEG_Anode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.780%)  route 0.154ns (45.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X49Y28         FDRE                                         r  Datamemory_1/RAM_reg[66][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[66][5]/Q
                         net (fo=2, routed)           0.154    -0.331    Seven_segment_1/SEG_Kathode_reg[7]_4[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  Seven_segment_1/SEG_Kathode[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    Seven_segment_1/SEG_Kathode[5]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.149    -0.461    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092    -0.369    Seven_segment_1/SEG_Kathode_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.210ns (58.774%)  route 0.147ns (41.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][1]/Q
                         net (fo=2, routed)           0.147    -0.313    Seven_segment_1/Q[1]
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.046    -0.267 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.149    -0.462    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.107    -0.355    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.265ns (76.746%)  route 0.080ns (23.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Program_Counter_1/PC_reg_reg[0]/Q
                         net (fo=135, routed)         0.080    -0.403    Program_Counter_1/PC_reg[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.279 r  Program_Counter_1/PC_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.279    Program_Counter_1/PC_reg0_carry_n_6
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.149    -0.475    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.105    -0.370    Program_Counter_1/PC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.558    -0.623    Seven_segment_1/clk_out1
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  Seven_segment_1/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.107    -0.389    Seven_segment_1/state[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.099    -0.290 r  Seven_segment_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Seven_segment_1/SEG_Kathode[3]_i_1_n_0
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.149    -0.474    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.092    -0.382    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.847%)  route 0.166ns (47.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X48Y28         FDRE                                         r  Datamemory_1/RAM_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[68][2]/Q
                         net (fo=2, routed)           0.166    -0.318    Seven_segment_1/SEG_Kathode_reg[7]_2[2]
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  Seven_segment_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    Seven_segment_1/SEG_Kathode[2]_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X48Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.149    -0.461    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.092    -0.369    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.558    -0.623    Program_Counter_1/clk_out1
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          0.091    -0.391    Program_Counter_1/PC_reg[6]
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.264 r  Program_Counter_1/PC_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.264    Program_Counter_1/PC_reg0_carry__0_n_4
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Program_Counter_1/clk_out1
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.149    -0.474    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.105    -0.369    Program_Counter_1/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.337%)  route 0.156ns (42.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][2]/Q
                         net (fo=2, routed)           0.156    -0.305    Seven_segment_1/Q[2]
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.260 r  Seven_segment_1/SEG_Anode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    Seven_segment_1/SEG_Anode[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[2]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.149    -0.462    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.370    Seven_segment_1/SEG_Anode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.268ns (72.134%)  route 0.104ns (27.866%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=126, routed)         0.104    -0.380    Program_Counter_1/Q[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.253 r  Program_Counter_1/PC_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.253    Program_Counter_1/PC_reg0_carry_n_4
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.149    -0.475    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.105    -0.370    Program_Counter_1/PC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       71.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.730ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.059ns  (logic 2.114ns (7.534%)  route 25.945ns (92.466%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.462    27.103    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__13/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.028    98.833    Reg_File_1/register_speicher_reg[30][5]_rep__13
  -------------------------------------------------------------------
                         required time                         98.833    
                         arrival time                         -27.103    
  -------------------------------------------------------------------
                         slack                                 71.730    

Slack (MET) :             71.912ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.870ns  (logic 2.114ns (7.585%)  route 25.756ns (92.415%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.273    26.913    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.036    98.825    Reg_File_1/register_speicher_reg[30][5]_rep__1
  -------------------------------------------------------------------
                         required time                         98.825    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 71.912    

Slack (MET) :             71.935ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.870ns  (logic 2.114ns (7.585%)  route 25.756ns (92.415%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.273    26.913    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__9/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.013    98.848    Reg_File_1/register_speicher_reg[30][5]_rep__9
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 71.935    

Slack (MET) :             71.967ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.822ns  (logic 2.114ns (7.598%)  route 25.708ns (92.402%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.225    26.865    Reg_File_1/D[5]
    SLICE_X8Y34          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.444    98.449    Reg_File_1/clk_out1
    SLICE_X8Y34          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__5/C
                         clock pessimism              0.564    99.012    
                         clock uncertainty           -0.149    98.863    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)       -0.031    98.832    Reg_File_1/register_speicher_reg[30][5]_rep__5
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                         -26.865    
  -------------------------------------------------------------------
                         slack                                 71.967    

Slack (MET) :             72.039ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.695ns  (logic 2.114ns (7.633%)  route 25.581ns (92.367%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.098    26.739    Reg_File_1/D[5]
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.440    98.445    Reg_File_1/clk_out1
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__11/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.081    98.778    Reg_File_1/register_speicher_reg[30][5]_rep__11
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                         -26.739    
  -------------------------------------------------------------------
                         slack                                 72.039    

Slack (MET) :             72.084ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.053    98.808    Reg_File_1/register_speicher_reg[30][5]_rep
  -------------------------------------------------------------------
                         required time                         98.808    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.084    

Slack (MET) :             72.098ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.039    98.822    Reg_File_1/register_speicher_reg[30][5]
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.098    

Slack (MET) :             72.107ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__8/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.030    98.831    Reg_File_1/register_speicher_reg[30][5]_rep__8
  -------------------------------------------------------------------
                         required time                         98.831    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.107    

Slack (MET) :             72.121ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__14/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.681ns  (logic 2.114ns (7.637%)  route 25.567ns (92.363%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          2.084    26.724    Reg_File_1/D[5]
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.442    98.447    Reg_File_1/clk_out1
    SLICE_X8Y32          FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__14/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.016    98.845    Reg_File_1/register_speicher_reg[30][5]_rep__14
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                 72.121    

Slack (MET) :             72.248ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.506ns  (logic 2.114ns (7.686%)  route 25.392ns (92.314%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.555    -0.957    Reg_File_1/clk_out1
    SLICE_X15Y28         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1132, routed)       19.377    18.876    Datamemory_1/Z_Addr[3]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.000 r  Datamemory_1/register_speicher[31][5]_i_286/O
                         net (fo=1, routed)           0.000    19.000    Datamemory_1/register_speicher[31][5]_i_286_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    19.214 r  Datamemory_1/register_speicher_reg[31][5]_i_132/O
                         net (fo=1, routed)           0.000    19.214    Datamemory_1/register_speicher_reg[31][5]_i_132_n_0
    SLICE_X46Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    19.302 r  Datamemory_1/register_speicher_reg[31][5]_i_55/O
                         net (fo=1, routed)           1.149    20.451    Datamemory_1/register_speicher_reg[31][5]_i_55_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    20.770 r  Datamemory_1/register_speicher[31][5]_i_31/O
                         net (fo=1, routed)           0.000    20.770    Datamemory_1/register_speicher[31][5]_i_31_n_0
    SLICE_X37Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    21.015 r  Datamemory_1/register_speicher_reg[31][5]_i_21/O
                         net (fo=1, routed)           0.000    21.015    Datamemory_1/register_speicher_reg[31][5]_i_21_n_0
    SLICE_X37Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    21.119 r  Datamemory_1/register_speicher_reg[31][5]_i_16/O
                         net (fo=1, routed)           1.595    22.714    Datamemory_1/register_speicher_reg[31][5]_i_16_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.316    23.030 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.563    23.593    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.717 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.799    24.517    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.641 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.909    26.550    Reg_File_1/D[5]
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.440    98.445    Reg_File_1/clk_out1
    SLICE_X11Y30         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__16/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.061    98.798    Reg_File_1/register_speicher_reg[30][5]_rep__16
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                         -26.550    
  -------------------------------------------------------------------
                         slack                                 72.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X49Y28         FDRE                                         r  Datamemory_1/RAM_reg[66][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[66][6]/Q
                         net (fo=2, routed)           0.120    -0.365    Seven_segment_1/SEG_Kathode_reg[7]_4[6]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  Seven_segment_1/SEG_Kathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Seven_segment_1/SEG_Kathode[6]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.149    -0.461    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092    -0.369    Seven_segment_1/SEG_Kathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][0]/Q
                         net (fo=2, routed)           0.094    -0.366    Seven_segment_1/Q[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.321 r  Seven_segment_1/SEG_Anode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    Seven_segment_1/SEG_Anode[0]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.149    -0.462    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091    -0.371    Seven_segment_1/SEG_Anode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.780%)  route 0.154ns (45.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X49Y28         FDRE                                         r  Datamemory_1/RAM_reg[66][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[66][5]/Q
                         net (fo=2, routed)           0.154    -0.331    Seven_segment_1/SEG_Kathode_reg[7]_4[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  Seven_segment_1/SEG_Kathode[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    Seven_segment_1/SEG_Kathode[5]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X49Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.149    -0.461    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092    -0.369    Seven_segment_1/SEG_Kathode_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.210ns (58.774%)  route 0.147ns (41.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][1]/Q
                         net (fo=2, routed)           0.147    -0.313    Seven_segment_1/Q[1]
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.046    -0.267 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.149    -0.462    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.107    -0.355    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.265ns (76.746%)  route 0.080ns (23.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Program_Counter_1/PC_reg_reg[0]/Q
                         net (fo=135, routed)         0.080    -0.403    Program_Counter_1/PC_reg[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.279 r  Program_Counter_1/PC_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.279    Program_Counter_1/PC_reg0_carry_n_6
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.149    -0.475    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.105    -0.370    Program_Counter_1/PC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.558    -0.623    Seven_segment_1/clk_out1
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  Seven_segment_1/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.107    -0.389    Seven_segment_1/state[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.099    -0.290 r  Seven_segment_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Seven_segment_1/SEG_Kathode[3]_i_1_n_0
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X48Y30         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.149    -0.474    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.092    -0.382    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.847%)  route 0.166ns (47.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.556    -0.625    Datamemory_1/clk_out1
    SLICE_X48Y28         FDRE                                         r  Datamemory_1/RAM_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  Datamemory_1/RAM_reg[68][2]/Q
                         net (fo=2, routed)           0.166    -0.318    Seven_segment_1/SEG_Kathode_reg[7]_2[2]
    SLICE_X48Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  Seven_segment_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    Seven_segment_1/SEG_Kathode[2]_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Seven_segment_1/clk_out1
    SLICE_X48Y29         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.149    -0.461    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.092    -0.369    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.558    -0.623    Program_Counter_1/clk_out1
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          0.091    -0.391    Program_Counter_1/PC_reg[6]
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.264 r  Program_Counter_1/PC_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.264    Program_Counter_1/PC_reg0_carry__0_n_4
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Program_Counter_1/clk_out1
    SLICE_X15Y30         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.149    -0.474    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.105    -0.369    Program_Counter_1/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.337%)  route 0.156ns (42.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Datamemory_1/clk_out1
    SLICE_X54Y29         FDRE                                         r  Datamemory_1/RAM_reg[64][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  Datamemory_1/RAM_reg[64][2]/Q
                         net (fo=2, routed)           0.156    -0.305    Seven_segment_1/Q[2]
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.260 r  Seven_segment_1/SEG_Anode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    Seven_segment_1/SEG_Anode[2]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.826    -0.864    Seven_segment_1/clk_out1
    SLICE_X55Y29         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[2]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.149    -0.462    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.092    -0.370    Seven_segment_1/SEG_Anode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.268ns (72.134%)  route 0.104ns (27.866%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.557    -0.624    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=126, routed)         0.104    -0.380    Program_Counter_1/Q[0]
    SLICE_X15Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.253 r  Program_Counter_1/PC_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.253    Program_Counter_1/PC_reg0_carry_n_4
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.825    -0.865    Program_Counter_1/clk_out1
    SLICE_X15Y29         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.149    -0.475    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.105    -0.370    Program_Counter_1/PC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.117    





