
incr_encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000160  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002f4  080002fc  000012fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002f4  080002f4  000012fc  2**0
                  CONTENTS
  4 .ARM          00000000  080002f4  080002f4  000012fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002f4  080002fc  000012fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002f4  080002f4  000012f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080002f8  080002f8  000012f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000012fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080002fc  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080002fc  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000012fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000444  00000000  00000000  0000132c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000000f5  00000000  00000000  00001770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000048  00000000  00000000  00001868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000002c  00000000  00000000  000018b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000db21  00000000  00000000  000018dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000063f  00000000  00000000  0000f3fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004f058  00000000  00000000  0000fa3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0005ea94  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000058  00000000  00000000  0005ead8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000039  00000000  00000000  0005eb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080002dc 	.word	0x080002dc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080002dc 	.word	0x080002dc

080001d4 <main>:
#include "stm32f4xx.h"

int main(void) {
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
	// Enable clock for GPIOB and TIM4
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80001da:	4b16      	ldr	r3, [pc, #88]	@ (8000234 <main+0x60>)
 80001dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001de:	4a15      	ldr	r2, [pc, #84]	@ (8000234 <main+0x60>)
 80001e0:	f043 0302 	orr.w	r3, r3, #2
 80001e4:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 80001e6:	4b13      	ldr	r3, [pc, #76]	@ (8000234 <main+0x60>)
 80001e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80001ea:	4a12      	ldr	r2, [pc, #72]	@ (8000234 <main+0x60>)
 80001ec:	f043 0304 	orr.w	r3, r3, #4
 80001f0:	6413      	str	r3, [r2, #64]	@ 0x40

	// Configure GPIOB pins for alternate function mode
	GPIOB->MODER |= (GPIO_MODER_MODER6_1 | GPIO_MODER_MODER7_1);
 80001f2:	4b11      	ldr	r3, [pc, #68]	@ (8000238 <main+0x64>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a10      	ldr	r2, [pc, #64]	@ (8000238 <main+0x64>)
 80001f8:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 80001fc:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[0] |= (2 << (6 * 4)) | (2 << (7 * 4)); // AF2 for TIM4_CH3 and TIM4_CH4
 80001fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000238 <main+0x64>)
 8000200:	6a1b      	ldr	r3, [r3, #32]
 8000202:	4a0d      	ldr	r2, [pc, #52]	@ (8000238 <main+0x64>)
 8000204:	f043 5308 	orr.w	r3, r3, #570425344	@ 0x22000000
 8000208:	6213      	str	r3, [r2, #32]

	// Set ARR value
	TIM4->ARR = 2047;
 800020a:	4b0c      	ldr	r3, [pc, #48]	@ (800023c <main+0x68>)
 800020c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000210:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Configure TIM4 for encoder mode on CH3 and CH4
	TIM4->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1; // Encoder mode 3
 8000212:	4b0a      	ldr	r3, [pc, #40]	@ (800023c <main+0x68>)
 8000214:	689b      	ldr	r3, [r3, #8]
 8000216:	4a09      	ldr	r2, [pc, #36]	@ (800023c <main+0x68>)
 8000218:	f043 0303 	orr.w	r3, r3, #3
 800021c:	6093      	str	r3, [r2, #8]

	// Enable TIM4
	TIM4->CR1 |= TIM_CR1_CEN;
 800021e:	4b07      	ldr	r3, [pc, #28]	@ (800023c <main+0x68>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	4a06      	ldr	r2, [pc, #24]	@ (800023c <main+0x68>)
 8000224:	f043 0301 	orr.w	r3, r3, #1
 8000228:	6013      	str	r3, [r2, #0]


    // Main loop
    while (1) {
        // Your application code here
    	uint32_t current_pos = TIM4->CNT;
 800022a:	4b04      	ldr	r3, [pc, #16]	@ (800023c <main+0x68>)
 800022c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800022e:	607b      	str	r3, [r7, #4]
    while (1) {
 8000230:	bf00      	nop
 8000232:	e7fa      	b.n	800022a <main+0x56>
 8000234:	40023800 	.word	0x40023800
 8000238:	40020400 	.word	0x40020400
 800023c:	40000800 	.word	0x40000800

08000240 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000240:	480d      	ldr	r0, [pc, #52]	@ (8000278 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000242:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000244:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000248:	480c      	ldr	r0, [pc, #48]	@ (800027c <LoopForever+0x6>)
  ldr r1, =_edata
 800024a:	490d      	ldr	r1, [pc, #52]	@ (8000280 <LoopForever+0xa>)
  ldr r2, =_sidata
 800024c:	4a0d      	ldr	r2, [pc, #52]	@ (8000284 <LoopForever+0xe>)
  movs r3, #0
 800024e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000250:	e002      	b.n	8000258 <LoopCopyDataInit>

08000252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000256:	3304      	adds	r3, #4

08000258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800025a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800025c:	d3f9      	bcc.n	8000252 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800025e:	4a0a      	ldr	r2, [pc, #40]	@ (8000288 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000260:	4c0a      	ldr	r4, [pc, #40]	@ (800028c <LoopForever+0x16>)
  movs r3, #0
 8000262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000264:	e001      	b.n	800026a <LoopFillZerobss>

08000266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000268:	3204      	adds	r2, #4

0800026a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800026a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800026c:	d3fb      	bcc.n	8000266 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800026e:	f000 f811 	bl	8000294 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000272:	f7ff ffaf 	bl	80001d4 <main>

08000276 <LoopForever>:

LoopForever:
  b LoopForever
 8000276:	e7fe      	b.n	8000276 <LoopForever>
  ldr   r0, =_estack
 8000278:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800027c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000280:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000284:	080002fc 	.word	0x080002fc
  ldr r2, =_sbss
 8000288:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800028c:	2000001c 	.word	0x2000001c

08000290 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000290:	e7fe      	b.n	8000290 <ADC_IRQHandler>
	...

08000294 <__libc_init_array>:
 8000294:	b570      	push	{r4, r5, r6, lr}
 8000296:	4d0d      	ldr	r5, [pc, #52]	@ (80002cc <__libc_init_array+0x38>)
 8000298:	4c0d      	ldr	r4, [pc, #52]	@ (80002d0 <__libc_init_array+0x3c>)
 800029a:	1b64      	subs	r4, r4, r5
 800029c:	10a4      	asrs	r4, r4, #2
 800029e:	2600      	movs	r6, #0
 80002a0:	42a6      	cmp	r6, r4
 80002a2:	d109      	bne.n	80002b8 <__libc_init_array+0x24>
 80002a4:	4d0b      	ldr	r5, [pc, #44]	@ (80002d4 <__libc_init_array+0x40>)
 80002a6:	4c0c      	ldr	r4, [pc, #48]	@ (80002d8 <__libc_init_array+0x44>)
 80002a8:	f000 f818 	bl	80002dc <_init>
 80002ac:	1b64      	subs	r4, r4, r5
 80002ae:	10a4      	asrs	r4, r4, #2
 80002b0:	2600      	movs	r6, #0
 80002b2:	42a6      	cmp	r6, r4
 80002b4:	d105      	bne.n	80002c2 <__libc_init_array+0x2e>
 80002b6:	bd70      	pop	{r4, r5, r6, pc}
 80002b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80002bc:	4798      	blx	r3
 80002be:	3601      	adds	r6, #1
 80002c0:	e7ee      	b.n	80002a0 <__libc_init_array+0xc>
 80002c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80002c6:	4798      	blx	r3
 80002c8:	3601      	adds	r6, #1
 80002ca:	e7f2      	b.n	80002b2 <__libc_init_array+0x1e>
 80002cc:	080002f4 	.word	0x080002f4
 80002d0:	080002f4 	.word	0x080002f4
 80002d4:	080002f4 	.word	0x080002f4
 80002d8:	080002f8 	.word	0x080002f8

080002dc <_init>:
 80002dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002de:	bf00      	nop
 80002e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002e2:	bc08      	pop	{r3}
 80002e4:	469e      	mov	lr, r3
 80002e6:	4770      	bx	lr

080002e8 <_fini>:
 80002e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ea:	bf00      	nop
 80002ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002ee:	bc08      	pop	{r3}
 80002f0:	469e      	mov	lr, r3
 80002f2:	4770      	bx	lr
