Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jan 30 10:04:39 2026
| Host         : en4234856l running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/tensor_slice_test_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9p-flga2104-2-i
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------+--------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                Instance                |                Module                | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------+--------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                           |                                (top) |          7 |          7 |       0 |    0 | 136 |      0 |      0 |    0 |          8 |
|   bd_0_i                               |                                 bd_0 |          7 |          7 |       0 |    0 | 136 |      0 |      0 |    0 |          8 |
|     hls_inst                           |                      bd_0_hls_inst_0 |          7 |          7 |       0 |    0 | 136 |      0 |      0 |    0 |          8 |
|       inst                             |    bd_0_hls_inst_0_tensor_slice_test |          7 |          7 |       0 |    0 | 136 |      0 |      0 |    0 |          8 |
|         (inst)                         |    bd_0_hls_inst_0_tensor_slice_test |          2 |          2 |       0 |    0 | 132 |      0 |      0 |    0 |          0 |
|         grp_tensor_slice_wrapper_fu_44 | bd_0_hls_inst_0_tensor_slice_wrapper |          5 |          5 |       0 |    0 |   4 |      0 |      0 |    0 |          8 |
+----------------------------------------+--------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


