{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718415442100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718415442101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 22:37:21 2024 " "Processing started: Fri Jun 14 22:37:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718415442101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415442101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_32bits -c ula_32bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_32bits -c ula_32bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415442101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718415443047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718415443047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_1 " "Found design unit 1: ula-arq_1" {  } { { "hdl/ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/ula.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471872 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "hdl/ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/soma_subtrai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/soma_subtrai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_subtrai_32bits-arq_1 " "Found design unit 1: soma_subtrai_32bits-arq_1" {  } { { "hdl/soma_subtrai.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/soma_subtrai.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471907 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_subtrai_32bits " "Found entity 1: soma_subtrai_32bits" {  } { { "hdl/soma_subtrai.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/soma_subtrai.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_32bits-arq_1 " "Found design unit 1: slt_32bits-arq_1" {  } { { "hdl/slt.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/slt.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471914 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_32bits " "Found entity 1: slt_32bits" {  } { { "hdl/slt.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/slt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/seletor_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/seletor_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_ula-arq_1 " "Found design unit 1: seletor_ula-arq_1" {  } { { "hdl/seletor_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/seletor_ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471930 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_ula " "Found entity 1: seletor_ula" {  } { { "hdl/seletor_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/seletor_ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bits-arq_1 " "Found design unit 1: or_32bits-arq_1" {  } { { "hdl/or.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/or.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471933 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bits " "Found entity 1: or_32bits" {  } { { "hdl/or.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/nor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/nor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32bits-arq_1 " "Found design unit 1: nor_32bits-arq_1" {  } { { "hdl/nor.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/nor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471937 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32bits " "Found entity 1: nor_32bits" {  } { { "hdl/nor.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/nor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/complemento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/complemento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complemento_32bits-arq_1 " "Found design unit 1: complemento_32bits-arq_1" {  } { { "hdl/complemento.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/complemento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471958 ""} { "Info" "ISGN_ENTITY_NAME" "1 complemento_32bits " "Found entity 1: complemento_32bits" {  } { { "hdl/complemento.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/complemento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32bits-arq_1 " "Found design unit 1: and_32bits-arq_1" {  } { { "hdl/and.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471962 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32bits " "Found entity 1: and_32bits" {  } { { "hdl/and.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/somador_completo_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/somador_completo_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_32bits-arq_1 " "Found design unit 1: somador_completo_32bits-arq_1" {  } { { "hdl/somador_completo_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_32bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471977 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_32bits " "Found entity 1: somador_completo_32bits" {  } { { "hdl/somador_completo_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/somador_completo_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/somador_completo_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_16bits-arq_1 " "Found design unit 1: somador_completo_16bits-arq_1" {  } { { "hdl/somador_completo_16bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_16bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471998 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_16bits " "Found entity 1: somador_completo_16bits" {  } { { "hdl/somador_completo_16bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415471998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415471998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/somador_completo_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/somador_completo_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_4bits-arq_1 " "Found design unit 1: somador_completo_4bits-arq_1" {  } { { "hdl/somador_completo_4bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415472028 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_4bits " "Found entity 1: somador_completo_4bits" {  } { { "hdl/somador_completo_4bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415472028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415472028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/somador_completo_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/somador_completo_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_1bit-arq_1 " "Found design unit 1: somador_completo_1bit-arq_1" {  } { { "hdl/somador_completo_1bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415472052 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_1bit " "Found entity 1: somador_completo_1bit" {  } { { "hdl/somador_completo_1bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415472052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415472052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tb_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tb_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ula-arq_1 " "Found design unit 1: tb_ula-arq_1" {  } { { "hdl/tb_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/tb_ula.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415472062 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ula " "Found entity 1: tb_ula" {  } { { "hdl/tb_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/tb_ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718415472062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415472062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718415472374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bits and_32bits:u_AND " "Elaborating entity \"and_32bits\" for hierarchy \"and_32bits:u_AND\"" {  } { { "hdl/ula.vhd" "u_AND" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/ula.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bits or_32bits:u_OR " "Elaborating entity \"or_32bits\" for hierarchy \"or_32bits:u_OR\"" {  } { { "hdl/ula.vhd" "u_OR" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/ula.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_subtrai_32bits soma_subtrai_32bits:u_SOMA_SUBTRAI " "Elaborating entity \"soma_subtrai_32bits\" for hierarchy \"soma_subtrai_32bits:u_SOMA_SUBTRAI\"" {  } { { "hdl/ula.vhd" "u_SOMA_SUBTRAI" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/ula.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento_32bits soma_subtrai_32bits:u_SOMA_SUBTRAI\|complemento_32bits:u_COMPLEMENTO " "Elaborating entity \"complemento_32bits\" for hierarchy \"soma_subtrai_32bits:u_SOMA_SUBTRAI\|complemento_32bits:u_COMPLEMENTO\"" {  } { { "hdl/soma_subtrai.vhd" "u_COMPLEMENTO" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/soma_subtrai.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo_32bits soma_subtrai_32bits:u_SOMA_SUBTRAI\|somador_completo_32bits:u_SOMADOR_COMPLETO " "Elaborating entity \"somador_completo_32bits\" for hierarchy \"soma_subtrai_32bits:u_SOMA_SUBTRAI\|somador_completo_32bits:u_SOMADOR_COMPLETO\"" {  } { { "hdl/soma_subtrai.vhd" "u_SOMADOR_COMPLETO" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/soma_subtrai.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo_16bits soma_subtrai_32bits:u_SOMA_SUBTRAI\|somador_completo_32bits:u_SOMADOR_COMPLETO\|somador_completo_16bits:u_SOMADOR_COMPLETO0 " "Elaborating entity \"somador_completo_16bits\" for hierarchy \"soma_subtrai_32bits:u_SOMA_SUBTRAI\|somador_completo_32bits:u_SOMADOR_COMPLETO\|somador_completo_16bits:u_SOMADOR_COMPLETO0\"" {  } { { "hdl/somador_completo_32bits.vhd" "u_SOMADOR_COMPLETO0" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_32bits.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo_4bits soma_subtrai_32bits:u_SOMA_SUBTRAI\|somador_completo_32bits:u_SOMADOR_COMPLETO\|somador_completo_16bits:u_SOMADOR_COMPLETO0\|somador_completo_4bits:u_SOMADOR_COMPLETO0 " "Elaborating entity \"somador_completo_4bits\" for hierarchy \"soma_subtrai_32bits:u_SOMA_SUBTRAI\|somador_completo_32bits:u_SOMADOR_COMPLETO\|somador_completo_16bits:u_SOMADOR_COMPLETO0\|somador_completo_4bits:u_SOMADOR_COMPLETO0\"" {  } { { "hdl/somador_completo_16bits.vhd" "u_SOMADOR_COMPLETO0" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_16bits.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo_1bit soma_subtrai_32bits:u_SOMA_SUBTRAI\|somador_completo_32bits:u_SOMADOR_COMPLETO\|somador_completo_16bits:u_SOMADOR_COMPLETO0\|somador_completo_4bits:u_SOMADOR_COMPLETO0\|somador_completo_1bit:u_SOMADOR_COMPLETO0 " "Elaborating entity \"somador_completo_1bit\" for hierarchy \"soma_subtrai_32bits:u_SOMA_SUBTRAI\|somador_completo_32bits:u_SOMADOR_COMPLETO\|somador_completo_16bits:u_SOMADOR_COMPLETO0\|somador_completo_4bits:u_SOMADOR_COMPLETO0\|somador_completo_1bit:u_SOMADOR_COMPLETO0\"" {  } { { "hdl/somador_completo_4bits.vhd" "u_SOMADOR_COMPLETO0" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_4bits.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_32bits slt_32bits:u_SLT " "Elaborating entity \"slt_32bits\" for hierarchy \"slt_32bits:u_SLT\"" {  } { { "hdl/ula.vhd" "u_SLT" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/ula.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bits nor_32bits:u_NOR " "Elaborating entity \"nor_32bits\" for hierarchy \"nor_32bits:u_NOR\"" {  } { { "hdl/ula.vhd" "u_NOR" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/ula.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_ula seletor_ula:u_SELETOR " "Elaborating entity \"seletor_ula\" for hierarchy \"seletor_ula:u_SELETOR\"" {  } { { "hdl/ula.vhd" "u_SELETOR" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/ula/hdl/ula.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415472712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718415477565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718415482057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718415482057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718415483582 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718415483582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718415483582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718415483582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718415483629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 22:38:03 2024 " "Processing ended: Fri Jun 14 22:38:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718415483629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718415483629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718415483629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718415483629 ""}
