{
  "module_name": "oaktrail.h",
  "hash_id": "4ca832ca78140b7dfe4a8cc9ca1aa6389ff2d6715fec81f2155c939c6a1d85c7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/gma500/oaktrail.h",
  "human_readable_source": " \n \n\nstruct psb_intel_mode_device;\n\n \n\nstruct oaktrail_timing_info {\n\tu16 pixel_clock;\n\tu8 hactive_lo;\n\tu8 hblank_lo;\n\tu8 hblank_hi:4;\n\tu8 hactive_hi:4;\n\tu8 vactive_lo;\n\tu8 vblank_lo;\n\tu8 vblank_hi:4;\n\tu8 vactive_hi:4;\n\tu8 hsync_offset_lo;\n\tu8 hsync_pulse_width_lo;\n\tu8 vsync_pulse_width_lo:4;\n\tu8 vsync_offset_lo:4;\n\tu8 vsync_pulse_width_hi:2;\n\tu8 vsync_offset_hi:2;\n\tu8 hsync_pulse_width_hi:2;\n\tu8 hsync_offset_hi:2;\n\tu8 width_mm_lo;\n\tu8 height_mm_lo;\n\tu8 height_mm_hi:4;\n\tu8 width_mm_hi:4;\n\tu8 hborder;\n\tu8 vborder;\n\tu8 unknown0:1;\n\tu8 hsync_positive:1;\n\tu8 vsync_positive:1;\n\tu8 separate_sync:2;\n\tu8 stereo:1;\n\tu8 unknown6:1;\n\tu8 interlaced:1;\n} __packed;\n\nstruct gct_r10_timing_info {\n\tu16 pixel_clock;\n\tu32 hactive_lo:8;\n\tu32 hactive_hi:4;\n\tu32 hblank_lo:8;\n\tu32 hblank_hi:4;\n\tu32 hsync_offset_lo:8;\n\tu16 hsync_offset_hi:2;\n\tu16 hsync_pulse_width_lo:8;\n\tu16 hsync_pulse_width_hi:2;\n\tu16 hsync_positive:1;\n\tu16 rsvd_1:3;\n\tu8  vactive_lo:8;\n\tu16 vactive_hi:4;\n\tu16 vblank_lo:8;\n\tu16 vblank_hi:4;\n\tu16 vsync_offset_lo:4;\n\tu16 vsync_offset_hi:2;\n\tu16 vsync_pulse_width_lo:4;\n\tu16 vsync_pulse_width_hi:2;\n\tu16 vsync_positive:1;\n\tu16 rsvd_2:3;\n} __packed;\n\nstruct oaktrail_panel_descriptor_v1 {\n\tu32 Panel_Port_Control;  \n\t\t\t\t \n\tu32 Panel_Power_On_Sequencing; \n\tu32 Panel_Power_Off_Sequencing; \n\tu32 Panel_Power_Cycle_Delay_and_Reference_Divisor; \n\t\t\t\t\t\t \n\tstruct oaktrail_timing_info DTD; \n\tu16 Panel_Backlight_Inverter_Descriptor; \n\t\t\t\t \n\t\t\t \n\tu16 Panel_MIPI_Display_Descriptor;\n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n} __packed;\n\nstruct oaktrail_panel_descriptor_v2 {\n\tu32 Panel_Port_Control;  \n\t\t\t\t \n\tu32 Panel_Power_On_Sequencing; \n\tu32 Panel_Power_Off_Sequencing; \n\tu8 Panel_Power_Cycle_Delay_and_Reference_Divisor; \n\t\t\t\t\t\t \n\tstruct oaktrail_timing_info DTD; \n\tu16 Panel_Backlight_Inverter_Descriptor; \n\t\t\t\t \n\tu8 Panel_Initial_Brightness; \n\t\t\t \n\tu16 Panel_MIPI_Display_Descriptor;\n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n\t\t\t \n} __packed;\n\nunion oaktrail_panel_rx {\n\tstruct {\n\t\tu16 NumberOfLanes:2;  \n\t\t\t \n\t\tu16 MaxLaneFreq:3;  \n\t\t \n\t\tu16 SupportedVideoTransferMode:2;  \n\t\t\t\t\t \n\t\t\t\t\t \n\t\tu16 HSClkBehavior:1;  \n\t\tu16 DuoDisplaySupport:1;  \n\t\tu16 ECC_ChecksumCapabilities:1; \n\t\tu16 BidirectionalCommunication:1; \n\t\tu16 Rsvd:5; \n\t} panelrx;\n\tu16 panel_receiver;\n} __packed;\n\nstruct gct_r0 {\n\tunion {  \n\t\tstruct {\n\t\t\tu8 PanelType:4;  \n\t\t\t\t\t \n\t\t\t\t\t \n\t\t\tu8 BootPanelIndex:2;\n\t\t\t\t\t \n\t\t\tu8 BootMIPI_DSI_RxIndex:2; \n\t\t\t\t\t \n\t\t} PD;\n\t\tu8 PanelDescriptor;\n\t};\n\tstruct oaktrail_panel_descriptor_v1 panel[4]; \n\tunion oaktrail_panel_rx panelrx[4];  \n} __packed;\n\nstruct gct_r1 {\n\tunion {  \n\t\tstruct {\n\t\t\tu8 PanelType:4;  \n\t\t\t\t\t \n\t\t\t\t\t \n\t\t\tu8 BootPanelIndex:2;\n\t\t\t\t\t \n\t\t\tu8 BootMIPI_DSI_RxIndex:2; \n\t\t\t\t\t \n\t\t} PD;\n\t\tu8 PanelDescriptor;\n\t};\n\tstruct oaktrail_panel_descriptor_v2 panel[4]; \n\tunion oaktrail_panel_rx panelrx[4];  \n} __packed;\n\nstruct gct_r10 {\n\tstruct gct_r10_timing_info DTD;\n\tu16 Panel_MIPI_Display_Descriptor;\n\tu16 Panel_MIPI_Receiver_Descriptor;\n\tu16 Panel_Backlight_Inverter_Descriptor;\n\tu8 Panel_Initial_Brightness;\n\tu32 MIPI_Ctlr_Init_ptr;\n\tu32 MIPI_Panel_Init_ptr;\n} __packed;\n\nstruct oaktrail_gct_data {\n\tu8 bpi;  \n\tu8 pt;  \n\tstruct oaktrail_timing_info DTD;  \n\tu32 Panel_Port_Control;\n\tu32 PP_On_Sequencing; \n\tu32 PP_Off_Sequencing; \n\tu32 PP_Cycle_Delay;\n\tu16 Panel_Backlight_Inverter_Descriptor;\n\tu16 Panel_MIPI_Display_Descriptor;\n} __packed;\n\n#define MODE_SETTING_IN_CRTC\t\t0x1\n#define MODE_SETTING_IN_ENCODER\t\t0x2\n#define MODE_SETTING_ON_GOING\t\t0x3\n#define MODE_SETTING_IN_DSR\t\t0x4\n#define MODE_SETTING_ENCODER_DONE\t0x8\n\n \n\nstruct oaktrail_hdmi_dev {\n\tstruct pci_dev *dev;\n\tvoid __iomem *regs;\n\tunsigned int mmio, mmio_len;\n\tint dpms_mode;\n\tstruct hdmi_i2c_dev *i2c_dev;\n\n\t \n\tu32 saveDPLL_CTRL;\n\tu32 saveDPLL_DIV_CTRL;\n\tu32 saveDPLL_ADJUST;\n\tu32 saveDPLL_UPDATE;\n\tu32 saveDPLL_CLK_ENABLE;\n\tu32 savePCH_HTOTAL_B;\n\tu32 savePCH_HBLANK_B;\n\tu32 savePCH_HSYNC_B;\n\tu32 savePCH_VTOTAL_B;\n\tu32 savePCH_VBLANK_B;\n\tu32 savePCH_VSYNC_B;\n\tu32 savePCH_PIPEBCONF;\n\tu32 savePCH_PIPEBSRC;\n};\n\nextern void oaktrail_hdmi_setup(struct drm_device *dev);\nextern void oaktrail_hdmi_teardown(struct drm_device *dev);\nextern int  oaktrail_hdmi_i2c_init(struct pci_dev *dev);\nextern void oaktrail_hdmi_i2c_exit(struct pci_dev *dev);\nextern void oaktrail_hdmi_save(struct drm_device *dev);\nextern void oaktrail_hdmi_restore(struct drm_device *dev);\nextern void oaktrail_hdmi_init(struct drm_device *dev, struct psb_intel_mode_device *mode_dev);\nextern int oaktrail_crtc_hdmi_mode_set(struct drm_crtc *crtc, struct drm_display_mode *mode,\n\t\t\t\t\t\tstruct drm_display_mode *adjusted_mode, int x, int y,\n\t\t\t\t\t\tstruct drm_framebuffer *old_fb);\nextern void oaktrail_crtc_hdmi_dpms(struct drm_crtc *crtc, int mode);\n\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}