// SPDX-License-Identifier: BSD-3-Clause
//
// Copyright(c) 2018 Intel Corporation. All rights reserved.
//
// Author: Tomasz Lauda <tomasz.lauda@linux.intel.com>

#include <sof/audio/component.h>
#include <sof/audio/pipeline.h>
#include <sof/drivers/idc.h>
#include <sof/drivers/interrupt.h>
#include <sof/drivers/ipc.h>
#include <sof/drivers/timer.h>
#include <sof/lib/alloc.h>
#include <sof/lib/cache.h>
#include <sof/lib/clk.h>
#include <sof/lib/cpu.h>
#include <sof/lib/memory.h>
#include <sof/lib/notifier.h>
#include <sof/lib/shim.h>
#include <sof/platform.h>
#include <sof/schedule/edf_schedule.h>
#include <sof/schedule/schedule.h>
#include <sof/schedule/task.h>
#include <ipc/control.h>
#include <ipc/stream.h>
#include <ipc/topology.h>
#include <xtos-structs.h>
#include <errno.h>
#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>

extern struct ipc *_ipc;

/**
 * \brief Returns IDC data.
 * \return Pointer to pointer of IDC data.
 */
static struct idc **idc_get(void)
{
	struct core_context *ctx = (struct core_context *)cpu_read_threadptr();

	return &ctx->idc;
}

/**
 * \brief Enables IDC interrupts.
 * \param[in] target_core Target core id.
 * \param[in] source_core Source core id.
 */
void idc_enable_interrupts(int target_core, int source_core)
{
	struct idc *idc = *idc_get();

	idc_write(IPC_IDCCTL, target_core,
		  IPC_IDCCTL_IDCTBIE(source_core));
	interrupt_unmask(idc->irq, target_core);
}

/**
 * \brief IDC interrupt handler.
 * \param[in,out] arg Pointer to IDC data.
 */
static void idc_irq_handler(void *arg)
{
	struct idc *idc = arg;
	int core = cpu_get_id();
	uint32_t idctfc;
	uint32_t idctefc;
	uint32_t idcietc;
	uint32_t i;

	tracev_idc("idc_irq_handler()");

	for (i = 0; i < PLATFORM_CORE_COUNT; i++) {
		/* skip current core */
		if (core == i)
			continue;

		idctfc = idc_read(IPC_IDCTFC(i), core);

		if (idctfc & IPC_IDCTFC_BUSY) {
			trace_idc("idc_irq_handler(), IPC_IDCTFC_BUSY");

			/* disable BUSY interrupt */
			idc_write(IPC_IDCCTL, core, idc->done_bit_mask);

			idc->received_msg.core = i;
			idc->received_msg.header =
					idctfc & IPC_IDCTFC_MSG_MASK;

			idctefc = idc_read(IPC_IDCTEFC(i), core);
			idc->received_msg.extension =
					idctefc & IPC_IDCTEFC_MSG_MASK;

			schedule_task(&idc->idc_task, 0, IDC_DEADLINE);
		}
	}

	for (i = 0; i < PLATFORM_CORE_COUNT; i++) {
		/* skip current core */
		if (core == i)
			continue;

		idcietc = idc_read(IPC_IDCIETC(i), core);

		if (idcietc & IPC_IDCIETC_DONE) {
			tracev_idc("idc_irq_handler(), "
				   "IPC_IDCIETC_DONE");

			idc_write(IPC_IDCIETC(i), core,
				  idcietc | IPC_IDCIETC_DONE);

			idc->msg_processed[i] = true;
		}
	}
}

/**
 * \brief Sends IDC message.
 * \param[in,out] msg Pointer to IDC message.
 * \param[in] mode Is message blocking or not.
 * \return Error code.
 */
int idc_send_msg(struct idc_msg *msg, uint32_t mode)
{
	struct idc *idc = *idc_get();
	int core = cpu_get_id();
	uint64_t deadline;

	tracev_idc("arch_idc_send_msg()");

	idc->msg_processed[msg->core] = false;

	idc_write(IPC_IDCIETC(msg->core), core, msg->extension);
	idc_write(IPC_IDCITC(msg->core), core, msg->header | IPC_IDCITC_BUSY);

	if (mode == IDC_BLOCKING) {
		deadline = platform_timer_get(platform_timer) +
			clock_ms_to_ticks(PLATFORM_DEFAULT_CLOCK, 1) *
			IDC_TIMEOUT / 1000;

		while (!idc->msg_processed[msg->core]) {
			if (deadline < platform_timer_get(platform_timer)) {
				/* safe check in case we've got preempted
				 * after read
				 */
				if (idc->msg_processed[msg->core])
					return 0;

				trace_idc_error("arch_idc_send_msg() error: "
						"timeout");
				return -ETIME;
			}
		}
	}

	return 0;
}

/**
 * \brief Executes IDC pipeline trigger message.
 * \param[in] cmd Trigger command.
 * \return Error code.
 */
static int idc_pipeline_trigger(uint32_t cmd)
{
	struct ipc *ipc = cache_to_uncache(_ipc);
	struct sof_ipc_stream *data = ipc->comp_data;
	struct ipc_comp_dev *pcm_dev;
	int ret;

	/* invalidate stream data */
	dcache_invalidate_region(data, sizeof(*data));

	/* check whether component exists */
	pcm_dev = ipc_get_comp_by_id(ipc, data->comp_id);
	if (!pcm_dev)
		return -ENODEV;

	/* invalidate pipeline on start */
	if (cmd == COMP_TRIGGER_START) {
		/* invalidate cd before accessing it */
		dcache_invalidate_region(pcm_dev->cd, sizeof(*pcm_dev->cd));

		pipeline_cache(pcm_dev->cd->pipeline,
			       pcm_dev->cd, CACHE_INVALIDATE);
	}

	/* check whether we are executing from the right core */
	if (!pipeline_is_this_cpu(pcm_dev->cd->pipeline))
		return -EINVAL;

	/* trigger pipeline */
	ret = pipeline_trigger(pcm_dev->cd->pipeline, pcm_dev->cd, cmd);

	/* writeback pipeline on stop */
	if (cmd == COMP_TRIGGER_STOP)
		pipeline_cache(pcm_dev->cd->pipeline,
			       pcm_dev->cd, CACHE_WRITEBACK_INV);

	return ret;
}

/**
 * \brief Executes IDC component command message.
 * \param[in] cmd Component command.
 * \return Error code.
 */
static int idc_component_command(uint32_t cmd)
{
	struct ipc *ipc = cache_to_uncache(_ipc);
	struct sof_ipc_ctrl_data *data = ipc->comp_data;
	struct ipc_comp_dev *comp_dev;
	int ret;

	/* invalidate control data */
	dcache_invalidate_region(data, sizeof(*data));
	dcache_invalidate_region(data + 1,
				 data->rhdr.hdr.size - sizeof(*data));

	/* check whether component exists */
	comp_dev = ipc_get_comp_by_id(ipc, data->comp_id);
	if (!comp_dev)
		return -ENODEV;

	/* If we're here, then the pipeline is already running on this core.
	 * No need to invalidate any data.
	 */

	/* check whether we are executing from the right core */
	if (!pipeline_is_this_cpu(comp_dev->cd->pipeline))
		return -EINVAL;

	/* execute component command */
	ret = comp_cmd(comp_dev->cd, cmd, data, data->rhdr.hdr.size);

	/* writeback control data */
	dcache_writeback_region(data, data->rhdr.hdr.size);

	return ret;
}

/**
 * \brief Executes IDC message based on type.
 * \param[in,out] msg Pointer to IDC message.
 */
static void idc_cmd(struct idc_msg *msg)
{
	uint32_t type = iTS(msg->header);

	switch (type) {
	case iTS(IDC_MSG_POWER_DOWN):
		cpu_power_down_core();
		break;
	case iTS(IDC_MSG_PPL_TRIGGER):
		idc_pipeline_trigger(msg->extension);
		break;
	case iTS(IDC_MSG_COMP_CMD):
		idc_component_command(msg->extension);
		break;
	case iTS(IDC_MSG_NOTIFY):
		notifier_notify();
		break;
	default:
		trace_idc_error("idc_cmd() error: invalid msg->header = %u",
				msg->header);
	}
}

/**
 * \brief Handles received IDC message.
 * \param[in,out] data Pointer to IDC data.
 */
static enum task_state idc_do_cmd(void *data)
{
	struct idc *idc = data;
	int core = cpu_get_id();
	int initiator = idc->received_msg.core;

	trace_idc("idc_do_cmd()");

	idc_cmd(&idc->received_msg);

	/* clear BUSY bit */
	idc_write(IPC_IDCTFC(initiator), core,
		  idc_read(IPC_IDCTFC(initiator), core) | IPC_IDCTFC_BUSY);

	/* enable BUSY interrupt */
	idc_write(IPC_IDCCTL, core, idc->busy_bit_mask | idc->done_bit_mask);

	return SOF_TASK_STATE_COMPLETED;
}

/**
 * \brief Returns BUSY interrupt mask based on core id.
 * \param[in] core Core id.
 * \return BUSY interrupt mask.
 */
static uint32_t idc_get_busy_bit_mask(int core)
{
	uint32_t busy_mask = 0;
	int i;

	for (i = 0; i < PLATFORM_CORE_COUNT; i++) {
		if (i != core)
			busy_mask |= IPC_IDCCTL_IDCTBIE(i);
	}

	return busy_mask;
}

/**
 * \brief Returns DONE interrupt mask based on core id.
 * \param[in] core Core id.
 * \return DONE interrupt mask.
 */
static uint32_t idc_get_done_bit_mask(int core)
{
	uint32_t done_mask = 0;
	int i;

	for (i = 0; i < PLATFORM_CORE_COUNT; i++) {
		if (i != core)
			done_mask |= IPC_IDCCTL_IDCIDIE(i);
	}

	return done_mask;
}

/**
 * \brief Initializes IDC data and registers for interrupt.
 */
int idc_init(void)
{
	struct task_ops ops = {
		.run = idc_do_cmd, .complete = NULL, .is_ready = NULL };
	int core = cpu_get_id();
	int ret;

	trace_idc("arch_idc_init()");

	/* initialize idc data */
	struct idc **idc = idc_get();
	*idc = rzalloc(RZONE_SYS, SOF_MEM_CAPS_RAM, sizeof(**idc));
	(*idc)->busy_bit_mask = idc_get_busy_bit_mask(core);
	(*idc)->done_bit_mask = idc_get_done_bit_mask(core);

	/* process task */
	schedule_task_init(&(*idc)->idc_task, SOF_SCHEDULE_EDF,
			   SOF_TASK_PRI_IDC, &ops, *idc, core, 0);

	/* configure interrupt */
	(*idc)->irq = interrupt_get_irq(PLATFORM_IDC_INTERRUPT,
					PLATFORM_IDC_INTERRUPT_NAME);
	if ((*idc)->irq < 0)
		return (*idc)->irq;
	ret = interrupt_register((*idc)->irq, idc_irq_handler, *idc);
	if (ret < 0)
		return ret;
	interrupt_enable((*idc)->irq, *idc);

	/* enable BUSY and DONE interrupts */
	idc_write(IPC_IDCCTL, core,
		  (*idc)->busy_bit_mask | (*idc)->done_bit_mask);

	return 0;
}

/**
 * \brief Frees IDC data and unregisters interrupt.
 */
void idc_free(void)
{
	struct idc *idc = *idc_get();
	int core = cpu_get_id();
	int i = 0;
	uint32_t idctfc;

	trace_idc("idc_free()");

	/* disable and unregister interrupt */
	interrupt_disable(idc->irq, idc);
	interrupt_unregister(idc->irq, idc);

	/* clear BUSY bits */
	for (i = 0; i < PLATFORM_CORE_COUNT; i++) {
		idctfc = idc_read(IPC_IDCTFC(i), core);
		if (idctfc & IPC_IDCTFC_BUSY)
			idc_write(IPC_IDCTFC(i), core, idctfc);
	}

	schedule_task_free(&idc->idc_task);
}
