# Makefile - Syntax

## This is a rule

```
targets: prerequisites
    recipe
    ...
```

## targets

- separated by spaces, usually file name, also can be an action to carry out, such as 'clean', 'install'

## prerequisites

- file names, need to be exist before the commands run

## recipe

- one or more commands to carry out

