`include "B_GTYE3_CHANNEL_defines.vh"

reg [`GTYE3_CHANNEL_DATA_SZ-1:0] ATTR [0:`GTYE3_CHANNEL_ADDR_N-1];
reg ACJTAG_DEBUG_MODE_REG = ACJTAG_DEBUG_MODE;
reg ACJTAG_MODE_REG = ACJTAG_MODE;
reg ACJTAG_RESET_REG = ACJTAG_RESET;
reg [15:0] ADAPT_CFG0_REG = ADAPT_CFG0;
reg [15:0] ADAPT_CFG1_REG = ADAPT_CFG1;
reg [15:0] ADAPT_CFG2_REG = ADAPT_CFG2;
reg [40:1] ALIGN_COMMA_DOUBLE_REG = ALIGN_COMMA_DOUBLE;
reg [9:0] ALIGN_COMMA_ENABLE_REG = ALIGN_COMMA_ENABLE;
reg [2:0] ALIGN_COMMA_WORD_REG = ALIGN_COMMA_WORD;
reg [40:1] ALIGN_MCOMMA_DET_REG = ALIGN_MCOMMA_DET;
reg [9:0] ALIGN_MCOMMA_VALUE_REG = ALIGN_MCOMMA_VALUE;
reg [40:1] ALIGN_PCOMMA_DET_REG = ALIGN_PCOMMA_DET;
reg [9:0] ALIGN_PCOMMA_VALUE_REG = ALIGN_PCOMMA_VALUE;
reg AUTO_BW_SEL_BYPASS_REG = AUTO_BW_SEL_BYPASS;
reg A_RXOSCALRESET_REG = A_RXOSCALRESET;
reg A_RXPROGDIVRESET_REG = A_RXPROGDIVRESET;
reg [4:0] A_TXDIFFCTRL_REG = A_TXDIFFCTRL;
reg A_TXPROGDIVRESET_REG = A_TXPROGDIVRESET;
reg CAPBYPASS_FORCE_REG = CAPBYPASS_FORCE;
reg [56:1] CBCC_DATA_SOURCE_SEL_REG = CBCC_DATA_SOURCE_SEL;
reg CDR_SWAP_MODE_EN_REG = CDR_SWAP_MODE_EN;
reg [40:1] CHAN_BOND_KEEP_ALIGN_REG = CHAN_BOND_KEEP_ALIGN;
reg [3:0] CHAN_BOND_MAX_SKEW_REG = CHAN_BOND_MAX_SKEW;
reg [9:0] CHAN_BOND_SEQ_1_1_REG = CHAN_BOND_SEQ_1_1;
reg [9:0] CHAN_BOND_SEQ_1_2_REG = CHAN_BOND_SEQ_1_2;
reg [9:0] CHAN_BOND_SEQ_1_3_REG = CHAN_BOND_SEQ_1_3;
reg [9:0] CHAN_BOND_SEQ_1_4_REG = CHAN_BOND_SEQ_1_4;
reg [3:0] CHAN_BOND_SEQ_1_ENABLE_REG = CHAN_BOND_SEQ_1_ENABLE;
reg [9:0] CHAN_BOND_SEQ_2_1_REG = CHAN_BOND_SEQ_2_1;
reg [9:0] CHAN_BOND_SEQ_2_2_REG = CHAN_BOND_SEQ_2_2;
reg [9:0] CHAN_BOND_SEQ_2_3_REG = CHAN_BOND_SEQ_2_3;
reg [9:0] CHAN_BOND_SEQ_2_4_REG = CHAN_BOND_SEQ_2_4;
reg [3:0] CHAN_BOND_SEQ_2_ENABLE_REG = CHAN_BOND_SEQ_2_ENABLE;
reg [40:1] CHAN_BOND_SEQ_2_USE_REG = CHAN_BOND_SEQ_2_USE;
reg [2:0] CHAN_BOND_SEQ_LEN_REG = CHAN_BOND_SEQ_LEN;
reg [15:0] CH_HSPMUX_REG = CH_HSPMUX;
reg [15:0] CKCAL1_CFG_0_REG = CKCAL1_CFG_0;
reg [15:0] CKCAL1_CFG_1_REG = CKCAL1_CFG_1;
reg [15:0] CKCAL1_CFG_2_REG = CKCAL1_CFG_2;
reg [15:0] CKCAL1_CFG_3_REG = CKCAL1_CFG_3;
reg [15:0] CKCAL2_CFG_0_REG = CKCAL2_CFG_0;
reg [15:0] CKCAL2_CFG_1_REG = CKCAL2_CFG_1;
reg [15:0] CKCAL2_CFG_2_REG = CKCAL2_CFG_2;
reg [15:0] CKCAL2_CFG_3_REG = CKCAL2_CFG_3;
reg [15:0] CKCAL2_CFG_4_REG = CKCAL2_CFG_4;
reg [15:0] CKCAL_RSVD0_REG = CKCAL_RSVD0;
reg [15:0] CKCAL_RSVD1_REG = CKCAL_RSVD1;
reg [40:1] CLK_CORRECT_USE_REG = CLK_CORRECT_USE;
reg [40:1] CLK_COR_KEEP_IDLE_REG = CLK_COR_KEEP_IDLE;
reg [5:0] CLK_COR_MAX_LAT_REG = CLK_COR_MAX_LAT;
reg [5:0] CLK_COR_MIN_LAT_REG = CLK_COR_MIN_LAT;
reg [40:1] CLK_COR_PRECEDENCE_REG = CLK_COR_PRECEDENCE;
reg [4:0] CLK_COR_REPEAT_WAIT_REG = CLK_COR_REPEAT_WAIT;
reg [9:0] CLK_COR_SEQ_1_1_REG = CLK_COR_SEQ_1_1;
reg [9:0] CLK_COR_SEQ_1_2_REG = CLK_COR_SEQ_1_2;
reg [9:0] CLK_COR_SEQ_1_3_REG = CLK_COR_SEQ_1_3;
reg [9:0] CLK_COR_SEQ_1_4_REG = CLK_COR_SEQ_1_4;
reg [3:0] CLK_COR_SEQ_1_ENABLE_REG = CLK_COR_SEQ_1_ENABLE;
reg [9:0] CLK_COR_SEQ_2_1_REG = CLK_COR_SEQ_2_1;
reg [9:0] CLK_COR_SEQ_2_2_REG = CLK_COR_SEQ_2_2;
reg [9:0] CLK_COR_SEQ_2_3_REG = CLK_COR_SEQ_2_3;
reg [9:0] CLK_COR_SEQ_2_4_REG = CLK_COR_SEQ_2_4;
reg [3:0] CLK_COR_SEQ_2_ENABLE_REG = CLK_COR_SEQ_2_ENABLE;
reg [40:1] CLK_COR_SEQ_2_USE_REG = CLK_COR_SEQ_2_USE;
reg [2:0] CLK_COR_SEQ_LEN_REG = CLK_COR_SEQ_LEN;
reg [15:0] CPLL_CFG0_REG = CPLL_CFG0;
reg [15:0] CPLL_CFG1_REG = CPLL_CFG1;
reg [15:0] CPLL_CFG2_REG = CPLL_CFG2;
reg [5:0] CPLL_CFG3_REG = CPLL_CFG3;
reg [4:0] CPLL_FBDIV_REG = CPLL_FBDIV;
reg [2:0] CPLL_FBDIV_45_REG = CPLL_FBDIV_45;
reg [15:0] CPLL_INIT_CFG0_REG = CPLL_INIT_CFG0;
reg [7:0] CPLL_INIT_CFG1_REG = CPLL_INIT_CFG1;
reg [15:0] CPLL_LOCK_CFG_REG = CPLL_LOCK_CFG;
reg [4:0] CPLL_REFCLK_DIV_REG = CPLL_REFCLK_DIV;
reg [2:0] CTLE3_OCAP_EXT_CTRL_REG = CTLE3_OCAP_EXT_CTRL;
reg CTLE3_OCAP_EXT_EN_REG = CTLE3_OCAP_EXT_EN;
reg [1:0] DDI_CTRL_REG = DDI_CTRL;
reg [4:0] DDI_REALIGN_WAIT_REG = DDI_REALIGN_WAIT;
reg [40:1] DEC_MCOMMA_DETECT_REG = DEC_MCOMMA_DETECT;
reg [40:1] DEC_PCOMMA_DETECT_REG = DEC_PCOMMA_DETECT;
reg [40:1] DEC_VALID_COMMA_ONLY_REG = DEC_VALID_COMMA_ONLY;
reg DFE_D_X_REL_POS_REG = DFE_D_X_REL_POS;
reg DFE_VCM_COMP_EN_REG = DFE_VCM_COMP_EN;
reg [9:0] DMONITOR_CFG0_REG = DMONITOR_CFG0;
reg [7:0] DMONITOR_CFG1_REG = DMONITOR_CFG1;
reg ES_CLK_PHASE_SEL_REG = ES_CLK_PHASE_SEL;
reg [5:0] ES_CONTROL_REG = ES_CONTROL;
reg [40:1] ES_ERRDET_EN_REG = ES_ERRDET_EN;
reg [40:1] ES_EYE_SCAN_EN_REG = ES_EYE_SCAN_EN;
reg [11:0] ES_HORZ_OFFSET_REG = ES_HORZ_OFFSET;
reg [9:0] ES_PMA_CFG_REG = ES_PMA_CFG;
reg [4:0] ES_PRESCALE_REG = ES_PRESCALE;
reg [15:0] ES_QUALIFIER0_REG = ES_QUALIFIER0;
reg [15:0] ES_QUALIFIER1_REG = ES_QUALIFIER1;
reg [15:0] ES_QUALIFIER2_REG = ES_QUALIFIER2;
reg [15:0] ES_QUALIFIER3_REG = ES_QUALIFIER3;
reg [15:0] ES_QUALIFIER4_REG = ES_QUALIFIER4;
reg [15:0] ES_QUALIFIER5_REG = ES_QUALIFIER5;
reg [15:0] ES_QUALIFIER6_REG = ES_QUALIFIER6;
reg [15:0] ES_QUALIFIER7_REG = ES_QUALIFIER7;
reg [15:0] ES_QUALIFIER8_REG = ES_QUALIFIER8;
reg [15:0] ES_QUALIFIER9_REG = ES_QUALIFIER9;
reg [15:0] ES_QUAL_MASK0_REG = ES_QUAL_MASK0;
reg [15:0] ES_QUAL_MASK1_REG = ES_QUAL_MASK1;
reg [15:0] ES_QUAL_MASK2_REG = ES_QUAL_MASK2;
reg [15:0] ES_QUAL_MASK3_REG = ES_QUAL_MASK3;
reg [15:0] ES_QUAL_MASK4_REG = ES_QUAL_MASK4;
reg [15:0] ES_QUAL_MASK5_REG = ES_QUAL_MASK5;
reg [15:0] ES_QUAL_MASK6_REG = ES_QUAL_MASK6;
reg [15:0] ES_QUAL_MASK7_REG = ES_QUAL_MASK7;
reg [15:0] ES_QUAL_MASK8_REG = ES_QUAL_MASK8;
reg [15:0] ES_QUAL_MASK9_REG = ES_QUAL_MASK9;
reg [15:0] ES_SDATA_MASK0_REG = ES_SDATA_MASK0;
reg [15:0] ES_SDATA_MASK1_REG = ES_SDATA_MASK1;
reg [15:0] ES_SDATA_MASK2_REG = ES_SDATA_MASK2;
reg [15:0] ES_SDATA_MASK3_REG = ES_SDATA_MASK3;
reg [15:0] ES_SDATA_MASK4_REG = ES_SDATA_MASK4;
reg [15:0] ES_SDATA_MASK5_REG = ES_SDATA_MASK5;
reg [15:0] ES_SDATA_MASK6_REG = ES_SDATA_MASK6;
reg [15:0] ES_SDATA_MASK7_REG = ES_SDATA_MASK7;
reg [15:0] ES_SDATA_MASK8_REG = ES_SDATA_MASK8;
reg [15:0] ES_SDATA_MASK9_REG = ES_SDATA_MASK9;
reg [10:0] EVODD_PHI_CFG_REG = EVODD_PHI_CFG;
reg EYE_SCAN_SWAP_EN_REG = EYE_SCAN_SWAP_EN;
reg [3:0] FTS_DESKEW_SEQ_ENABLE_REG = FTS_DESKEW_SEQ_ENABLE;
reg [3:0] FTS_LANE_DESKEW_CFG_REG = FTS_LANE_DESKEW_CFG;
reg [40:1] FTS_LANE_DESKEW_EN_REG = FTS_LANE_DESKEW_EN;
reg [4:0] GEARBOX_MODE_REG = GEARBOX_MODE;
reg GM_BIAS_SELECT_REG = GM_BIAS_SELECT;
reg ISCAN_CK_PH_SEL2_REG = ISCAN_CK_PH_SEL2;
reg LOCAL_MASTER_REG = LOCAL_MASTER;
reg [15:0] LOOP0_CFG_REG = LOOP0_CFG;
reg [15:0] LOOP10_CFG_REG = LOOP10_CFG;
reg [15:0] LOOP11_CFG_REG = LOOP11_CFG;
reg [15:0] LOOP12_CFG_REG = LOOP12_CFG;
reg [15:0] LOOP13_CFG_REG = LOOP13_CFG;
reg [15:0] LOOP1_CFG_REG = LOOP1_CFG;
reg [15:0] LOOP2_CFG_REG = LOOP2_CFG;
reg [15:0] LOOP3_CFG_REG = LOOP3_CFG;
reg [15:0] LOOP4_CFG_REG = LOOP4_CFG;
reg [15:0] LOOP5_CFG_REG = LOOP5_CFG;
reg [15:0] LOOP6_CFG_REG = LOOP6_CFG;
reg [15:0] LOOP7_CFG_REG = LOOP7_CFG;
reg [15:0] LOOP8_CFG_REG = LOOP8_CFG;
reg [15:0] LOOP9_CFG_REG = LOOP9_CFG;
reg [2:0] LPBK_BIAS_CTRL_REG = LPBK_BIAS_CTRL;
reg LPBK_EN_RCAL_B_REG = LPBK_EN_RCAL_B;
reg [3:0] LPBK_EXT_RCAL_REG = LPBK_EXT_RCAL;
reg [3:0] LPBK_RG_CTRL_REG = LPBK_RG_CTRL;
reg [1:0] OOBDIVCTL_REG = OOBDIVCTL;
reg OOB_PWRUP_REG = OOB_PWRUP;
reg [80:1] PCI3_AUTO_REALIGN_REG = PCI3_AUTO_REALIGN;
reg PCI3_PIPE_RX_ELECIDLE_REG = PCI3_PIPE_RX_ELECIDLE;
reg [1:0] PCI3_RX_ASYNC_EBUF_BYPASS_REG = PCI3_RX_ASYNC_EBUF_BYPASS;
reg PCI3_RX_ELECIDLE_EI2_ENABLE_REG = PCI3_RX_ELECIDLE_EI2_ENABLE;
reg [5:0] PCI3_RX_ELECIDLE_H2L_COUNT_REG = PCI3_RX_ELECIDLE_H2L_COUNT;
reg [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE_REG = PCI3_RX_ELECIDLE_H2L_DISABLE;
reg [5:0] PCI3_RX_ELECIDLE_HI_COUNT_REG = PCI3_RX_ELECIDLE_HI_COUNT;
reg PCI3_RX_ELECIDLE_LP4_DISABLE_REG = PCI3_RX_ELECIDLE_LP4_DISABLE;
reg PCI3_RX_FIFO_DISABLE_REG = PCI3_RX_FIFO_DISABLE;
reg [15:0] PCIE_BUFG_DIV_CTRL_REG = PCIE_BUFG_DIV_CTRL;
reg [15:0] PCIE_RXPCS_CFG_GEN3_REG = PCIE_RXPCS_CFG_GEN3;
reg [15:0] PCIE_RXPMA_CFG_REG = PCIE_RXPMA_CFG;
reg [15:0] PCIE_TXPCS_CFG_GEN3_REG = PCIE_TXPCS_CFG_GEN3;
reg [15:0] PCIE_TXPMA_CFG_REG = PCIE_TXPMA_CFG;
reg [40:1] PCS_PCIE_EN_REG = PCS_PCIE_EN;
reg [15:0] PCS_RSVD0_REG = PCS_RSVD0;
reg [2:0] PCS_RSVD1_REG = PCS_RSVD1;
reg [11:0] PD_TRANS_TIME_FROM_P2_REG = PD_TRANS_TIME_FROM_P2;
reg [7:0] PD_TRANS_TIME_NONE_P2_REG = PD_TRANS_TIME_NONE_P2;
reg [7:0] PD_TRANS_TIME_TO_P2_REG = PD_TRANS_TIME_TO_P2;
reg [1:0] PLL_SEL_MODE_GEN12_REG = PLL_SEL_MODE_GEN12;
reg [1:0] PLL_SEL_MODE_GEN3_REG = PLL_SEL_MODE_GEN3;
reg [15:0] PMA_RSV0_REG = PMA_RSV0;
reg [15:0] PMA_RSV1_REG = PMA_RSV1;
reg [1:0] PREIQ_FREQ_BST_REG = PREIQ_FREQ_BST;
reg [2:0] PROCESS_PAR_REG = PROCESS_PAR;
reg RATE_SW_USE_DRP_REG = RATE_SW_USE_DRP;
reg RESET_POWERSAVE_DISABLE_REG = RESET_POWERSAVE_DISABLE;
reg [4:0] RXBUFRESET_TIME_REG = RXBUFRESET_TIME;
reg [32:1] RXBUF_ADDR_MODE_REG = RXBUF_ADDR_MODE;
reg [3:0] RXBUF_EIDLE_HI_CNT_REG = RXBUF_EIDLE_HI_CNT;
reg [3:0] RXBUF_EIDLE_LO_CNT_REG = RXBUF_EIDLE_LO_CNT;
reg [40:1] RXBUF_EN_REG = RXBUF_EN;
reg [40:1] RXBUF_RESET_ON_CB_CHANGE_REG = RXBUF_RESET_ON_CB_CHANGE;
reg [40:1] RXBUF_RESET_ON_COMMAALIGN_REG = RXBUF_RESET_ON_COMMAALIGN;
reg [40:1] RXBUF_RESET_ON_EIDLE_REG = RXBUF_RESET_ON_EIDLE;
reg [40:1] RXBUF_RESET_ON_RATE_CHANGE_REG = RXBUF_RESET_ON_RATE_CHANGE;
reg [5:0] RXBUF_THRESH_OVFLW_REG = RXBUF_THRESH_OVFLW;
reg [40:1] RXBUF_THRESH_OVRD_REG = RXBUF_THRESH_OVRD;
reg [5:0] RXBUF_THRESH_UNDFLW_REG = RXBUF_THRESH_UNDFLW;
reg [4:0] RXCDRFREQRESET_TIME_REG = RXCDRFREQRESET_TIME;
reg [4:0] RXCDRPHRESET_TIME_REG = RXCDRPHRESET_TIME;
reg [15:0] RXCDR_CFG0_REG = RXCDR_CFG0;
reg [15:0] RXCDR_CFG0_GEN3_REG = RXCDR_CFG0_GEN3;
reg [15:0] RXCDR_CFG1_REG = RXCDR_CFG1;
reg [15:0] RXCDR_CFG1_GEN3_REG = RXCDR_CFG1_GEN3;
reg [15:0] RXCDR_CFG2_REG = RXCDR_CFG2;
reg [15:0] RXCDR_CFG2_GEN3_REG = RXCDR_CFG2_GEN3;
reg [15:0] RXCDR_CFG3_REG = RXCDR_CFG3;
reg [15:0] RXCDR_CFG3_GEN3_REG = RXCDR_CFG3_GEN3;
reg [15:0] RXCDR_CFG4_REG = RXCDR_CFG4;
reg [15:0] RXCDR_CFG4_GEN3_REG = RXCDR_CFG4_GEN3;
reg [15:0] RXCDR_CFG5_REG = RXCDR_CFG5;
reg [15:0] RXCDR_CFG5_GEN3_REG = RXCDR_CFG5_GEN3;
reg RXCDR_FR_RESET_ON_EIDLE_REG = RXCDR_FR_RESET_ON_EIDLE;
reg RXCDR_HOLD_DURING_EIDLE_REG = RXCDR_HOLD_DURING_EIDLE;
reg [15:0] RXCDR_LOCK_CFG0_REG = RXCDR_LOCK_CFG0;
reg [15:0] RXCDR_LOCK_CFG1_REG = RXCDR_LOCK_CFG1;
reg [15:0] RXCDR_LOCK_CFG2_REG = RXCDR_LOCK_CFG2;
reg [15:0] RXCDR_LOCK_CFG3_REG = RXCDR_LOCK_CFG3;
reg RXCDR_PH_RESET_ON_EIDLE_REG = RXCDR_PH_RESET_ON_EIDLE;
reg [1:0] RXCFOKDONE_SRC_REG = RXCFOKDONE_SRC;
reg [15:0] RXCFOK_CFG0_REG = RXCFOK_CFG0;
reg [15:0] RXCFOK_CFG1_REG = RXCFOK_CFG1;
reg [15:0] RXCFOK_CFG2_REG = RXCFOK_CFG2;
reg [6:0] RXDFELPMRESET_TIME_REG = RXDFELPMRESET_TIME;
reg [15:0] RXDFELPM_KL_CFG0_REG = RXDFELPM_KL_CFG0;
reg [15:0] RXDFELPM_KL_CFG1_REG = RXDFELPM_KL_CFG1;
reg [15:0] RXDFELPM_KL_CFG2_REG = RXDFELPM_KL_CFG2;
reg [15:0] RXDFE_CFG0_REG = RXDFE_CFG0;
reg [15:0] RXDFE_CFG1_REG = RXDFE_CFG1;
reg [15:0] RXDFE_GC_CFG0_REG = RXDFE_GC_CFG0;
reg [15:0] RXDFE_GC_CFG1_REG = RXDFE_GC_CFG1;
reg [15:0] RXDFE_GC_CFG2_REG = RXDFE_GC_CFG2;
reg [15:0] RXDFE_H2_CFG0_REG = RXDFE_H2_CFG0;
reg [15:0] RXDFE_H2_CFG1_REG = RXDFE_H2_CFG1;
reg [15:0] RXDFE_H3_CFG0_REG = RXDFE_H3_CFG0;
reg [15:0] RXDFE_H3_CFG1_REG = RXDFE_H3_CFG1;
reg [15:0] RXDFE_H4_CFG0_REG = RXDFE_H4_CFG0;
reg [15:0] RXDFE_H4_CFG1_REG = RXDFE_H4_CFG1;
reg [15:0] RXDFE_H5_CFG0_REG = RXDFE_H5_CFG0;
reg [15:0] RXDFE_H5_CFG1_REG = RXDFE_H5_CFG1;
reg [15:0] RXDFE_H6_CFG0_REG = RXDFE_H6_CFG0;
reg [15:0] RXDFE_H6_CFG1_REG = RXDFE_H6_CFG1;
reg [15:0] RXDFE_H7_CFG0_REG = RXDFE_H7_CFG0;
reg [15:0] RXDFE_H7_CFG1_REG = RXDFE_H7_CFG1;
reg [15:0] RXDFE_H8_CFG0_REG = RXDFE_H8_CFG0;
reg [15:0] RXDFE_H8_CFG1_REG = RXDFE_H8_CFG1;
reg [15:0] RXDFE_H9_CFG0_REG = RXDFE_H9_CFG0;
reg [15:0] RXDFE_H9_CFG1_REG = RXDFE_H9_CFG1;
reg [15:0] RXDFE_HA_CFG0_REG = RXDFE_HA_CFG0;
reg [15:0] RXDFE_HA_CFG1_REG = RXDFE_HA_CFG1;
reg [15:0] RXDFE_HB_CFG0_REG = RXDFE_HB_CFG0;
reg [15:0] RXDFE_HB_CFG1_REG = RXDFE_HB_CFG1;
reg [15:0] RXDFE_HC_CFG0_REG = RXDFE_HC_CFG0;
reg [15:0] RXDFE_HC_CFG1_REG = RXDFE_HC_CFG1;
reg [15:0] RXDFE_HD_CFG0_REG = RXDFE_HD_CFG0;
reg [15:0] RXDFE_HD_CFG1_REG = RXDFE_HD_CFG1;
reg [15:0] RXDFE_HE_CFG0_REG = RXDFE_HE_CFG0;
reg [15:0] RXDFE_HE_CFG1_REG = RXDFE_HE_CFG1;
reg [15:0] RXDFE_HF_CFG0_REG = RXDFE_HF_CFG0;
reg [15:0] RXDFE_HF_CFG1_REG = RXDFE_HF_CFG1;
reg [15:0] RXDFE_OS_CFG0_REG = RXDFE_OS_CFG0;
reg [15:0] RXDFE_OS_CFG1_REG = RXDFE_OS_CFG1;
reg RXDFE_PWR_SAVING_REG = RXDFE_PWR_SAVING;
reg [15:0] RXDFE_UT_CFG0_REG = RXDFE_UT_CFG0;
reg [15:0] RXDFE_UT_CFG1_REG = RXDFE_UT_CFG1;
reg [15:0] RXDFE_VP_CFG0_REG = RXDFE_VP_CFG0;
reg [15:0] RXDFE_VP_CFG1_REG = RXDFE_VP_CFG1;
reg [15:0] RXDLY_CFG_REG = RXDLY_CFG;
reg [15:0] RXDLY_LCFG_REG = RXDLY_LCFG;
reg [72:1] RXELECIDLE_CFG_REG = RXELECIDLE_CFG;
reg [2:0] RXGBOX_FIFO_INIT_RD_ADDR_REG = RXGBOX_FIFO_INIT_RD_ADDR;
reg [40:1] RXGEARBOX_EN_REG = RXGEARBOX_EN;
reg [4:0] RXISCANRESET_TIME_REG = RXISCANRESET_TIME;
reg [15:0] RXLPM_CFG_REG = RXLPM_CFG;
reg [15:0] RXLPM_GC_CFG_REG = RXLPM_GC_CFG;
reg [15:0] RXLPM_KH_CFG0_REG = RXLPM_KH_CFG0;
reg [15:0] RXLPM_KH_CFG1_REG = RXLPM_KH_CFG1;
reg [15:0] RXLPM_OS_CFG0_REG = RXLPM_OS_CFG0;
reg [15:0] RXLPM_OS_CFG1_REG = RXLPM_OS_CFG1;
reg [8:0] RXOOB_CFG_REG = RXOOB_CFG;
reg [48:1] RXOOB_CLK_CFG_REG = RXOOB_CLK_CFG;
reg [4:0] RXOSCALRESET_TIME_REG = RXOSCALRESET_TIME;
reg [5:0] RXOUT_DIV_REG = RXOUT_DIV;
reg [4:0] RXPCSRESET_TIME_REG = RXPCSRESET_TIME;
reg [15:0] RXPHBEACON_CFG_REG = RXPHBEACON_CFG;
reg [15:0] RXPHDLY_CFG_REG = RXPHDLY_CFG;
reg [15:0] RXPHSAMP_CFG_REG = RXPHSAMP_CFG;
reg [15:0] RXPHSLIP_CFG_REG = RXPHSLIP_CFG;
reg [4:0] RXPH_MONITOR_SEL_REG = RXPH_MONITOR_SEL;
reg RXPI_AUTO_BW_SEL_BYPASS_REG = RXPI_AUTO_BW_SEL_BYPASS;
reg [15:0] RXPI_CFG_REG = RXPI_CFG;
reg RXPI_LPM_REG = RXPI_LPM;
reg [15:0] RXPI_RSV0_REG = RXPI_RSV0;
reg [1:0] RXPI_SEL_LC_REG = RXPI_SEL_LC;
reg [1:0] RXPI_STARTCODE_REG = RXPI_STARTCODE;
reg RXPI_VREFSEL_REG = RXPI_VREFSEL;
reg [64:1] RXPMACLK_SEL_REG = RXPMACLK_SEL;
reg [4:0] RXPMARESET_TIME_REG = RXPMARESET_TIME;
reg RXPRBS_ERR_LOOPBACK_REG = RXPRBS_ERR_LOOPBACK;
reg [7:0] RXPRBS_LINKACQ_CNT_REG = RXPRBS_LINKACQ_CNT;
reg [3:0] RXSLIDE_AUTO_WAIT_REG = RXSLIDE_AUTO_WAIT;
reg [32:1] RXSLIDE_MODE_REG = RXSLIDE_MODE;
reg RXSYNC_MULTILANE_REG = RXSYNC_MULTILANE;
reg RXSYNC_OVRD_REG = RXSYNC_OVRD;
reg RXSYNC_SKIP_DA_REG = RXSYNC_SKIP_DA;
reg RX_AFE_CM_EN_REG = RX_AFE_CM_EN;
reg [15:0] RX_BIAS_CFG0_REG = RX_BIAS_CFG0;
reg [5:0] RX_BUFFER_CFG_REG = RX_BUFFER_CFG;
reg RX_CAPFF_SARC_ENB_REG = RX_CAPFF_SARC_ENB;
reg [5:0] RX_CLK25_DIV_REG = RX_CLK25_DIV;
reg RX_CLKMUX_EN_REG = RX_CLKMUX_EN;
reg [4:0] RX_CLK_SLIP_OVRD_REG = RX_CLK_SLIP_OVRD;
reg [3:0] RX_CM_BUF_CFG_REG = RX_CM_BUF_CFG;
reg RX_CM_BUF_PD_REG = RX_CM_BUF_PD;
reg [1:0] RX_CM_SEL_REG = RX_CM_SEL;
reg [3:0] RX_CM_TRIM_REG = RX_CM_TRIM;
reg RX_CTLE1_KHKL_REG = RX_CTLE1_KHKL;
reg RX_CTLE2_KHKL_REG = RX_CTLE2_KHKL;
reg RX_CTLE3_AGC_REG = RX_CTLE3_AGC;
reg [7:0] RX_DATA_WIDTH_REG = RX_DATA_WIDTH;
reg [5:0] RX_DDI_SEL_REG = RX_DDI_SEL;
reg [40:1] RX_DEFER_RESET_BUF_EN_REG = RX_DEFER_RESET_BUF_EN;
reg [2:0] RX_DEGEN_CTRL_REG = RX_DEGEN_CTRL;
reg [3:0] RX_DFELPM_CFG0_REG = RX_DFELPM_CFG0;
reg RX_DFELPM_CFG1_REG = RX_DFELPM_CFG1;
reg RX_DFELPM_KLKH_AGC_STUP_EN_REG = RX_DFELPM_KLKH_AGC_STUP_EN;
reg [1:0] RX_DFE_AGC_CFG0_REG = RX_DFE_AGC_CFG0;
reg [2:0] RX_DFE_AGC_CFG1_REG = RX_DFE_AGC_CFG1;
reg [1:0] RX_DFE_KL_LPM_KH_CFG0_REG = RX_DFE_KL_LPM_KH_CFG0;
reg [2:0] RX_DFE_KL_LPM_KH_CFG1_REG = RX_DFE_KL_LPM_KH_CFG1;
reg [1:0] RX_DFE_KL_LPM_KL_CFG0_REG = RX_DFE_KL_LPM_KL_CFG0;
reg [2:0] RX_DFE_KL_LPM_KL_CFG1_REG = RX_DFE_KL_LPM_KL_CFG1;
reg RX_DFE_LPM_HOLD_DURING_EIDLE_REG = RX_DFE_LPM_HOLD_DURING_EIDLE;
reg [40:1] RX_DISPERR_SEQ_MATCH_REG = RX_DISPERR_SEQ_MATCH;
reg RX_DIV2_MODE_B_REG = RX_DIV2_MODE_B;
reg [4:0] RX_DIVRESET_TIME_REG = RX_DIVRESET_TIME;
reg RX_EN_CTLE_RCAL_B_REG = RX_EN_CTLE_RCAL_B;
reg RX_EN_HI_LR_REG = RX_EN_HI_LR;
reg [8:0] RX_EXT_RL_CTRL_REG = RX_EXT_RL_CTRL;
reg [6:0] RX_EYESCAN_VS_CODE_REG = RX_EYESCAN_VS_CODE;
reg RX_EYESCAN_VS_NEG_DIR_REG = RX_EYESCAN_VS_NEG_DIR;
reg [1:0] RX_EYESCAN_VS_RANGE_REG = RX_EYESCAN_VS_RANGE;
reg RX_EYESCAN_VS_UT_SIGN_REG = RX_EYESCAN_VS_UT_SIGN;
reg RX_FABINT_USRCLK_FLOP_REG = RX_FABINT_USRCLK_FLOP;
reg [1:0] RX_INT_DATAWIDTH_REG = RX_INT_DATAWIDTH;
reg RX_PMA_POWER_SAVE_REG = RX_PMA_POWER_SAVE;
real RX_PROGDIV_CFG_REG = RX_PROGDIV_CFG;
reg [15:0] RX_PROGDIV_RATE_REG = RX_PROGDIV_RATE;
reg [3:0] RX_RESLOAD_CTRL_REG = RX_RESLOAD_CTRL;
reg RX_RESLOAD_OVRD_REG = RX_RESLOAD_OVRD;
reg [2:0] RX_SAMPLE_PERIOD_REG = RX_SAMPLE_PERIOD;
reg [5:0] RX_SIG_VALID_DLY_REG = RX_SIG_VALID_DLY;
reg RX_SUM_DFETAPREP_EN_REG = RX_SUM_DFETAPREP_EN;
reg [3:0] RX_SUM_IREF_TUNE_REG = RX_SUM_IREF_TUNE;
reg [3:0] RX_SUM_VCMTUNE_REG = RX_SUM_VCMTUNE;
reg RX_SUM_VCM_OVWR_REG = RX_SUM_VCM_OVWR;
reg [2:0] RX_SUM_VREF_TUNE_REG = RX_SUM_VREF_TUNE;
reg [1:0] RX_TUNE_AFE_OS_REG = RX_TUNE_AFE_OS;
reg [2:0] RX_VREG_CTRL_REG = RX_VREG_CTRL;
reg RX_VREG_PDB_REG = RX_VREG_PDB;
reg [1:0] RX_WIDEMODE_CDR_REG = RX_WIDEMODE_CDR;
reg [40:1] RX_XCLK_SEL_REG = RX_XCLK_SEL;
reg RX_XMODE_SEL_REG = RX_XMODE_SEL;
reg [6:0] SAS_MAX_COM_REG = SAS_MAX_COM;
reg [5:0] SAS_MIN_COM_REG = SAS_MIN_COM;
reg [3:0] SATA_BURST_SEQ_LEN_REG = SATA_BURST_SEQ_LEN;
reg [2:0] SATA_BURST_VAL_REG = SATA_BURST_VAL;
reg [88:1] SATA_CPLL_CFG_REG = SATA_CPLL_CFG;
reg [2:0] SATA_EIDLE_VAL_REG = SATA_EIDLE_VAL;
reg [5:0] SATA_MAX_BURST_REG = SATA_MAX_BURST;
reg [5:0] SATA_MAX_INIT_REG = SATA_MAX_INIT;
reg [5:0] SATA_MAX_WAKE_REG = SATA_MAX_WAKE;
reg [5:0] SATA_MIN_BURST_REG = SATA_MIN_BURST;
reg [5:0] SATA_MIN_INIT_REG = SATA_MIN_INIT;
reg [5:0] SATA_MIN_WAKE_REG = SATA_MIN_WAKE;
reg [40:1] SHOW_REALIGN_COMMA_REG = SHOW_REALIGN_COMMA;
reg [2:0] SIM_CPLLREFCLK_SEL_REG = SIM_CPLLREFCLK_SEL;
reg [40:1] SIM_RECEIVER_DETECT_PASS_REG = SIM_RECEIVER_DETECT_PASS;
reg [40:1] SIM_RESET_SPEEDUP_REG = SIM_RESET_SPEEDUP;
reg SIM_TX_EIDLE_DRIVE_LEVEL_REG = SIM_TX_EIDLE_DRIVE_LEVEL;
reg [56:1] SIM_VERSION_REG = SIM_VERSION;
reg [1:0] TAPDLY_SET_TX_REG = TAPDLY_SET_TX;
reg [3:0] TEMPERATURE_PAR_REG = TEMPERATURE_PAR;
reg [14:0] TERM_RCAL_CFG_REG = TERM_RCAL_CFG;
reg [2:0] TERM_RCAL_OVRD_REG = TERM_RCAL_OVRD;
reg [7:0] TRANS_TIME_RATE_REG = TRANS_TIME_RATE;
reg [7:0] TST_RSV0_REG = TST_RSV0;
reg [7:0] TST_RSV1_REG = TST_RSV1;
reg [40:1] TXBUF_EN_REG = TXBUF_EN;
reg [40:1] TXBUF_RESET_ON_RATE_CHANGE_REG = TXBUF_RESET_ON_RATE_CHANGE;
reg [15:0] TXDLY_CFG_REG = TXDLY_CFG;
reg [15:0] TXDLY_LCFG_REG = TXDLY_LCFG;
reg [32:1] TXFIFO_ADDR_CFG_REG = TXFIFO_ADDR_CFG;
reg [2:0] TXGBOX_FIFO_INIT_RD_ADDR_REG = TXGBOX_FIFO_INIT_RD_ADDR;
reg [40:1] TXGEARBOX_EN_REG = TXGEARBOX_EN;
reg [4:0] TXOUT_DIV_REG = TXOUT_DIV;
reg [4:0] TXPCSRESET_TIME_REG = TXPCSRESET_TIME;
reg [15:0] TXPHDLY_CFG0_REG = TXPHDLY_CFG0;
reg [15:0] TXPHDLY_CFG1_REG = TXPHDLY_CFG1;
reg [15:0] TXPH_CFG_REG = TXPH_CFG;
reg [15:0] TXPH_CFG2_REG = TXPH_CFG2;
reg [4:0] TXPH_MONITOR_SEL_REG = TXPH_MONITOR_SEL;
reg [1:0] TXPI_CFG0_REG = TXPI_CFG0;
reg [1:0] TXPI_CFG1_REG = TXPI_CFG1;
reg [1:0] TXPI_CFG2_REG = TXPI_CFG2;
reg TXPI_CFG3_REG = TXPI_CFG3;
reg TXPI_CFG4_REG = TXPI_CFG4;
reg [2:0] TXPI_CFG5_REG = TXPI_CFG5;
reg TXPI_GRAY_SEL_REG = TXPI_GRAY_SEL;
reg TXPI_INVSTROBE_SEL_REG = TXPI_INVSTROBE_SEL;
reg TXPI_LPM_REG = TXPI_LPM;
reg [72:1] TXPI_PPMCLK_SEL_REG = TXPI_PPMCLK_SEL;
reg [7:0] TXPI_PPM_CFG_REG = TXPI_PPM_CFG;
reg [15:0] TXPI_RSV0_REG = TXPI_RSV0;
reg [2:0] TXPI_SYNFREQ_PPM_REG = TXPI_SYNFREQ_PPM;
reg TXPI_VREFSEL_REG = TXPI_VREFSEL;
reg [4:0] TXPMARESET_TIME_REG = TXPMARESET_TIME;
reg TXSYNC_MULTILANE_REG = TXSYNC_MULTILANE;
reg TXSYNC_OVRD_REG = TXSYNC_OVRD;
reg TXSYNC_SKIP_DA_REG = TXSYNC_SKIP_DA;
reg [5:0] TX_CLK25_DIV_REG = TX_CLK25_DIV;
reg TX_CLKMUX_EN_REG = TX_CLKMUX_EN;
reg TX_CLKREG_PDB_REG = TX_CLKREG_PDB;
reg [2:0] TX_CLKREG_SET_REG = TX_CLKREG_SET;
reg [7:0] TX_DATA_WIDTH_REG = TX_DATA_WIDTH;
reg [5:0] TX_DCD_CFG_REG = TX_DCD_CFG;
reg TX_DCD_EN_REG = TX_DCD_EN;
reg [5:0] TX_DEEMPH0_REG = TX_DEEMPH0;
reg [5:0] TX_DEEMPH1_REG = TX_DEEMPH1;
reg [4:0] TX_DIVRESET_TIME_REG = TX_DIVRESET_TIME;
reg [64:1] TX_DRIVE_MODE_REG = TX_DRIVE_MODE;
reg [1:0] TX_DRVMUX_CTRL_REG = TX_DRVMUX_CTRL;
reg [2:0] TX_EIDLE_ASSERT_DELAY_REG = TX_EIDLE_ASSERT_DELAY;
reg [2:0] TX_EIDLE_DEASSERT_DELAY_REG = TX_EIDLE_DEASSERT_DELAY;
reg TX_EML_PHI_TUNE_REG = TX_EML_PHI_TUNE;
reg TX_FABINT_USRCLK_FLOP_REG = TX_FABINT_USRCLK_FLOP;
reg TX_FIFO_BYP_EN_REG = TX_FIFO_BYP_EN;
reg TX_IDLE_DATA_ZERO_REG = TX_IDLE_DATA_ZERO;
reg [1:0] TX_INT_DATAWIDTH_REG = TX_INT_DATAWIDTH;
reg [40:1] TX_LOOPBACK_DRIVE_HIZ_REG = TX_LOOPBACK_DRIVE_HIZ;
reg TX_MAINCURSOR_SEL_REG = TX_MAINCURSOR_SEL;
reg [6:0] TX_MARGIN_FULL_0_REG = TX_MARGIN_FULL_0;
reg [6:0] TX_MARGIN_FULL_1_REG = TX_MARGIN_FULL_1;
reg [6:0] TX_MARGIN_FULL_2_REG = TX_MARGIN_FULL_2;
reg [6:0] TX_MARGIN_FULL_3_REG = TX_MARGIN_FULL_3;
reg [6:0] TX_MARGIN_FULL_4_REG = TX_MARGIN_FULL_4;
reg [6:0] TX_MARGIN_LOW_0_REG = TX_MARGIN_LOW_0;
reg [6:0] TX_MARGIN_LOW_1_REG = TX_MARGIN_LOW_1;
reg [6:0] TX_MARGIN_LOW_2_REG = TX_MARGIN_LOW_2;
reg [6:0] TX_MARGIN_LOW_3_REG = TX_MARGIN_LOW_3;
reg [6:0] TX_MARGIN_LOW_4_REG = TX_MARGIN_LOW_4;
reg [2:0] TX_MODE_SEL_REG = TX_MODE_SEL;
reg [15:0] TX_PHICAL_CFG0_REG = TX_PHICAL_CFG0;
reg [15:0] TX_PHICAL_CFG1_REG = TX_PHICAL_CFG1;
reg [15:0] TX_PHICAL_CFG2_REG = TX_PHICAL_CFG2;
reg [1:0] TX_PI_BIASSET_REG = TX_PI_BIASSET;
reg [15:0] TX_PI_CFG0_REG = TX_PI_CFG0;
reg [15:0] TX_PI_CFG1_REG = TX_PI_CFG1;
reg TX_PI_DIV2_MODE_B_REG = TX_PI_DIV2_MODE_B;
reg TX_PI_SEL_QPLL0_REG = TX_PI_SEL_QPLL0;
reg TX_PI_SEL_QPLL1_REG = TX_PI_SEL_QPLL1;
reg TX_PMADATA_OPT_REG = TX_PMADATA_OPT;
reg TX_PMA_POWER_SAVE_REG = TX_PMA_POWER_SAVE;
reg [1:0] TX_PREDRV_CTRL_REG = TX_PREDRV_CTRL;
reg [48:1] TX_PROGCLK_SEL_REG = TX_PROGCLK_SEL;
real TX_PROGDIV_CFG_REG = TX_PROGDIV_CFG;
reg [15:0] TX_PROGDIV_RATE_REG = TX_PROGDIV_RATE;
reg [13:0] TX_RXDETECT_CFG_REG = TX_RXDETECT_CFG;
reg [2:0] TX_RXDETECT_REF_REG = TX_RXDETECT_REF;
reg [2:0] TX_SAMPLE_PERIOD_REG = TX_SAMPLE_PERIOD;
reg TX_SARC_LPBK_ENB_REG = TX_SARC_LPBK_ENB;
reg [40:1] TX_XCLK_SEL_REG = TX_XCLK_SEL;
reg USE_PCS_CLK_PHASE_SEL_REG = USE_PCS_CLK_PHASE_SEL;

initial begin
  ATTR[`GTYE3_CHANNEL__ACJTAG_DEBUG_MODE] = ACJTAG_DEBUG_MODE;
  ATTR[`GTYE3_CHANNEL__ACJTAG_MODE] = ACJTAG_MODE;
  ATTR[`GTYE3_CHANNEL__ACJTAG_RESET] = ACJTAG_RESET;
  ATTR[`GTYE3_CHANNEL__ADAPT_CFG0] = ADAPT_CFG0;
  ATTR[`GTYE3_CHANNEL__ADAPT_CFG1] = ADAPT_CFG1;
  ATTR[`GTYE3_CHANNEL__ADAPT_CFG2] = ADAPT_CFG2;
  ATTR[`GTYE3_CHANNEL__ALIGN_COMMA_DOUBLE] = ALIGN_COMMA_DOUBLE;
  ATTR[`GTYE3_CHANNEL__ALIGN_COMMA_ENABLE] = ALIGN_COMMA_ENABLE;
  ATTR[`GTYE3_CHANNEL__ALIGN_COMMA_WORD] = ALIGN_COMMA_WORD;
  ATTR[`GTYE3_CHANNEL__ALIGN_MCOMMA_DET] = ALIGN_MCOMMA_DET;
  ATTR[`GTYE3_CHANNEL__ALIGN_MCOMMA_VALUE] = ALIGN_MCOMMA_VALUE;
  ATTR[`GTYE3_CHANNEL__ALIGN_PCOMMA_DET] = ALIGN_PCOMMA_DET;
  ATTR[`GTYE3_CHANNEL__ALIGN_PCOMMA_VALUE] = ALIGN_PCOMMA_VALUE;
  ATTR[`GTYE3_CHANNEL__AUTO_BW_SEL_BYPASS] = AUTO_BW_SEL_BYPASS;
  ATTR[`GTYE3_CHANNEL__A_RXOSCALRESET] = A_RXOSCALRESET;
  ATTR[`GTYE3_CHANNEL__A_RXPROGDIVRESET] = A_RXPROGDIVRESET;
  ATTR[`GTYE3_CHANNEL__A_TXDIFFCTRL] = A_TXDIFFCTRL;
  ATTR[`GTYE3_CHANNEL__A_TXPROGDIVRESET] = A_TXPROGDIVRESET;
  ATTR[`GTYE3_CHANNEL__CAPBYPASS_FORCE] = CAPBYPASS_FORCE;
  ATTR[`GTYE3_CHANNEL__CBCC_DATA_SOURCE_SEL] = CBCC_DATA_SOURCE_SEL;
  ATTR[`GTYE3_CHANNEL__CDR_SWAP_MODE_EN] = CDR_SWAP_MODE_EN;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_KEEP_ALIGN] = CHAN_BOND_KEEP_ALIGN;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_MAX_SKEW] = CHAN_BOND_MAX_SKEW;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_1] = CHAN_BOND_SEQ_1_1;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_2] = CHAN_BOND_SEQ_1_2;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_3] = CHAN_BOND_SEQ_1_3;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_4] = CHAN_BOND_SEQ_1_4;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_ENABLE] = CHAN_BOND_SEQ_1_ENABLE;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_1] = CHAN_BOND_SEQ_2_1;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_2] = CHAN_BOND_SEQ_2_2;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_3] = CHAN_BOND_SEQ_2_3;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_4] = CHAN_BOND_SEQ_2_4;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_ENABLE] = CHAN_BOND_SEQ_2_ENABLE;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_USE] = CHAN_BOND_SEQ_2_USE;
  ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_LEN] = CHAN_BOND_SEQ_LEN;
  ATTR[`GTYE3_CHANNEL__CH_HSPMUX] = CH_HSPMUX;
  ATTR[`GTYE3_CHANNEL__CKCAL1_CFG_0] = CKCAL1_CFG_0;
  ATTR[`GTYE3_CHANNEL__CKCAL1_CFG_1] = CKCAL1_CFG_1;
  ATTR[`GTYE3_CHANNEL__CKCAL1_CFG_2] = CKCAL1_CFG_2;
  ATTR[`GTYE3_CHANNEL__CKCAL1_CFG_3] = CKCAL1_CFG_3;
  ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_0] = CKCAL2_CFG_0;
  ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_1] = CKCAL2_CFG_1;
  ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_2] = CKCAL2_CFG_2;
  ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_3] = CKCAL2_CFG_3;
  ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_4] = CKCAL2_CFG_4;
  ATTR[`GTYE3_CHANNEL__CKCAL_RSVD0] = CKCAL_RSVD0;
  ATTR[`GTYE3_CHANNEL__CKCAL_RSVD1] = CKCAL_RSVD1;
  ATTR[`GTYE3_CHANNEL__CLK_CORRECT_USE] = CLK_CORRECT_USE;
  ATTR[`GTYE3_CHANNEL__CLK_COR_KEEP_IDLE] = CLK_COR_KEEP_IDLE;
  ATTR[`GTYE3_CHANNEL__CLK_COR_MAX_LAT] = CLK_COR_MAX_LAT;
  ATTR[`GTYE3_CHANNEL__CLK_COR_MIN_LAT] = CLK_COR_MIN_LAT;
  ATTR[`GTYE3_CHANNEL__CLK_COR_PRECEDENCE] = CLK_COR_PRECEDENCE;
  ATTR[`GTYE3_CHANNEL__CLK_COR_REPEAT_WAIT] = CLK_COR_REPEAT_WAIT;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_1] = CLK_COR_SEQ_1_1;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_2] = CLK_COR_SEQ_1_2;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_3] = CLK_COR_SEQ_1_3;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_4] = CLK_COR_SEQ_1_4;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_ENABLE] = CLK_COR_SEQ_1_ENABLE;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_1] = CLK_COR_SEQ_2_1;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_2] = CLK_COR_SEQ_2_2;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_3] = CLK_COR_SEQ_2_3;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_4] = CLK_COR_SEQ_2_4;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_ENABLE] = CLK_COR_SEQ_2_ENABLE;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_USE] = CLK_COR_SEQ_2_USE;
  ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_LEN] = CLK_COR_SEQ_LEN;
  ATTR[`GTYE3_CHANNEL__CPLL_CFG0] = CPLL_CFG0;
  ATTR[`GTYE3_CHANNEL__CPLL_CFG1] = CPLL_CFG1;
  ATTR[`GTYE3_CHANNEL__CPLL_CFG2] = CPLL_CFG2;
  ATTR[`GTYE3_CHANNEL__CPLL_CFG3] = CPLL_CFG3;
  ATTR[`GTYE3_CHANNEL__CPLL_FBDIV] = CPLL_FBDIV;
  ATTR[`GTYE3_CHANNEL__CPLL_FBDIV_45] = CPLL_FBDIV_45;
  ATTR[`GTYE3_CHANNEL__CPLL_INIT_CFG0] = CPLL_INIT_CFG0;
  ATTR[`GTYE3_CHANNEL__CPLL_INIT_CFG1] = CPLL_INIT_CFG1;
  ATTR[`GTYE3_CHANNEL__CPLL_LOCK_CFG] = CPLL_LOCK_CFG;
  ATTR[`GTYE3_CHANNEL__CPLL_REFCLK_DIV] = CPLL_REFCLK_DIV;
  ATTR[`GTYE3_CHANNEL__CTLE3_OCAP_EXT_CTRL] = CTLE3_OCAP_EXT_CTRL;
  ATTR[`GTYE3_CHANNEL__CTLE3_OCAP_EXT_EN] = CTLE3_OCAP_EXT_EN;
  ATTR[`GTYE3_CHANNEL__DDI_CTRL] = DDI_CTRL;
  ATTR[`GTYE3_CHANNEL__DDI_REALIGN_WAIT] = DDI_REALIGN_WAIT;
  ATTR[`GTYE3_CHANNEL__DEC_MCOMMA_DETECT] = DEC_MCOMMA_DETECT;
  ATTR[`GTYE3_CHANNEL__DEC_PCOMMA_DETECT] = DEC_PCOMMA_DETECT;
  ATTR[`GTYE3_CHANNEL__DEC_VALID_COMMA_ONLY] = DEC_VALID_COMMA_ONLY;
  ATTR[`GTYE3_CHANNEL__DFE_D_X_REL_POS] = DFE_D_X_REL_POS;
  ATTR[`GTYE3_CHANNEL__DFE_VCM_COMP_EN] = DFE_VCM_COMP_EN;
  ATTR[`GTYE3_CHANNEL__DMONITOR_CFG0] = DMONITOR_CFG0;
  ATTR[`GTYE3_CHANNEL__DMONITOR_CFG1] = DMONITOR_CFG1;
  ATTR[`GTYE3_CHANNEL__ES_CLK_PHASE_SEL] = ES_CLK_PHASE_SEL;
  ATTR[`GTYE3_CHANNEL__ES_CONTROL] = ES_CONTROL;
  ATTR[`GTYE3_CHANNEL__ES_ERRDET_EN] = ES_ERRDET_EN;
  ATTR[`GTYE3_CHANNEL__ES_EYE_SCAN_EN] = ES_EYE_SCAN_EN;
  ATTR[`GTYE3_CHANNEL__ES_HORZ_OFFSET] = ES_HORZ_OFFSET;
  ATTR[`GTYE3_CHANNEL__ES_PMA_CFG] = ES_PMA_CFG;
  ATTR[`GTYE3_CHANNEL__ES_PRESCALE] = ES_PRESCALE;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER0] = ES_QUALIFIER0;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER1] = ES_QUALIFIER1;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER2] = ES_QUALIFIER2;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER3] = ES_QUALIFIER3;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER4] = ES_QUALIFIER4;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER5] = ES_QUALIFIER5;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER6] = ES_QUALIFIER6;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER7] = ES_QUALIFIER7;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER8] = ES_QUALIFIER8;
  ATTR[`GTYE3_CHANNEL__ES_QUALIFIER9] = ES_QUALIFIER9;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK0] = ES_QUAL_MASK0;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK1] = ES_QUAL_MASK1;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK2] = ES_QUAL_MASK2;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK3] = ES_QUAL_MASK3;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK4] = ES_QUAL_MASK4;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK5] = ES_QUAL_MASK5;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK6] = ES_QUAL_MASK6;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK7] = ES_QUAL_MASK7;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK8] = ES_QUAL_MASK8;
  ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK9] = ES_QUAL_MASK9;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK0] = ES_SDATA_MASK0;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK1] = ES_SDATA_MASK1;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK2] = ES_SDATA_MASK2;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK3] = ES_SDATA_MASK3;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK4] = ES_SDATA_MASK4;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK5] = ES_SDATA_MASK5;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK6] = ES_SDATA_MASK6;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK7] = ES_SDATA_MASK7;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK8] = ES_SDATA_MASK8;
  ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK9] = ES_SDATA_MASK9;
  ATTR[`GTYE3_CHANNEL__EVODD_PHI_CFG] = EVODD_PHI_CFG;
  ATTR[`GTYE3_CHANNEL__EYE_SCAN_SWAP_EN] = EYE_SCAN_SWAP_EN;
  ATTR[`GTYE3_CHANNEL__FTS_DESKEW_SEQ_ENABLE] = FTS_DESKEW_SEQ_ENABLE;
  ATTR[`GTYE3_CHANNEL__FTS_LANE_DESKEW_CFG] = FTS_LANE_DESKEW_CFG;
  ATTR[`GTYE3_CHANNEL__FTS_LANE_DESKEW_EN] = FTS_LANE_DESKEW_EN;
  ATTR[`GTYE3_CHANNEL__GEARBOX_MODE] = GEARBOX_MODE;
  ATTR[`GTYE3_CHANNEL__GM_BIAS_SELECT] = GM_BIAS_SELECT;
  ATTR[`GTYE3_CHANNEL__ISCAN_CK_PH_SEL2] = ISCAN_CK_PH_SEL2;
  ATTR[`GTYE3_CHANNEL__LOCAL_MASTER] = LOCAL_MASTER;
  ATTR[`GTYE3_CHANNEL__LOOP0_CFG] = LOOP0_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP10_CFG] = LOOP10_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP11_CFG] = LOOP11_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP12_CFG] = LOOP12_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP13_CFG] = LOOP13_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP1_CFG] = LOOP1_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP2_CFG] = LOOP2_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP3_CFG] = LOOP3_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP4_CFG] = LOOP4_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP5_CFG] = LOOP5_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP6_CFG] = LOOP6_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP7_CFG] = LOOP7_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP8_CFG] = LOOP8_CFG;
  ATTR[`GTYE3_CHANNEL__LOOP9_CFG] = LOOP9_CFG;
  ATTR[`GTYE3_CHANNEL__LPBK_BIAS_CTRL] = LPBK_BIAS_CTRL;
  ATTR[`GTYE3_CHANNEL__LPBK_EN_RCAL_B] = LPBK_EN_RCAL_B;
  ATTR[`GTYE3_CHANNEL__LPBK_EXT_RCAL] = LPBK_EXT_RCAL;
  ATTR[`GTYE3_CHANNEL__LPBK_RG_CTRL] = LPBK_RG_CTRL;
  ATTR[`GTYE3_CHANNEL__OOBDIVCTL] = OOBDIVCTL;
  ATTR[`GTYE3_CHANNEL__OOB_PWRUP] = OOB_PWRUP;
  ATTR[`GTYE3_CHANNEL__PCI3_AUTO_REALIGN] = PCI3_AUTO_REALIGN;
  ATTR[`GTYE3_CHANNEL__PCI3_PIPE_RX_ELECIDLE] = PCI3_PIPE_RX_ELECIDLE;
  ATTR[`GTYE3_CHANNEL__PCI3_RX_ASYNC_EBUF_BYPASS] = PCI3_RX_ASYNC_EBUF_BYPASS;
  ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_EI2_ENABLE] = PCI3_RX_ELECIDLE_EI2_ENABLE;
  ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_H2L_COUNT] = PCI3_RX_ELECIDLE_H2L_COUNT;
  ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_H2L_DISABLE] = PCI3_RX_ELECIDLE_H2L_DISABLE;
  ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_HI_COUNT] = PCI3_RX_ELECIDLE_HI_COUNT;
  ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_LP4_DISABLE] = PCI3_RX_ELECIDLE_LP4_DISABLE;
  ATTR[`GTYE3_CHANNEL__PCI3_RX_FIFO_DISABLE] = PCI3_RX_FIFO_DISABLE;
  ATTR[`GTYE3_CHANNEL__PCIE_BUFG_DIV_CTRL] = PCIE_BUFG_DIV_CTRL;
  ATTR[`GTYE3_CHANNEL__PCIE_RXPCS_CFG_GEN3] = PCIE_RXPCS_CFG_GEN3;
  ATTR[`GTYE3_CHANNEL__PCIE_RXPMA_CFG] = PCIE_RXPMA_CFG;
  ATTR[`GTYE3_CHANNEL__PCIE_TXPCS_CFG_GEN3] = PCIE_TXPCS_CFG_GEN3;
  ATTR[`GTYE3_CHANNEL__PCIE_TXPMA_CFG] = PCIE_TXPMA_CFG;
  ATTR[`GTYE3_CHANNEL__PCS_PCIE_EN] = PCS_PCIE_EN;
  ATTR[`GTYE3_CHANNEL__PCS_RSVD0] = PCS_RSVD0;
  ATTR[`GTYE3_CHANNEL__PCS_RSVD1] = PCS_RSVD1;
  ATTR[`GTYE3_CHANNEL__PD_TRANS_TIME_FROM_P2] = PD_TRANS_TIME_FROM_P2;
  ATTR[`GTYE3_CHANNEL__PD_TRANS_TIME_NONE_P2] = PD_TRANS_TIME_NONE_P2;
  ATTR[`GTYE3_CHANNEL__PD_TRANS_TIME_TO_P2] = PD_TRANS_TIME_TO_P2;
  ATTR[`GTYE3_CHANNEL__PLL_SEL_MODE_GEN12] = PLL_SEL_MODE_GEN12;
  ATTR[`GTYE3_CHANNEL__PLL_SEL_MODE_GEN3] = PLL_SEL_MODE_GEN3;
  ATTR[`GTYE3_CHANNEL__PMA_RSV0] = PMA_RSV0;
  ATTR[`GTYE3_CHANNEL__PMA_RSV1] = PMA_RSV1;
  ATTR[`GTYE3_CHANNEL__PREIQ_FREQ_BST] = PREIQ_FREQ_BST;
  ATTR[`GTYE3_CHANNEL__PROCESS_PAR] = PROCESS_PAR;
  ATTR[`GTYE3_CHANNEL__RATE_SW_USE_DRP] = RATE_SW_USE_DRP;
  ATTR[`GTYE3_CHANNEL__RESET_POWERSAVE_DISABLE] = RESET_POWERSAVE_DISABLE;
  ATTR[`GTYE3_CHANNEL__RXBUFRESET_TIME] = RXBUFRESET_TIME;
  ATTR[`GTYE3_CHANNEL__RXBUF_ADDR_MODE] = RXBUF_ADDR_MODE;
  ATTR[`GTYE3_CHANNEL__RXBUF_EIDLE_HI_CNT] = RXBUF_EIDLE_HI_CNT;
  ATTR[`GTYE3_CHANNEL__RXBUF_EIDLE_LO_CNT] = RXBUF_EIDLE_LO_CNT;
  ATTR[`GTYE3_CHANNEL__RXBUF_EN] = RXBUF_EN;
  ATTR[`GTYE3_CHANNEL__RXBUF_RESET_ON_CB_CHANGE] = RXBUF_RESET_ON_CB_CHANGE;
  ATTR[`GTYE3_CHANNEL__RXBUF_RESET_ON_COMMAALIGN] = RXBUF_RESET_ON_COMMAALIGN;
  ATTR[`GTYE3_CHANNEL__RXBUF_RESET_ON_EIDLE] = RXBUF_RESET_ON_EIDLE;
  ATTR[`GTYE3_CHANNEL__RXBUF_RESET_ON_RATE_CHANGE] = RXBUF_RESET_ON_RATE_CHANGE;
  ATTR[`GTYE3_CHANNEL__RXBUF_THRESH_OVFLW] = RXBUF_THRESH_OVFLW;
  ATTR[`GTYE3_CHANNEL__RXBUF_THRESH_OVRD] = RXBUF_THRESH_OVRD;
  ATTR[`GTYE3_CHANNEL__RXBUF_THRESH_UNDFLW] = RXBUF_THRESH_UNDFLW;
  ATTR[`GTYE3_CHANNEL__RXCDRFREQRESET_TIME] = RXCDRFREQRESET_TIME;
  ATTR[`GTYE3_CHANNEL__RXCDRPHRESET_TIME] = RXCDRPHRESET_TIME;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG0] = RXCDR_CFG0;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG0_GEN3] = RXCDR_CFG0_GEN3;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG1] = RXCDR_CFG1;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG1_GEN3] = RXCDR_CFG1_GEN3;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG2] = RXCDR_CFG2;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG2_GEN3] = RXCDR_CFG2_GEN3;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG3] = RXCDR_CFG3;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG3_GEN3] = RXCDR_CFG3_GEN3;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG4] = RXCDR_CFG4;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG4_GEN3] = RXCDR_CFG4_GEN3;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG5] = RXCDR_CFG5;
  ATTR[`GTYE3_CHANNEL__RXCDR_CFG5_GEN3] = RXCDR_CFG5_GEN3;
  ATTR[`GTYE3_CHANNEL__RXCDR_FR_RESET_ON_EIDLE] = RXCDR_FR_RESET_ON_EIDLE;
  ATTR[`GTYE3_CHANNEL__RXCDR_HOLD_DURING_EIDLE] = RXCDR_HOLD_DURING_EIDLE;
  ATTR[`GTYE3_CHANNEL__RXCDR_LOCK_CFG0] = RXCDR_LOCK_CFG0;
  ATTR[`GTYE3_CHANNEL__RXCDR_LOCK_CFG1] = RXCDR_LOCK_CFG1;
  ATTR[`GTYE3_CHANNEL__RXCDR_LOCK_CFG2] = RXCDR_LOCK_CFG2;
  ATTR[`GTYE3_CHANNEL__RXCDR_LOCK_CFG3] = RXCDR_LOCK_CFG3;
  ATTR[`GTYE3_CHANNEL__RXCDR_PH_RESET_ON_EIDLE] = RXCDR_PH_RESET_ON_EIDLE;
  ATTR[`GTYE3_CHANNEL__RXCFOKDONE_SRC] = RXCFOKDONE_SRC;
  ATTR[`GTYE3_CHANNEL__RXCFOK_CFG0] = RXCFOK_CFG0;
  ATTR[`GTYE3_CHANNEL__RXCFOK_CFG1] = RXCFOK_CFG1;
  ATTR[`GTYE3_CHANNEL__RXCFOK_CFG2] = RXCFOK_CFG2;
  ATTR[`GTYE3_CHANNEL__RXDFELPMRESET_TIME] = RXDFELPMRESET_TIME;
  ATTR[`GTYE3_CHANNEL__RXDFELPM_KL_CFG0] = RXDFELPM_KL_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFELPM_KL_CFG1] = RXDFELPM_KL_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFELPM_KL_CFG2] = RXDFELPM_KL_CFG2;
  ATTR[`GTYE3_CHANNEL__RXDFE_CFG0] = RXDFE_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_CFG1] = RXDFE_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_GC_CFG0] = RXDFE_GC_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_GC_CFG1] = RXDFE_GC_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_GC_CFG2] = RXDFE_GC_CFG2;
  ATTR[`GTYE3_CHANNEL__RXDFE_H2_CFG0] = RXDFE_H2_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_H2_CFG1] = RXDFE_H2_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_H3_CFG0] = RXDFE_H3_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_H3_CFG1] = RXDFE_H3_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_H4_CFG0] = RXDFE_H4_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_H4_CFG1] = RXDFE_H4_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_H5_CFG0] = RXDFE_H5_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_H5_CFG1] = RXDFE_H5_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_H6_CFG0] = RXDFE_H6_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_H6_CFG1] = RXDFE_H6_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_H7_CFG0] = RXDFE_H7_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_H7_CFG1] = RXDFE_H7_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_H8_CFG0] = RXDFE_H8_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_H8_CFG1] = RXDFE_H8_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_H9_CFG0] = RXDFE_H9_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_H9_CFG1] = RXDFE_H9_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_HA_CFG0] = RXDFE_HA_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_HA_CFG1] = RXDFE_HA_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_HB_CFG0] = RXDFE_HB_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_HB_CFG1] = RXDFE_HB_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_HC_CFG0] = RXDFE_HC_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_HC_CFG1] = RXDFE_HC_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_HD_CFG0] = RXDFE_HD_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_HD_CFG1] = RXDFE_HD_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_HE_CFG0] = RXDFE_HE_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_HE_CFG1] = RXDFE_HE_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_HF_CFG0] = RXDFE_HF_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_HF_CFG1] = RXDFE_HF_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_OS_CFG0] = RXDFE_OS_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_OS_CFG1] = RXDFE_OS_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_PWR_SAVING] = RXDFE_PWR_SAVING;
  ATTR[`GTYE3_CHANNEL__RXDFE_UT_CFG0] = RXDFE_UT_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_UT_CFG1] = RXDFE_UT_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDFE_VP_CFG0] = RXDFE_VP_CFG0;
  ATTR[`GTYE3_CHANNEL__RXDFE_VP_CFG1] = RXDFE_VP_CFG1;
  ATTR[`GTYE3_CHANNEL__RXDLY_CFG] = RXDLY_CFG;
  ATTR[`GTYE3_CHANNEL__RXDLY_LCFG] = RXDLY_LCFG;
  ATTR[`GTYE3_CHANNEL__RXELECIDLE_CFG] = RXELECIDLE_CFG;
  ATTR[`GTYE3_CHANNEL__RXGBOX_FIFO_INIT_RD_ADDR] = RXGBOX_FIFO_INIT_RD_ADDR;
  ATTR[`GTYE3_CHANNEL__RXGEARBOX_EN] = RXGEARBOX_EN;
  ATTR[`GTYE3_CHANNEL__RXISCANRESET_TIME] = RXISCANRESET_TIME;
  ATTR[`GTYE3_CHANNEL__RXLPM_CFG] = RXLPM_CFG;
  ATTR[`GTYE3_CHANNEL__RXLPM_GC_CFG] = RXLPM_GC_CFG;
  ATTR[`GTYE3_CHANNEL__RXLPM_KH_CFG0] = RXLPM_KH_CFG0;
  ATTR[`GTYE3_CHANNEL__RXLPM_KH_CFG1] = RXLPM_KH_CFG1;
  ATTR[`GTYE3_CHANNEL__RXLPM_OS_CFG0] = RXLPM_OS_CFG0;
  ATTR[`GTYE3_CHANNEL__RXLPM_OS_CFG1] = RXLPM_OS_CFG1;
  ATTR[`GTYE3_CHANNEL__RXOOB_CFG] = RXOOB_CFG;
  ATTR[`GTYE3_CHANNEL__RXOOB_CLK_CFG] = RXOOB_CLK_CFG;
  ATTR[`GTYE3_CHANNEL__RXOSCALRESET_TIME] = RXOSCALRESET_TIME;
  ATTR[`GTYE3_CHANNEL__RXOUT_DIV] = RXOUT_DIV;
  ATTR[`GTYE3_CHANNEL__RXPCSRESET_TIME] = RXPCSRESET_TIME;
  ATTR[`GTYE3_CHANNEL__RXPHBEACON_CFG] = RXPHBEACON_CFG;
  ATTR[`GTYE3_CHANNEL__RXPHDLY_CFG] = RXPHDLY_CFG;
  ATTR[`GTYE3_CHANNEL__RXPHSAMP_CFG] = RXPHSAMP_CFG;
  ATTR[`GTYE3_CHANNEL__RXPHSLIP_CFG] = RXPHSLIP_CFG;
  ATTR[`GTYE3_CHANNEL__RXPH_MONITOR_SEL] = RXPH_MONITOR_SEL;
  ATTR[`GTYE3_CHANNEL__RXPI_AUTO_BW_SEL_BYPASS] = RXPI_AUTO_BW_SEL_BYPASS;
  ATTR[`GTYE3_CHANNEL__RXPI_CFG] = RXPI_CFG;
  ATTR[`GTYE3_CHANNEL__RXPI_LPM] = RXPI_LPM;
  ATTR[`GTYE3_CHANNEL__RXPI_RSV0] = RXPI_RSV0;
  ATTR[`GTYE3_CHANNEL__RXPI_SEL_LC] = RXPI_SEL_LC;
  ATTR[`GTYE3_CHANNEL__RXPI_STARTCODE] = RXPI_STARTCODE;
  ATTR[`GTYE3_CHANNEL__RXPI_VREFSEL] = RXPI_VREFSEL;
  ATTR[`GTYE3_CHANNEL__RXPMACLK_SEL] = RXPMACLK_SEL;
  ATTR[`GTYE3_CHANNEL__RXPMARESET_TIME] = RXPMARESET_TIME;
  ATTR[`GTYE3_CHANNEL__RXPRBS_ERR_LOOPBACK] = RXPRBS_ERR_LOOPBACK;
  ATTR[`GTYE3_CHANNEL__RXPRBS_LINKACQ_CNT] = RXPRBS_LINKACQ_CNT;
  ATTR[`GTYE3_CHANNEL__RXSLIDE_AUTO_WAIT] = RXSLIDE_AUTO_WAIT;
  ATTR[`GTYE3_CHANNEL__RXSLIDE_MODE] = RXSLIDE_MODE;
  ATTR[`GTYE3_CHANNEL__RXSYNC_MULTILANE] = RXSYNC_MULTILANE;
  ATTR[`GTYE3_CHANNEL__RXSYNC_OVRD] = RXSYNC_OVRD;
  ATTR[`GTYE3_CHANNEL__RXSYNC_SKIP_DA] = RXSYNC_SKIP_DA;
  ATTR[`GTYE3_CHANNEL__RX_AFE_CM_EN] = RX_AFE_CM_EN;
  ATTR[`GTYE3_CHANNEL__RX_BIAS_CFG0] = RX_BIAS_CFG0;
  ATTR[`GTYE3_CHANNEL__RX_BUFFER_CFG] = RX_BUFFER_CFG;
  ATTR[`GTYE3_CHANNEL__RX_CAPFF_SARC_ENB] = RX_CAPFF_SARC_ENB;
  ATTR[`GTYE3_CHANNEL__RX_CLK25_DIV] = RX_CLK25_DIV;
  ATTR[`GTYE3_CHANNEL__RX_CLKMUX_EN] = RX_CLKMUX_EN;
  ATTR[`GTYE3_CHANNEL__RX_CLK_SLIP_OVRD] = RX_CLK_SLIP_OVRD;
  ATTR[`GTYE3_CHANNEL__RX_CM_BUF_CFG] = RX_CM_BUF_CFG;
  ATTR[`GTYE3_CHANNEL__RX_CM_BUF_PD] = RX_CM_BUF_PD;
  ATTR[`GTYE3_CHANNEL__RX_CM_SEL] = RX_CM_SEL;
  ATTR[`GTYE3_CHANNEL__RX_CM_TRIM] = RX_CM_TRIM;
  ATTR[`GTYE3_CHANNEL__RX_CTLE1_KHKL] = RX_CTLE1_KHKL;
  ATTR[`GTYE3_CHANNEL__RX_CTLE2_KHKL] = RX_CTLE2_KHKL;
  ATTR[`GTYE3_CHANNEL__RX_CTLE3_AGC] = RX_CTLE3_AGC;
  ATTR[`GTYE3_CHANNEL__RX_DATA_WIDTH] = RX_DATA_WIDTH;
  ATTR[`GTYE3_CHANNEL__RX_DDI_SEL] = RX_DDI_SEL;
  ATTR[`GTYE3_CHANNEL__RX_DEFER_RESET_BUF_EN] = RX_DEFER_RESET_BUF_EN;
  ATTR[`GTYE3_CHANNEL__RX_DEGEN_CTRL] = RX_DEGEN_CTRL;
  ATTR[`GTYE3_CHANNEL__RX_DFELPM_CFG0] = RX_DFELPM_CFG0;
  ATTR[`GTYE3_CHANNEL__RX_DFELPM_CFG1] = RX_DFELPM_CFG1;
  ATTR[`GTYE3_CHANNEL__RX_DFELPM_KLKH_AGC_STUP_EN] = RX_DFELPM_KLKH_AGC_STUP_EN;
  ATTR[`GTYE3_CHANNEL__RX_DFE_AGC_CFG0] = RX_DFE_AGC_CFG0;
  ATTR[`GTYE3_CHANNEL__RX_DFE_AGC_CFG1] = RX_DFE_AGC_CFG1;
  ATTR[`GTYE3_CHANNEL__RX_DFE_KL_LPM_KH_CFG0] = RX_DFE_KL_LPM_KH_CFG0;
  ATTR[`GTYE3_CHANNEL__RX_DFE_KL_LPM_KH_CFG1] = RX_DFE_KL_LPM_KH_CFG1;
  ATTR[`GTYE3_CHANNEL__RX_DFE_KL_LPM_KL_CFG0] = RX_DFE_KL_LPM_KL_CFG0;
  ATTR[`GTYE3_CHANNEL__RX_DFE_KL_LPM_KL_CFG1] = RX_DFE_KL_LPM_KL_CFG1;
  ATTR[`GTYE3_CHANNEL__RX_DFE_LPM_HOLD_DURING_EIDLE] = RX_DFE_LPM_HOLD_DURING_EIDLE;
  ATTR[`GTYE3_CHANNEL__RX_DISPERR_SEQ_MATCH] = RX_DISPERR_SEQ_MATCH;
  ATTR[`GTYE3_CHANNEL__RX_DIV2_MODE_B] = RX_DIV2_MODE_B;
  ATTR[`GTYE3_CHANNEL__RX_DIVRESET_TIME] = RX_DIVRESET_TIME;
  ATTR[`GTYE3_CHANNEL__RX_EN_CTLE_RCAL_B] = RX_EN_CTLE_RCAL_B;
  ATTR[`GTYE3_CHANNEL__RX_EN_HI_LR] = RX_EN_HI_LR;
  ATTR[`GTYE3_CHANNEL__RX_EXT_RL_CTRL] = RX_EXT_RL_CTRL;
  ATTR[`GTYE3_CHANNEL__RX_EYESCAN_VS_CODE] = RX_EYESCAN_VS_CODE;
  ATTR[`GTYE3_CHANNEL__RX_EYESCAN_VS_NEG_DIR] = RX_EYESCAN_VS_NEG_DIR;
  ATTR[`GTYE3_CHANNEL__RX_EYESCAN_VS_RANGE] = RX_EYESCAN_VS_RANGE;
  ATTR[`GTYE3_CHANNEL__RX_EYESCAN_VS_UT_SIGN] = RX_EYESCAN_VS_UT_SIGN;
  ATTR[`GTYE3_CHANNEL__RX_FABINT_USRCLK_FLOP] = RX_FABINT_USRCLK_FLOP;
  ATTR[`GTYE3_CHANNEL__RX_INT_DATAWIDTH] = RX_INT_DATAWIDTH;
  ATTR[`GTYE3_CHANNEL__RX_PMA_POWER_SAVE] = RX_PMA_POWER_SAVE;
  ATTR[`GTYE3_CHANNEL__RX_PROGDIV_CFG] = $realtobits(RX_PROGDIV_CFG);
  ATTR[`GTYE3_CHANNEL__RX_PROGDIV_RATE] = RX_PROGDIV_RATE;
  ATTR[`GTYE3_CHANNEL__RX_RESLOAD_CTRL] = RX_RESLOAD_CTRL;
  ATTR[`GTYE3_CHANNEL__RX_RESLOAD_OVRD] = RX_RESLOAD_OVRD;
  ATTR[`GTYE3_CHANNEL__RX_SAMPLE_PERIOD] = RX_SAMPLE_PERIOD;
  ATTR[`GTYE3_CHANNEL__RX_SIG_VALID_DLY] = RX_SIG_VALID_DLY;
  ATTR[`GTYE3_CHANNEL__RX_SUM_DFETAPREP_EN] = RX_SUM_DFETAPREP_EN;
  ATTR[`GTYE3_CHANNEL__RX_SUM_IREF_TUNE] = RX_SUM_IREF_TUNE;
  ATTR[`GTYE3_CHANNEL__RX_SUM_VCMTUNE] = RX_SUM_VCMTUNE;
  ATTR[`GTYE3_CHANNEL__RX_SUM_VCM_OVWR] = RX_SUM_VCM_OVWR;
  ATTR[`GTYE3_CHANNEL__RX_SUM_VREF_TUNE] = RX_SUM_VREF_TUNE;
  ATTR[`GTYE3_CHANNEL__RX_TUNE_AFE_OS] = RX_TUNE_AFE_OS;
  ATTR[`GTYE3_CHANNEL__RX_VREG_CTRL] = RX_VREG_CTRL;
  ATTR[`GTYE3_CHANNEL__RX_VREG_PDB] = RX_VREG_PDB;
  ATTR[`GTYE3_CHANNEL__RX_WIDEMODE_CDR] = RX_WIDEMODE_CDR;
  ATTR[`GTYE3_CHANNEL__RX_XCLK_SEL] = RX_XCLK_SEL;
  ATTR[`GTYE3_CHANNEL__RX_XMODE_SEL] = RX_XMODE_SEL;
  ATTR[`GTYE3_CHANNEL__SAS_MAX_COM] = SAS_MAX_COM;
  ATTR[`GTYE3_CHANNEL__SAS_MIN_COM] = SAS_MIN_COM;
  ATTR[`GTYE3_CHANNEL__SATA_BURST_SEQ_LEN] = SATA_BURST_SEQ_LEN;
  ATTR[`GTYE3_CHANNEL__SATA_BURST_VAL] = SATA_BURST_VAL;
  ATTR[`GTYE3_CHANNEL__SATA_CPLL_CFG] = SATA_CPLL_CFG;
  ATTR[`GTYE3_CHANNEL__SATA_EIDLE_VAL] = SATA_EIDLE_VAL;
  ATTR[`GTYE3_CHANNEL__SATA_MAX_BURST] = SATA_MAX_BURST;
  ATTR[`GTYE3_CHANNEL__SATA_MAX_INIT] = SATA_MAX_INIT;
  ATTR[`GTYE3_CHANNEL__SATA_MAX_WAKE] = SATA_MAX_WAKE;
  ATTR[`GTYE3_CHANNEL__SATA_MIN_BURST] = SATA_MIN_BURST;
  ATTR[`GTYE3_CHANNEL__SATA_MIN_INIT] = SATA_MIN_INIT;
  ATTR[`GTYE3_CHANNEL__SATA_MIN_WAKE] = SATA_MIN_WAKE;
  ATTR[`GTYE3_CHANNEL__SHOW_REALIGN_COMMA] = SHOW_REALIGN_COMMA;
  ATTR[`GTYE3_CHANNEL__SIM_CPLLREFCLK_SEL] = SIM_CPLLREFCLK_SEL;
  ATTR[`GTYE3_CHANNEL__SIM_RECEIVER_DETECT_PASS] = SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTYE3_CHANNEL__SIM_RESET_SPEEDUP] = SIM_RESET_SPEEDUP;
  ATTR[`GTYE3_CHANNEL__SIM_TX_EIDLE_DRIVE_LEVEL] = SIM_TX_EIDLE_DRIVE_LEVEL;
  ATTR[`GTYE3_CHANNEL__SIM_VERSION] = SIM_VERSION;
  ATTR[`GTYE3_CHANNEL__TAPDLY_SET_TX] = TAPDLY_SET_TX;
  ATTR[`GTYE3_CHANNEL__TEMPERATURE_PAR] = TEMPERATURE_PAR;
  ATTR[`GTYE3_CHANNEL__TERM_RCAL_CFG] = TERM_RCAL_CFG;
  ATTR[`GTYE3_CHANNEL__TERM_RCAL_OVRD] = TERM_RCAL_OVRD;
  ATTR[`GTYE3_CHANNEL__TRANS_TIME_RATE] = TRANS_TIME_RATE;
  ATTR[`GTYE3_CHANNEL__TST_RSV0] = TST_RSV0;
  ATTR[`GTYE3_CHANNEL__TST_RSV1] = TST_RSV1;
  ATTR[`GTYE3_CHANNEL__TXBUF_EN] = TXBUF_EN;
  ATTR[`GTYE3_CHANNEL__TXBUF_RESET_ON_RATE_CHANGE] = TXBUF_RESET_ON_RATE_CHANGE;
  ATTR[`GTYE3_CHANNEL__TXDLY_CFG] = TXDLY_CFG;
  ATTR[`GTYE3_CHANNEL__TXDLY_LCFG] = TXDLY_LCFG;
  ATTR[`GTYE3_CHANNEL__TXFIFO_ADDR_CFG] = TXFIFO_ADDR_CFG;
  ATTR[`GTYE3_CHANNEL__TXGBOX_FIFO_INIT_RD_ADDR] = TXGBOX_FIFO_INIT_RD_ADDR;
  ATTR[`GTYE3_CHANNEL__TXGEARBOX_EN] = TXGEARBOX_EN;
  ATTR[`GTYE3_CHANNEL__TXOUT_DIV] = TXOUT_DIV;
  ATTR[`GTYE3_CHANNEL__TXPCSRESET_TIME] = TXPCSRESET_TIME;
  ATTR[`GTYE3_CHANNEL__TXPHDLY_CFG0] = TXPHDLY_CFG0;
  ATTR[`GTYE3_CHANNEL__TXPHDLY_CFG1] = TXPHDLY_CFG1;
  ATTR[`GTYE3_CHANNEL__TXPH_CFG2] = TXPH_CFG2;
  ATTR[`GTYE3_CHANNEL__TXPH_CFG] = TXPH_CFG;
  ATTR[`GTYE3_CHANNEL__TXPH_MONITOR_SEL] = TXPH_MONITOR_SEL;
  ATTR[`GTYE3_CHANNEL__TXPI_CFG0] = TXPI_CFG0;
  ATTR[`GTYE3_CHANNEL__TXPI_CFG1] = TXPI_CFG1;
  ATTR[`GTYE3_CHANNEL__TXPI_CFG2] = TXPI_CFG2;
  ATTR[`GTYE3_CHANNEL__TXPI_CFG3] = TXPI_CFG3;
  ATTR[`GTYE3_CHANNEL__TXPI_CFG4] = TXPI_CFG4;
  ATTR[`GTYE3_CHANNEL__TXPI_CFG5] = TXPI_CFG5;
  ATTR[`GTYE3_CHANNEL__TXPI_GRAY_SEL] = TXPI_GRAY_SEL;
  ATTR[`GTYE3_CHANNEL__TXPI_INVSTROBE_SEL] = TXPI_INVSTROBE_SEL;
  ATTR[`GTYE3_CHANNEL__TXPI_LPM] = TXPI_LPM;
  ATTR[`GTYE3_CHANNEL__TXPI_PPMCLK_SEL] = TXPI_PPMCLK_SEL;
  ATTR[`GTYE3_CHANNEL__TXPI_PPM_CFG] = TXPI_PPM_CFG;
  ATTR[`GTYE3_CHANNEL__TXPI_RSV0] = TXPI_RSV0;
  ATTR[`GTYE3_CHANNEL__TXPI_SYNFREQ_PPM] = TXPI_SYNFREQ_PPM;
  ATTR[`GTYE3_CHANNEL__TXPI_VREFSEL] = TXPI_VREFSEL;
  ATTR[`GTYE3_CHANNEL__TXPMARESET_TIME] = TXPMARESET_TIME;
  ATTR[`GTYE3_CHANNEL__TXSYNC_MULTILANE] = TXSYNC_MULTILANE;
  ATTR[`GTYE3_CHANNEL__TXSYNC_OVRD] = TXSYNC_OVRD;
  ATTR[`GTYE3_CHANNEL__TXSYNC_SKIP_DA] = TXSYNC_SKIP_DA;
  ATTR[`GTYE3_CHANNEL__TX_CLK25_DIV] = TX_CLK25_DIV;
  ATTR[`GTYE3_CHANNEL__TX_CLKMUX_EN] = TX_CLKMUX_EN;
  ATTR[`GTYE3_CHANNEL__TX_CLKREG_PDB] = TX_CLKREG_PDB;
  ATTR[`GTYE3_CHANNEL__TX_CLKREG_SET] = TX_CLKREG_SET;
  ATTR[`GTYE3_CHANNEL__TX_DATA_WIDTH] = TX_DATA_WIDTH;
  ATTR[`GTYE3_CHANNEL__TX_DCD_CFG] = TX_DCD_CFG;
  ATTR[`GTYE3_CHANNEL__TX_DCD_EN] = TX_DCD_EN;
  ATTR[`GTYE3_CHANNEL__TX_DEEMPH0] = TX_DEEMPH0;
  ATTR[`GTYE3_CHANNEL__TX_DEEMPH1] = TX_DEEMPH1;
  ATTR[`GTYE3_CHANNEL__TX_DIVRESET_TIME] = TX_DIVRESET_TIME;
  ATTR[`GTYE3_CHANNEL__TX_DRIVE_MODE] = TX_DRIVE_MODE;
  ATTR[`GTYE3_CHANNEL__TX_DRVMUX_CTRL] = TX_DRVMUX_CTRL;
  ATTR[`GTYE3_CHANNEL__TX_EIDLE_ASSERT_DELAY] = TX_EIDLE_ASSERT_DELAY;
  ATTR[`GTYE3_CHANNEL__TX_EIDLE_DEASSERT_DELAY] = TX_EIDLE_DEASSERT_DELAY;
  ATTR[`GTYE3_CHANNEL__TX_EML_PHI_TUNE] = TX_EML_PHI_TUNE;
  ATTR[`GTYE3_CHANNEL__TX_FABINT_USRCLK_FLOP] = TX_FABINT_USRCLK_FLOP;
  ATTR[`GTYE3_CHANNEL__TX_FIFO_BYP_EN] = TX_FIFO_BYP_EN;
  ATTR[`GTYE3_CHANNEL__TX_IDLE_DATA_ZERO] = TX_IDLE_DATA_ZERO;
  ATTR[`GTYE3_CHANNEL__TX_INT_DATAWIDTH] = TX_INT_DATAWIDTH;
  ATTR[`GTYE3_CHANNEL__TX_LOOPBACK_DRIVE_HIZ] = TX_LOOPBACK_DRIVE_HIZ;
  ATTR[`GTYE3_CHANNEL__TX_MAINCURSOR_SEL] = TX_MAINCURSOR_SEL;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_0] = TX_MARGIN_FULL_0;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_1] = TX_MARGIN_FULL_1;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_2] = TX_MARGIN_FULL_2;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_3] = TX_MARGIN_FULL_3;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_4] = TX_MARGIN_FULL_4;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_0] = TX_MARGIN_LOW_0;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_1] = TX_MARGIN_LOW_1;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_2] = TX_MARGIN_LOW_2;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_3] = TX_MARGIN_LOW_3;
  ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_4] = TX_MARGIN_LOW_4;
  ATTR[`GTYE3_CHANNEL__TX_MODE_SEL] = TX_MODE_SEL;
  ATTR[`GTYE3_CHANNEL__TX_PHICAL_CFG0] = TX_PHICAL_CFG0;
  ATTR[`GTYE3_CHANNEL__TX_PHICAL_CFG1] = TX_PHICAL_CFG1;
  ATTR[`GTYE3_CHANNEL__TX_PHICAL_CFG2] = TX_PHICAL_CFG2;
  ATTR[`GTYE3_CHANNEL__TX_PI_BIASSET] = TX_PI_BIASSET;
  ATTR[`GTYE3_CHANNEL__TX_PI_CFG0] = TX_PI_CFG0;
  ATTR[`GTYE3_CHANNEL__TX_PI_CFG1] = TX_PI_CFG1;
  ATTR[`GTYE3_CHANNEL__TX_PI_DIV2_MODE_B] = TX_PI_DIV2_MODE_B;
  ATTR[`GTYE3_CHANNEL__TX_PI_SEL_QPLL0] = TX_PI_SEL_QPLL0;
  ATTR[`GTYE3_CHANNEL__TX_PI_SEL_QPLL1] = TX_PI_SEL_QPLL1;
  ATTR[`GTYE3_CHANNEL__TX_PMADATA_OPT] = TX_PMADATA_OPT;
  ATTR[`GTYE3_CHANNEL__TX_PMA_POWER_SAVE] = TX_PMA_POWER_SAVE;
  ATTR[`GTYE3_CHANNEL__TX_PREDRV_CTRL] = TX_PREDRV_CTRL;
  ATTR[`GTYE3_CHANNEL__TX_PROGCLK_SEL] = TX_PROGCLK_SEL;
  ATTR[`GTYE3_CHANNEL__TX_PROGDIV_CFG] = $realtobits(TX_PROGDIV_CFG);
  ATTR[`GTYE3_CHANNEL__TX_PROGDIV_RATE] = TX_PROGDIV_RATE;
  ATTR[`GTYE3_CHANNEL__TX_RXDETECT_CFG] = TX_RXDETECT_CFG;
  ATTR[`GTYE3_CHANNEL__TX_RXDETECT_REF] = TX_RXDETECT_REF;
  ATTR[`GTYE3_CHANNEL__TX_SAMPLE_PERIOD] = TX_SAMPLE_PERIOD;
  ATTR[`GTYE3_CHANNEL__TX_SARC_LPBK_ENB] = TX_SARC_LPBK_ENB;
  ATTR[`GTYE3_CHANNEL__TX_XCLK_SEL] = TX_XCLK_SEL;
  ATTR[`GTYE3_CHANNEL__USE_PCS_CLK_PHASE_SEL] = USE_PCS_CLK_PHASE_SEL;
end

always @(trig_attr) begin
  ACJTAG_DEBUG_MODE_REG = ATTR[`GTYE3_CHANNEL__ACJTAG_DEBUG_MODE];
  ACJTAG_MODE_REG = ATTR[`GTYE3_CHANNEL__ACJTAG_MODE];
  ACJTAG_RESET_REG = ATTR[`GTYE3_CHANNEL__ACJTAG_RESET];
  ADAPT_CFG0_REG = ATTR[`GTYE3_CHANNEL__ADAPT_CFG0];
  ADAPT_CFG1_REG = ATTR[`GTYE3_CHANNEL__ADAPT_CFG1];
  ADAPT_CFG2_REG = ATTR[`GTYE3_CHANNEL__ADAPT_CFG2];
  ALIGN_COMMA_DOUBLE_REG = ATTR[`GTYE3_CHANNEL__ALIGN_COMMA_DOUBLE];
  ALIGN_COMMA_ENABLE_REG = ATTR[`GTYE3_CHANNEL__ALIGN_COMMA_ENABLE];
  ALIGN_COMMA_WORD_REG = ATTR[`GTYE3_CHANNEL__ALIGN_COMMA_WORD];
  ALIGN_MCOMMA_DET_REG = ATTR[`GTYE3_CHANNEL__ALIGN_MCOMMA_DET];
  ALIGN_MCOMMA_VALUE_REG = ATTR[`GTYE3_CHANNEL__ALIGN_MCOMMA_VALUE];
  ALIGN_PCOMMA_DET_REG = ATTR[`GTYE3_CHANNEL__ALIGN_PCOMMA_DET];
  ALIGN_PCOMMA_VALUE_REG = ATTR[`GTYE3_CHANNEL__ALIGN_PCOMMA_VALUE];
  AUTO_BW_SEL_BYPASS_REG = ATTR[`GTYE3_CHANNEL__AUTO_BW_SEL_BYPASS];
  A_RXOSCALRESET_REG = ATTR[`GTYE3_CHANNEL__A_RXOSCALRESET];
  A_RXPROGDIVRESET_REG = ATTR[`GTYE3_CHANNEL__A_RXPROGDIVRESET];
  A_TXDIFFCTRL_REG = ATTR[`GTYE3_CHANNEL__A_TXDIFFCTRL];
  A_TXPROGDIVRESET_REG = ATTR[`GTYE3_CHANNEL__A_TXPROGDIVRESET];
  CAPBYPASS_FORCE_REG = ATTR[`GTYE3_CHANNEL__CAPBYPASS_FORCE];
  CBCC_DATA_SOURCE_SEL_REG = ATTR[`GTYE3_CHANNEL__CBCC_DATA_SOURCE_SEL];
  CDR_SWAP_MODE_EN_REG = ATTR[`GTYE3_CHANNEL__CDR_SWAP_MODE_EN];
  CHAN_BOND_KEEP_ALIGN_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_KEEP_ALIGN];
  CHAN_BOND_MAX_SKEW_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_MAX_SKEW];
  CHAN_BOND_SEQ_1_1_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_1];
  CHAN_BOND_SEQ_1_2_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_2];
  CHAN_BOND_SEQ_1_3_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_3];
  CHAN_BOND_SEQ_1_4_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_4];
  CHAN_BOND_SEQ_1_ENABLE_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_1_ENABLE];
  CHAN_BOND_SEQ_2_1_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_1];
  CHAN_BOND_SEQ_2_2_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_2];
  CHAN_BOND_SEQ_2_3_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_3];
  CHAN_BOND_SEQ_2_4_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_4];
  CHAN_BOND_SEQ_2_ENABLE_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_ENABLE];
  CHAN_BOND_SEQ_2_USE_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_2_USE];
  CHAN_BOND_SEQ_LEN_REG = ATTR[`GTYE3_CHANNEL__CHAN_BOND_SEQ_LEN];
  CH_HSPMUX_REG = ATTR[`GTYE3_CHANNEL__CH_HSPMUX];
  CKCAL1_CFG_0_REG = ATTR[`GTYE3_CHANNEL__CKCAL1_CFG_0];
  CKCAL1_CFG_1_REG = ATTR[`GTYE3_CHANNEL__CKCAL1_CFG_1];
  CKCAL1_CFG_2_REG = ATTR[`GTYE3_CHANNEL__CKCAL1_CFG_2];
  CKCAL1_CFG_3_REG = ATTR[`GTYE3_CHANNEL__CKCAL1_CFG_3];
  CKCAL2_CFG_0_REG = ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_0];
  CKCAL2_CFG_1_REG = ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_1];
  CKCAL2_CFG_2_REG = ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_2];
  CKCAL2_CFG_3_REG = ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_3];
  CKCAL2_CFG_4_REG = ATTR[`GTYE3_CHANNEL__CKCAL2_CFG_4];
  CKCAL_RSVD0_REG = ATTR[`GTYE3_CHANNEL__CKCAL_RSVD0];
  CKCAL_RSVD1_REG = ATTR[`GTYE3_CHANNEL__CKCAL_RSVD1];
  CLK_CORRECT_USE_REG = ATTR[`GTYE3_CHANNEL__CLK_CORRECT_USE];
  CLK_COR_KEEP_IDLE_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_KEEP_IDLE];
  CLK_COR_MAX_LAT_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_MAX_LAT];
  CLK_COR_MIN_LAT_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_MIN_LAT];
  CLK_COR_PRECEDENCE_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_PRECEDENCE];
  CLK_COR_REPEAT_WAIT_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_REPEAT_WAIT];
  CLK_COR_SEQ_1_1_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_1];
  CLK_COR_SEQ_1_2_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_2];
  CLK_COR_SEQ_1_3_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_3];
  CLK_COR_SEQ_1_4_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_4];
  CLK_COR_SEQ_1_ENABLE_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_1_ENABLE];
  CLK_COR_SEQ_2_1_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_1];
  CLK_COR_SEQ_2_2_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_2];
  CLK_COR_SEQ_2_3_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_3];
  CLK_COR_SEQ_2_4_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_4];
  CLK_COR_SEQ_2_ENABLE_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_ENABLE];
  CLK_COR_SEQ_2_USE_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_2_USE];
  CLK_COR_SEQ_LEN_REG = ATTR[`GTYE3_CHANNEL__CLK_COR_SEQ_LEN];
  CPLL_CFG0_REG = ATTR[`GTYE3_CHANNEL__CPLL_CFG0];
  CPLL_CFG1_REG = ATTR[`GTYE3_CHANNEL__CPLL_CFG1];
  CPLL_CFG2_REG = ATTR[`GTYE3_CHANNEL__CPLL_CFG2];
  CPLL_CFG3_REG = ATTR[`GTYE3_CHANNEL__CPLL_CFG3];
  CPLL_FBDIV_45_REG = ATTR[`GTYE3_CHANNEL__CPLL_FBDIV_45];
  CPLL_FBDIV_REG = ATTR[`GTYE3_CHANNEL__CPLL_FBDIV];
  CPLL_INIT_CFG0_REG = ATTR[`GTYE3_CHANNEL__CPLL_INIT_CFG0];
  CPLL_INIT_CFG1_REG = ATTR[`GTYE3_CHANNEL__CPLL_INIT_CFG1];
  CPLL_LOCK_CFG_REG = ATTR[`GTYE3_CHANNEL__CPLL_LOCK_CFG];
  CPLL_REFCLK_DIV_REG = ATTR[`GTYE3_CHANNEL__CPLL_REFCLK_DIV];
  CTLE3_OCAP_EXT_CTRL_REG = ATTR[`GTYE3_CHANNEL__CTLE3_OCAP_EXT_CTRL];
  CTLE3_OCAP_EXT_EN_REG = ATTR[`GTYE3_CHANNEL__CTLE3_OCAP_EXT_EN];
  DDI_CTRL_REG = ATTR[`GTYE3_CHANNEL__DDI_CTRL];
  DDI_REALIGN_WAIT_REG = ATTR[`GTYE3_CHANNEL__DDI_REALIGN_WAIT];
  DEC_MCOMMA_DETECT_REG = ATTR[`GTYE3_CHANNEL__DEC_MCOMMA_DETECT];
  DEC_PCOMMA_DETECT_REG = ATTR[`GTYE3_CHANNEL__DEC_PCOMMA_DETECT];
  DEC_VALID_COMMA_ONLY_REG = ATTR[`GTYE3_CHANNEL__DEC_VALID_COMMA_ONLY];
  DFE_D_X_REL_POS_REG = ATTR[`GTYE3_CHANNEL__DFE_D_X_REL_POS];
  DFE_VCM_COMP_EN_REG = ATTR[`GTYE3_CHANNEL__DFE_VCM_COMP_EN];
  DMONITOR_CFG0_REG = ATTR[`GTYE3_CHANNEL__DMONITOR_CFG0];
  DMONITOR_CFG1_REG = ATTR[`GTYE3_CHANNEL__DMONITOR_CFG1];
  ES_CLK_PHASE_SEL_REG = ATTR[`GTYE3_CHANNEL__ES_CLK_PHASE_SEL];
  ES_CONTROL_REG = ATTR[`GTYE3_CHANNEL__ES_CONTROL];
  ES_ERRDET_EN_REG = ATTR[`GTYE3_CHANNEL__ES_ERRDET_EN];
  ES_EYE_SCAN_EN_REG = ATTR[`GTYE3_CHANNEL__ES_EYE_SCAN_EN];
  ES_HORZ_OFFSET_REG = ATTR[`GTYE3_CHANNEL__ES_HORZ_OFFSET];
  ES_PMA_CFG_REG = ATTR[`GTYE3_CHANNEL__ES_PMA_CFG];
  ES_PRESCALE_REG = ATTR[`GTYE3_CHANNEL__ES_PRESCALE];
  ES_QUALIFIER0_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER0];
  ES_QUALIFIER1_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER1];
  ES_QUALIFIER2_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER2];
  ES_QUALIFIER3_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER3];
  ES_QUALIFIER4_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER4];
  ES_QUALIFIER5_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER5];
  ES_QUALIFIER6_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER6];
  ES_QUALIFIER7_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER7];
  ES_QUALIFIER8_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER8];
  ES_QUALIFIER9_REG = ATTR[`GTYE3_CHANNEL__ES_QUALIFIER9];
  ES_QUAL_MASK0_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK0];
  ES_QUAL_MASK1_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK1];
  ES_QUAL_MASK2_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK2];
  ES_QUAL_MASK3_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK3];
  ES_QUAL_MASK4_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK4];
  ES_QUAL_MASK5_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK5];
  ES_QUAL_MASK6_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK6];
  ES_QUAL_MASK7_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK7];
  ES_QUAL_MASK8_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK8];
  ES_QUAL_MASK9_REG = ATTR[`GTYE3_CHANNEL__ES_QUAL_MASK9];
  ES_SDATA_MASK0_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK0];
  ES_SDATA_MASK1_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK1];
  ES_SDATA_MASK2_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK2];
  ES_SDATA_MASK3_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK3];
  ES_SDATA_MASK4_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK4];
  ES_SDATA_MASK5_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK5];
  ES_SDATA_MASK6_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK6];
  ES_SDATA_MASK7_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK7];
  ES_SDATA_MASK8_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK8];
  ES_SDATA_MASK9_REG = ATTR[`GTYE3_CHANNEL__ES_SDATA_MASK9];
  EVODD_PHI_CFG_REG = ATTR[`GTYE3_CHANNEL__EVODD_PHI_CFG];
  EYE_SCAN_SWAP_EN_REG = ATTR[`GTYE3_CHANNEL__EYE_SCAN_SWAP_EN];
  FTS_DESKEW_SEQ_ENABLE_REG = ATTR[`GTYE3_CHANNEL__FTS_DESKEW_SEQ_ENABLE];
  FTS_LANE_DESKEW_CFG_REG = ATTR[`GTYE3_CHANNEL__FTS_LANE_DESKEW_CFG];
  FTS_LANE_DESKEW_EN_REG = ATTR[`GTYE3_CHANNEL__FTS_LANE_DESKEW_EN];
  GEARBOX_MODE_REG = ATTR[`GTYE3_CHANNEL__GEARBOX_MODE];
  GM_BIAS_SELECT_REG = ATTR[`GTYE3_CHANNEL__GM_BIAS_SELECT];
  ISCAN_CK_PH_SEL2_REG = ATTR[`GTYE3_CHANNEL__ISCAN_CK_PH_SEL2];
  LOCAL_MASTER_REG = ATTR[`GTYE3_CHANNEL__LOCAL_MASTER];
  LOOP0_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP0_CFG];
  LOOP10_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP10_CFG];
  LOOP11_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP11_CFG];
  LOOP12_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP12_CFG];
  LOOP13_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP13_CFG];
  LOOP1_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP1_CFG];
  LOOP2_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP2_CFG];
  LOOP3_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP3_CFG];
  LOOP4_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP4_CFG];
  LOOP5_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP5_CFG];
  LOOP6_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP6_CFG];
  LOOP7_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP7_CFG];
  LOOP8_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP8_CFG];
  LOOP9_CFG_REG = ATTR[`GTYE3_CHANNEL__LOOP9_CFG];
  LPBK_BIAS_CTRL_REG = ATTR[`GTYE3_CHANNEL__LPBK_BIAS_CTRL];
  LPBK_EN_RCAL_B_REG = ATTR[`GTYE3_CHANNEL__LPBK_EN_RCAL_B];
  LPBK_EXT_RCAL_REG = ATTR[`GTYE3_CHANNEL__LPBK_EXT_RCAL];
  LPBK_RG_CTRL_REG = ATTR[`GTYE3_CHANNEL__LPBK_RG_CTRL];
  OOBDIVCTL_REG = ATTR[`GTYE3_CHANNEL__OOBDIVCTL];
  OOB_PWRUP_REG = ATTR[`GTYE3_CHANNEL__OOB_PWRUP];
  PCI3_AUTO_REALIGN_REG = ATTR[`GTYE3_CHANNEL__PCI3_AUTO_REALIGN];
  PCI3_PIPE_RX_ELECIDLE_REG = ATTR[`GTYE3_CHANNEL__PCI3_PIPE_RX_ELECIDLE];
  PCI3_RX_ASYNC_EBUF_BYPASS_REG = ATTR[`GTYE3_CHANNEL__PCI3_RX_ASYNC_EBUF_BYPASS];
  PCI3_RX_ELECIDLE_EI2_ENABLE_REG = ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_EI2_ENABLE];
  PCI3_RX_ELECIDLE_H2L_COUNT_REG = ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_H2L_COUNT];
  PCI3_RX_ELECIDLE_H2L_DISABLE_REG = ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_H2L_DISABLE];
  PCI3_RX_ELECIDLE_HI_COUNT_REG = ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_HI_COUNT];
  PCI3_RX_ELECIDLE_LP4_DISABLE_REG = ATTR[`GTYE3_CHANNEL__PCI3_RX_ELECIDLE_LP4_DISABLE];
  PCI3_RX_FIFO_DISABLE_REG = ATTR[`GTYE3_CHANNEL__PCI3_RX_FIFO_DISABLE];
  PCIE_BUFG_DIV_CTRL_REG = ATTR[`GTYE3_CHANNEL__PCIE_BUFG_DIV_CTRL];
  PCIE_RXPCS_CFG_GEN3_REG = ATTR[`GTYE3_CHANNEL__PCIE_RXPCS_CFG_GEN3];
  PCIE_RXPMA_CFG_REG = ATTR[`GTYE3_CHANNEL__PCIE_RXPMA_CFG];
  PCIE_TXPCS_CFG_GEN3_REG = ATTR[`GTYE3_CHANNEL__PCIE_TXPCS_CFG_GEN3];
  PCIE_TXPMA_CFG_REG = ATTR[`GTYE3_CHANNEL__PCIE_TXPMA_CFG];
  PCS_PCIE_EN_REG = ATTR[`GTYE3_CHANNEL__PCS_PCIE_EN];
  PCS_RSVD0_REG = ATTR[`GTYE3_CHANNEL__PCS_RSVD0];
  PCS_RSVD1_REG = ATTR[`GTYE3_CHANNEL__PCS_RSVD1];
  PD_TRANS_TIME_FROM_P2_REG = ATTR[`GTYE3_CHANNEL__PD_TRANS_TIME_FROM_P2];
  PD_TRANS_TIME_NONE_P2_REG = ATTR[`GTYE3_CHANNEL__PD_TRANS_TIME_NONE_P2];
  PD_TRANS_TIME_TO_P2_REG = ATTR[`GTYE3_CHANNEL__PD_TRANS_TIME_TO_P2];
  PLL_SEL_MODE_GEN12_REG = ATTR[`GTYE3_CHANNEL__PLL_SEL_MODE_GEN12];
  PLL_SEL_MODE_GEN3_REG = ATTR[`GTYE3_CHANNEL__PLL_SEL_MODE_GEN3];
  PMA_RSV0_REG = ATTR[`GTYE3_CHANNEL__PMA_RSV0];
  PMA_RSV1_REG = ATTR[`GTYE3_CHANNEL__PMA_RSV1];
  PREIQ_FREQ_BST_REG = ATTR[`GTYE3_CHANNEL__PREIQ_FREQ_BST];
  PROCESS_PAR_REG = ATTR[`GTYE3_CHANNEL__PROCESS_PAR];
  RATE_SW_USE_DRP_REG = ATTR[`GTYE3_CHANNEL__RATE_SW_USE_DRP];
  RESET_POWERSAVE_DISABLE_REG = ATTR[`GTYE3_CHANNEL__RESET_POWERSAVE_DISABLE];
  RXBUFRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__RXBUFRESET_TIME];
  RXBUF_ADDR_MODE_REG = ATTR[`GTYE3_CHANNEL__RXBUF_ADDR_MODE];
  RXBUF_EIDLE_HI_CNT_REG = ATTR[`GTYE3_CHANNEL__RXBUF_EIDLE_HI_CNT];
  RXBUF_EIDLE_LO_CNT_REG = ATTR[`GTYE3_CHANNEL__RXBUF_EIDLE_LO_CNT];
  RXBUF_EN_REG = ATTR[`GTYE3_CHANNEL__RXBUF_EN];
  RXBUF_RESET_ON_CB_CHANGE_REG = ATTR[`GTYE3_CHANNEL__RXBUF_RESET_ON_CB_CHANGE];
  RXBUF_RESET_ON_COMMAALIGN_REG = ATTR[`GTYE3_CHANNEL__RXBUF_RESET_ON_COMMAALIGN];
  RXBUF_RESET_ON_EIDLE_REG = ATTR[`GTYE3_CHANNEL__RXBUF_RESET_ON_EIDLE];
  RXBUF_RESET_ON_RATE_CHANGE_REG = ATTR[`GTYE3_CHANNEL__RXBUF_RESET_ON_RATE_CHANGE];
  RXBUF_THRESH_OVFLW_REG = ATTR[`GTYE3_CHANNEL__RXBUF_THRESH_OVFLW];
  RXBUF_THRESH_OVRD_REG = ATTR[`GTYE3_CHANNEL__RXBUF_THRESH_OVRD];
  RXBUF_THRESH_UNDFLW_REG = ATTR[`GTYE3_CHANNEL__RXBUF_THRESH_UNDFLW];
  RXCDRFREQRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__RXCDRFREQRESET_TIME];
  RXCDRPHRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__RXCDRPHRESET_TIME];
  RXCDR_CFG0_GEN3_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG0_GEN3];
  RXCDR_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG0];
  RXCDR_CFG1_GEN3_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG1_GEN3];
  RXCDR_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG1];
  RXCDR_CFG2_GEN3_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG2_GEN3];
  RXCDR_CFG2_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG2];
  RXCDR_CFG3_GEN3_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG3_GEN3];
  RXCDR_CFG3_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG3];
  RXCDR_CFG4_GEN3_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG4_GEN3];
  RXCDR_CFG4_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG4];
  RXCDR_CFG5_GEN3_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG5_GEN3];
  RXCDR_CFG5_REG = ATTR[`GTYE3_CHANNEL__RXCDR_CFG5];
  RXCDR_FR_RESET_ON_EIDLE_REG = ATTR[`GTYE3_CHANNEL__RXCDR_FR_RESET_ON_EIDLE];
  RXCDR_HOLD_DURING_EIDLE_REG = ATTR[`GTYE3_CHANNEL__RXCDR_HOLD_DURING_EIDLE];
  RXCDR_LOCK_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXCDR_LOCK_CFG0];
  RXCDR_LOCK_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXCDR_LOCK_CFG1];
  RXCDR_LOCK_CFG2_REG = ATTR[`GTYE3_CHANNEL__RXCDR_LOCK_CFG2];
  RXCDR_LOCK_CFG3_REG = ATTR[`GTYE3_CHANNEL__RXCDR_LOCK_CFG3];
  RXCDR_PH_RESET_ON_EIDLE_REG = ATTR[`GTYE3_CHANNEL__RXCDR_PH_RESET_ON_EIDLE];
  RXCFOKDONE_SRC_REG = ATTR[`GTYE3_CHANNEL__RXCFOKDONE_SRC];
  RXCFOK_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXCFOK_CFG0];
  RXCFOK_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXCFOK_CFG1];
  RXCFOK_CFG2_REG = ATTR[`GTYE3_CHANNEL__RXCFOK_CFG2];
  RXDFELPMRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__RXDFELPMRESET_TIME];
  RXDFELPM_KL_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFELPM_KL_CFG0];
  RXDFELPM_KL_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFELPM_KL_CFG1];
  RXDFELPM_KL_CFG2_REG = ATTR[`GTYE3_CHANNEL__RXDFELPM_KL_CFG2];
  RXDFE_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_CFG0];
  RXDFE_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_CFG1];
  RXDFE_GC_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_GC_CFG0];
  RXDFE_GC_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_GC_CFG1];
  RXDFE_GC_CFG2_REG = ATTR[`GTYE3_CHANNEL__RXDFE_GC_CFG2];
  RXDFE_H2_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H2_CFG0];
  RXDFE_H2_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H2_CFG1];
  RXDFE_H3_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H3_CFG0];
  RXDFE_H3_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H3_CFG1];
  RXDFE_H4_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H4_CFG0];
  RXDFE_H4_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H4_CFG1];
  RXDFE_H5_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H5_CFG0];
  RXDFE_H5_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H5_CFG1];
  RXDFE_H6_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H6_CFG0];
  RXDFE_H6_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H6_CFG1];
  RXDFE_H7_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H7_CFG0];
  RXDFE_H7_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H7_CFG1];
  RXDFE_H8_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H8_CFG0];
  RXDFE_H8_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H8_CFG1];
  RXDFE_H9_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H9_CFG0];
  RXDFE_H9_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_H9_CFG1];
  RXDFE_HA_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HA_CFG0];
  RXDFE_HA_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HA_CFG1];
  RXDFE_HB_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HB_CFG0];
  RXDFE_HB_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HB_CFG1];
  RXDFE_HC_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HC_CFG0];
  RXDFE_HC_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HC_CFG1];
  RXDFE_HD_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HD_CFG0];
  RXDFE_HD_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HD_CFG1];
  RXDFE_HE_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HE_CFG0];
  RXDFE_HE_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HE_CFG1];
  RXDFE_HF_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HF_CFG0];
  RXDFE_HF_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_HF_CFG1];
  RXDFE_OS_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_OS_CFG0];
  RXDFE_OS_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_OS_CFG1];
  RXDFE_PWR_SAVING_REG = ATTR[`GTYE3_CHANNEL__RXDFE_PWR_SAVING];
  RXDFE_UT_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_UT_CFG0];
  RXDFE_UT_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_UT_CFG1];
  RXDFE_VP_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXDFE_VP_CFG0];
  RXDFE_VP_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXDFE_VP_CFG1];
  RXDLY_CFG_REG = ATTR[`GTYE3_CHANNEL__RXDLY_CFG];
  RXDLY_LCFG_REG = ATTR[`GTYE3_CHANNEL__RXDLY_LCFG];
  RXELECIDLE_CFG_REG = ATTR[`GTYE3_CHANNEL__RXELECIDLE_CFG];
  RXGBOX_FIFO_INIT_RD_ADDR_REG = ATTR[`GTYE3_CHANNEL__RXGBOX_FIFO_INIT_RD_ADDR];
  RXGEARBOX_EN_REG = ATTR[`GTYE3_CHANNEL__RXGEARBOX_EN];
  RXISCANRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__RXISCANRESET_TIME];
  RXLPM_CFG_REG = ATTR[`GTYE3_CHANNEL__RXLPM_CFG];
  RXLPM_GC_CFG_REG = ATTR[`GTYE3_CHANNEL__RXLPM_GC_CFG];
  RXLPM_KH_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXLPM_KH_CFG0];
  RXLPM_KH_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXLPM_KH_CFG1];
  RXLPM_OS_CFG0_REG = ATTR[`GTYE3_CHANNEL__RXLPM_OS_CFG0];
  RXLPM_OS_CFG1_REG = ATTR[`GTYE3_CHANNEL__RXLPM_OS_CFG1];
  RXOOB_CFG_REG = ATTR[`GTYE3_CHANNEL__RXOOB_CFG];
  RXOOB_CLK_CFG_REG = ATTR[`GTYE3_CHANNEL__RXOOB_CLK_CFG];
  RXOSCALRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__RXOSCALRESET_TIME];
  RXOUT_DIV_REG = ATTR[`GTYE3_CHANNEL__RXOUT_DIV];
  RXPCSRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__RXPCSRESET_TIME];
  RXPHBEACON_CFG_REG = ATTR[`GTYE3_CHANNEL__RXPHBEACON_CFG];
  RXPHDLY_CFG_REG = ATTR[`GTYE3_CHANNEL__RXPHDLY_CFG];
  RXPHSAMP_CFG_REG = ATTR[`GTYE3_CHANNEL__RXPHSAMP_CFG];
  RXPHSLIP_CFG_REG = ATTR[`GTYE3_CHANNEL__RXPHSLIP_CFG];
  RXPH_MONITOR_SEL_REG = ATTR[`GTYE3_CHANNEL__RXPH_MONITOR_SEL];
  RXPI_AUTO_BW_SEL_BYPASS_REG = ATTR[`GTYE3_CHANNEL__RXPI_AUTO_BW_SEL_BYPASS];
  RXPI_CFG_REG = ATTR[`GTYE3_CHANNEL__RXPI_CFG];
  RXPI_LPM_REG = ATTR[`GTYE3_CHANNEL__RXPI_LPM];
  RXPI_RSV0_REG = ATTR[`GTYE3_CHANNEL__RXPI_RSV0];
  RXPI_SEL_LC_REG = ATTR[`GTYE3_CHANNEL__RXPI_SEL_LC];
  RXPI_STARTCODE_REG = ATTR[`GTYE3_CHANNEL__RXPI_STARTCODE];
  RXPI_VREFSEL_REG = ATTR[`GTYE3_CHANNEL__RXPI_VREFSEL];
  RXPMACLK_SEL_REG = ATTR[`GTYE3_CHANNEL__RXPMACLK_SEL];
  RXPMARESET_TIME_REG = ATTR[`GTYE3_CHANNEL__RXPMARESET_TIME];
  RXPRBS_ERR_LOOPBACK_REG = ATTR[`GTYE3_CHANNEL__RXPRBS_ERR_LOOPBACK];
  RXPRBS_LINKACQ_CNT_REG = ATTR[`GTYE3_CHANNEL__RXPRBS_LINKACQ_CNT];
  RXSLIDE_AUTO_WAIT_REG = ATTR[`GTYE3_CHANNEL__RXSLIDE_AUTO_WAIT];
  RXSLIDE_MODE_REG = ATTR[`GTYE3_CHANNEL__RXSLIDE_MODE];
  RXSYNC_MULTILANE_REG = ATTR[`GTYE3_CHANNEL__RXSYNC_MULTILANE];
  RXSYNC_OVRD_REG = ATTR[`GTYE3_CHANNEL__RXSYNC_OVRD];
  RXSYNC_SKIP_DA_REG = ATTR[`GTYE3_CHANNEL__RXSYNC_SKIP_DA];
  RX_AFE_CM_EN_REG = ATTR[`GTYE3_CHANNEL__RX_AFE_CM_EN];
  RX_BIAS_CFG0_REG = ATTR[`GTYE3_CHANNEL__RX_BIAS_CFG0];
  RX_BUFFER_CFG_REG = ATTR[`GTYE3_CHANNEL__RX_BUFFER_CFG];
  RX_CAPFF_SARC_ENB_REG = ATTR[`GTYE3_CHANNEL__RX_CAPFF_SARC_ENB];
  RX_CLK25_DIV_REG = ATTR[`GTYE3_CHANNEL__RX_CLK25_DIV];
  RX_CLKMUX_EN_REG = ATTR[`GTYE3_CHANNEL__RX_CLKMUX_EN];
  RX_CLK_SLIP_OVRD_REG = ATTR[`GTYE3_CHANNEL__RX_CLK_SLIP_OVRD];
  RX_CM_BUF_CFG_REG = ATTR[`GTYE3_CHANNEL__RX_CM_BUF_CFG];
  RX_CM_BUF_PD_REG = ATTR[`GTYE3_CHANNEL__RX_CM_BUF_PD];
  RX_CM_SEL_REG = ATTR[`GTYE3_CHANNEL__RX_CM_SEL];
  RX_CM_TRIM_REG = ATTR[`GTYE3_CHANNEL__RX_CM_TRIM];
  RX_CTLE1_KHKL_REG = ATTR[`GTYE3_CHANNEL__RX_CTLE1_KHKL];
  RX_CTLE2_KHKL_REG = ATTR[`GTYE3_CHANNEL__RX_CTLE2_KHKL];
  RX_CTLE3_AGC_REG = ATTR[`GTYE3_CHANNEL__RX_CTLE3_AGC];
  RX_DATA_WIDTH_REG = ATTR[`GTYE3_CHANNEL__RX_DATA_WIDTH];
  RX_DDI_SEL_REG = ATTR[`GTYE3_CHANNEL__RX_DDI_SEL];
  RX_DEFER_RESET_BUF_EN_REG = ATTR[`GTYE3_CHANNEL__RX_DEFER_RESET_BUF_EN];
  RX_DEGEN_CTRL_REG = ATTR[`GTYE3_CHANNEL__RX_DEGEN_CTRL];
  RX_DFELPM_CFG0_REG = ATTR[`GTYE3_CHANNEL__RX_DFELPM_CFG0];
  RX_DFELPM_CFG1_REG = ATTR[`GTYE3_CHANNEL__RX_DFELPM_CFG1];
  RX_DFELPM_KLKH_AGC_STUP_EN_REG = ATTR[`GTYE3_CHANNEL__RX_DFELPM_KLKH_AGC_STUP_EN];
  RX_DFE_AGC_CFG0_REG = ATTR[`GTYE3_CHANNEL__RX_DFE_AGC_CFG0];
  RX_DFE_AGC_CFG1_REG = ATTR[`GTYE3_CHANNEL__RX_DFE_AGC_CFG1];
  RX_DFE_KL_LPM_KH_CFG0_REG = ATTR[`GTYE3_CHANNEL__RX_DFE_KL_LPM_KH_CFG0];
  RX_DFE_KL_LPM_KH_CFG1_REG = ATTR[`GTYE3_CHANNEL__RX_DFE_KL_LPM_KH_CFG1];
  RX_DFE_KL_LPM_KL_CFG0_REG = ATTR[`GTYE3_CHANNEL__RX_DFE_KL_LPM_KL_CFG0];
  RX_DFE_KL_LPM_KL_CFG1_REG = ATTR[`GTYE3_CHANNEL__RX_DFE_KL_LPM_KL_CFG1];
  RX_DFE_LPM_HOLD_DURING_EIDLE_REG = ATTR[`GTYE3_CHANNEL__RX_DFE_LPM_HOLD_DURING_EIDLE];
  RX_DISPERR_SEQ_MATCH_REG = ATTR[`GTYE3_CHANNEL__RX_DISPERR_SEQ_MATCH];
  RX_DIV2_MODE_B_REG = ATTR[`GTYE3_CHANNEL__RX_DIV2_MODE_B];
  RX_DIVRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__RX_DIVRESET_TIME];
  RX_EN_CTLE_RCAL_B_REG = ATTR[`GTYE3_CHANNEL__RX_EN_CTLE_RCAL_B];
  RX_EN_HI_LR_REG = ATTR[`GTYE3_CHANNEL__RX_EN_HI_LR];
  RX_EXT_RL_CTRL_REG = ATTR[`GTYE3_CHANNEL__RX_EXT_RL_CTRL];
  RX_EYESCAN_VS_CODE_REG = ATTR[`GTYE3_CHANNEL__RX_EYESCAN_VS_CODE];
  RX_EYESCAN_VS_NEG_DIR_REG = ATTR[`GTYE3_CHANNEL__RX_EYESCAN_VS_NEG_DIR];
  RX_EYESCAN_VS_RANGE_REG = ATTR[`GTYE3_CHANNEL__RX_EYESCAN_VS_RANGE];
  RX_EYESCAN_VS_UT_SIGN_REG = ATTR[`GTYE3_CHANNEL__RX_EYESCAN_VS_UT_SIGN];
  RX_FABINT_USRCLK_FLOP_REG = ATTR[`GTYE3_CHANNEL__RX_FABINT_USRCLK_FLOP];
  RX_INT_DATAWIDTH_REG = ATTR[`GTYE3_CHANNEL__RX_INT_DATAWIDTH];
  RX_PMA_POWER_SAVE_REG = ATTR[`GTYE3_CHANNEL__RX_PMA_POWER_SAVE];
  RX_PROGDIV_CFG_REG = $bitstoreal(ATTR[`GTYE3_CHANNEL__RX_PROGDIV_CFG]);
  RX_PROGDIV_RATE_REG = ATTR[`GTYE3_CHANNEL__RX_PROGDIV_RATE];
  RX_RESLOAD_CTRL_REG = ATTR[`GTYE3_CHANNEL__RX_RESLOAD_CTRL];
  RX_RESLOAD_OVRD_REG = ATTR[`GTYE3_CHANNEL__RX_RESLOAD_OVRD];
  RX_SAMPLE_PERIOD_REG = ATTR[`GTYE3_CHANNEL__RX_SAMPLE_PERIOD];
  RX_SIG_VALID_DLY_REG = ATTR[`GTYE3_CHANNEL__RX_SIG_VALID_DLY];
  RX_SUM_DFETAPREP_EN_REG = ATTR[`GTYE3_CHANNEL__RX_SUM_DFETAPREP_EN];
  RX_SUM_IREF_TUNE_REG = ATTR[`GTYE3_CHANNEL__RX_SUM_IREF_TUNE];
  RX_SUM_VCMTUNE_REG = ATTR[`GTYE3_CHANNEL__RX_SUM_VCMTUNE];
  RX_SUM_VCM_OVWR_REG = ATTR[`GTYE3_CHANNEL__RX_SUM_VCM_OVWR];
  RX_SUM_VREF_TUNE_REG = ATTR[`GTYE3_CHANNEL__RX_SUM_VREF_TUNE];
  RX_TUNE_AFE_OS_REG = ATTR[`GTYE3_CHANNEL__RX_TUNE_AFE_OS];
  RX_VREG_CTRL_REG = ATTR[`GTYE3_CHANNEL__RX_VREG_CTRL];
  RX_VREG_PDB_REG = ATTR[`GTYE3_CHANNEL__RX_VREG_PDB];
  RX_WIDEMODE_CDR_REG = ATTR[`GTYE3_CHANNEL__RX_WIDEMODE_CDR];
  RX_XCLK_SEL_REG = ATTR[`GTYE3_CHANNEL__RX_XCLK_SEL];
  RX_XMODE_SEL_REG = ATTR[`GTYE3_CHANNEL__RX_XMODE_SEL];
  SAS_MAX_COM_REG = ATTR[`GTYE3_CHANNEL__SAS_MAX_COM];
  SAS_MIN_COM_REG = ATTR[`GTYE3_CHANNEL__SAS_MIN_COM];
  SATA_BURST_SEQ_LEN_REG = ATTR[`GTYE3_CHANNEL__SATA_BURST_SEQ_LEN];
  SATA_BURST_VAL_REG = ATTR[`GTYE3_CHANNEL__SATA_BURST_VAL];
  SATA_CPLL_CFG_REG = ATTR[`GTYE3_CHANNEL__SATA_CPLL_CFG];
  SATA_EIDLE_VAL_REG = ATTR[`GTYE3_CHANNEL__SATA_EIDLE_VAL];
  SATA_MAX_BURST_REG = ATTR[`GTYE3_CHANNEL__SATA_MAX_BURST];
  SATA_MAX_INIT_REG = ATTR[`GTYE3_CHANNEL__SATA_MAX_INIT];
  SATA_MAX_WAKE_REG = ATTR[`GTYE3_CHANNEL__SATA_MAX_WAKE];
  SATA_MIN_BURST_REG = ATTR[`GTYE3_CHANNEL__SATA_MIN_BURST];
  SATA_MIN_INIT_REG = ATTR[`GTYE3_CHANNEL__SATA_MIN_INIT];
  SATA_MIN_WAKE_REG = ATTR[`GTYE3_CHANNEL__SATA_MIN_WAKE];
  SHOW_REALIGN_COMMA_REG = ATTR[`GTYE3_CHANNEL__SHOW_REALIGN_COMMA];
  SIM_CPLLREFCLK_SEL_REG = ATTR[`GTYE3_CHANNEL__SIM_CPLLREFCLK_SEL];
  SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTYE3_CHANNEL__SIM_RECEIVER_DETECT_PASS];
  SIM_RESET_SPEEDUP_REG = ATTR[`GTYE3_CHANNEL__SIM_RESET_SPEEDUP];
  SIM_TX_EIDLE_DRIVE_LEVEL_REG = ATTR[`GTYE3_CHANNEL__SIM_TX_EIDLE_DRIVE_LEVEL];
  SIM_VERSION_REG = ATTR[`GTYE3_CHANNEL__SIM_VERSION];
  TAPDLY_SET_TX_REG = ATTR[`GTYE3_CHANNEL__TAPDLY_SET_TX];
  TEMPERATURE_PAR_REG = ATTR[`GTYE3_CHANNEL__TEMPERATURE_PAR];
  TERM_RCAL_CFG_REG = ATTR[`GTYE3_CHANNEL__TERM_RCAL_CFG];
  TERM_RCAL_OVRD_REG = ATTR[`GTYE3_CHANNEL__TERM_RCAL_OVRD];
  TRANS_TIME_RATE_REG = ATTR[`GTYE3_CHANNEL__TRANS_TIME_RATE];
  TST_RSV0_REG = ATTR[`GTYE3_CHANNEL__TST_RSV0];
  TST_RSV1_REG = ATTR[`GTYE3_CHANNEL__TST_RSV1];
  TXBUF_EN_REG = ATTR[`GTYE3_CHANNEL__TXBUF_EN];
  TXBUF_RESET_ON_RATE_CHANGE_REG = ATTR[`GTYE3_CHANNEL__TXBUF_RESET_ON_RATE_CHANGE];
  TXDLY_CFG_REG = ATTR[`GTYE3_CHANNEL__TXDLY_CFG];
  TXDLY_LCFG_REG = ATTR[`GTYE3_CHANNEL__TXDLY_LCFG];
  TXFIFO_ADDR_CFG_REG = ATTR[`GTYE3_CHANNEL__TXFIFO_ADDR_CFG];
  TXGBOX_FIFO_INIT_RD_ADDR_REG = ATTR[`GTYE3_CHANNEL__TXGBOX_FIFO_INIT_RD_ADDR];
  TXGEARBOX_EN_REG = ATTR[`GTYE3_CHANNEL__TXGEARBOX_EN];
  TXOUT_DIV_REG = ATTR[`GTYE3_CHANNEL__TXOUT_DIV];
  TXPCSRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__TXPCSRESET_TIME];
  TXPHDLY_CFG0_REG = ATTR[`GTYE3_CHANNEL__TXPHDLY_CFG0];
  TXPHDLY_CFG1_REG = ATTR[`GTYE3_CHANNEL__TXPHDLY_CFG1];
  TXPH_CFG2_REG = ATTR[`GTYE3_CHANNEL__TXPH_CFG2];
  TXPH_CFG_REG = ATTR[`GTYE3_CHANNEL__TXPH_CFG];
  TXPH_MONITOR_SEL_REG = ATTR[`GTYE3_CHANNEL__TXPH_MONITOR_SEL];
  TXPI_CFG0_REG = ATTR[`GTYE3_CHANNEL__TXPI_CFG0];
  TXPI_CFG1_REG = ATTR[`GTYE3_CHANNEL__TXPI_CFG1];
  TXPI_CFG2_REG = ATTR[`GTYE3_CHANNEL__TXPI_CFG2];
  TXPI_CFG3_REG = ATTR[`GTYE3_CHANNEL__TXPI_CFG3];
  TXPI_CFG4_REG = ATTR[`GTYE3_CHANNEL__TXPI_CFG4];
  TXPI_CFG5_REG = ATTR[`GTYE3_CHANNEL__TXPI_CFG5];
  TXPI_GRAY_SEL_REG = ATTR[`GTYE3_CHANNEL__TXPI_GRAY_SEL];
  TXPI_INVSTROBE_SEL_REG = ATTR[`GTYE3_CHANNEL__TXPI_INVSTROBE_SEL];
  TXPI_LPM_REG = ATTR[`GTYE3_CHANNEL__TXPI_LPM];
  TXPI_PPMCLK_SEL_REG = ATTR[`GTYE3_CHANNEL__TXPI_PPMCLK_SEL];
  TXPI_PPM_CFG_REG = ATTR[`GTYE3_CHANNEL__TXPI_PPM_CFG];
  TXPI_RSV0_REG = ATTR[`GTYE3_CHANNEL__TXPI_RSV0];
  TXPI_SYNFREQ_PPM_REG = ATTR[`GTYE3_CHANNEL__TXPI_SYNFREQ_PPM];
  TXPI_VREFSEL_REG = ATTR[`GTYE3_CHANNEL__TXPI_VREFSEL];
  TXPMARESET_TIME_REG = ATTR[`GTYE3_CHANNEL__TXPMARESET_TIME];
  TXSYNC_MULTILANE_REG = ATTR[`GTYE3_CHANNEL__TXSYNC_MULTILANE];
  TXSYNC_OVRD_REG = ATTR[`GTYE3_CHANNEL__TXSYNC_OVRD];
  TXSYNC_SKIP_DA_REG = ATTR[`GTYE3_CHANNEL__TXSYNC_SKIP_DA];
  TX_CLK25_DIV_REG = ATTR[`GTYE3_CHANNEL__TX_CLK25_DIV];
  TX_CLKMUX_EN_REG = ATTR[`GTYE3_CHANNEL__TX_CLKMUX_EN];
  TX_CLKREG_PDB_REG = ATTR[`GTYE3_CHANNEL__TX_CLKREG_PDB];
  TX_CLKREG_SET_REG = ATTR[`GTYE3_CHANNEL__TX_CLKREG_SET];
  TX_DATA_WIDTH_REG = ATTR[`GTYE3_CHANNEL__TX_DATA_WIDTH];
  TX_DCD_CFG_REG = ATTR[`GTYE3_CHANNEL__TX_DCD_CFG];
  TX_DCD_EN_REG = ATTR[`GTYE3_CHANNEL__TX_DCD_EN];
  TX_DEEMPH0_REG = ATTR[`GTYE3_CHANNEL__TX_DEEMPH0];
  TX_DEEMPH1_REG = ATTR[`GTYE3_CHANNEL__TX_DEEMPH1];
  TX_DIVRESET_TIME_REG = ATTR[`GTYE3_CHANNEL__TX_DIVRESET_TIME];
  TX_DRIVE_MODE_REG = ATTR[`GTYE3_CHANNEL__TX_DRIVE_MODE];
  TX_DRVMUX_CTRL_REG = ATTR[`GTYE3_CHANNEL__TX_DRVMUX_CTRL];
  TX_EIDLE_ASSERT_DELAY_REG = ATTR[`GTYE3_CHANNEL__TX_EIDLE_ASSERT_DELAY];
  TX_EIDLE_DEASSERT_DELAY_REG = ATTR[`GTYE3_CHANNEL__TX_EIDLE_DEASSERT_DELAY];
  TX_EML_PHI_TUNE_REG = ATTR[`GTYE3_CHANNEL__TX_EML_PHI_TUNE];
  TX_FABINT_USRCLK_FLOP_REG = ATTR[`GTYE3_CHANNEL__TX_FABINT_USRCLK_FLOP];
  TX_FIFO_BYP_EN_REG = ATTR[`GTYE3_CHANNEL__TX_FIFO_BYP_EN];
  TX_IDLE_DATA_ZERO_REG = ATTR[`GTYE3_CHANNEL__TX_IDLE_DATA_ZERO];
  TX_INT_DATAWIDTH_REG = ATTR[`GTYE3_CHANNEL__TX_INT_DATAWIDTH];
  TX_LOOPBACK_DRIVE_HIZ_REG = ATTR[`GTYE3_CHANNEL__TX_LOOPBACK_DRIVE_HIZ];
  TX_MAINCURSOR_SEL_REG = ATTR[`GTYE3_CHANNEL__TX_MAINCURSOR_SEL];
  TX_MARGIN_FULL_0_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_0];
  TX_MARGIN_FULL_1_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_1];
  TX_MARGIN_FULL_2_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_2];
  TX_MARGIN_FULL_3_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_3];
  TX_MARGIN_FULL_4_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_FULL_4];
  TX_MARGIN_LOW_0_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_0];
  TX_MARGIN_LOW_1_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_1];
  TX_MARGIN_LOW_2_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_2];
  TX_MARGIN_LOW_3_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_3];
  TX_MARGIN_LOW_4_REG = ATTR[`GTYE3_CHANNEL__TX_MARGIN_LOW_4];
  TX_MODE_SEL_REG = ATTR[`GTYE3_CHANNEL__TX_MODE_SEL];
  TX_PHICAL_CFG0_REG = ATTR[`GTYE3_CHANNEL__TX_PHICAL_CFG0];
  TX_PHICAL_CFG1_REG = ATTR[`GTYE3_CHANNEL__TX_PHICAL_CFG1];
  TX_PHICAL_CFG2_REG = ATTR[`GTYE3_CHANNEL__TX_PHICAL_CFG2];
  TX_PI_BIASSET_REG = ATTR[`GTYE3_CHANNEL__TX_PI_BIASSET];
  TX_PI_CFG0_REG = ATTR[`GTYE3_CHANNEL__TX_PI_CFG0];
  TX_PI_CFG1_REG = ATTR[`GTYE3_CHANNEL__TX_PI_CFG1];
  TX_PI_DIV2_MODE_B_REG = ATTR[`GTYE3_CHANNEL__TX_PI_DIV2_MODE_B];
  TX_PI_SEL_QPLL0_REG = ATTR[`GTYE3_CHANNEL__TX_PI_SEL_QPLL0];
  TX_PI_SEL_QPLL1_REG = ATTR[`GTYE3_CHANNEL__TX_PI_SEL_QPLL1];
  TX_PMADATA_OPT_REG = ATTR[`GTYE3_CHANNEL__TX_PMADATA_OPT];
  TX_PMA_POWER_SAVE_REG = ATTR[`GTYE3_CHANNEL__TX_PMA_POWER_SAVE];
  TX_PREDRV_CTRL_REG = ATTR[`GTYE3_CHANNEL__TX_PREDRV_CTRL];
  TX_PROGCLK_SEL_REG = ATTR[`GTYE3_CHANNEL__TX_PROGCLK_SEL];
  TX_PROGDIV_CFG_REG = $bitstoreal(ATTR[`GTYE3_CHANNEL__TX_PROGDIV_CFG]);
  TX_PROGDIV_RATE_REG = ATTR[`GTYE3_CHANNEL__TX_PROGDIV_RATE];
  TX_RXDETECT_CFG_REG = ATTR[`GTYE3_CHANNEL__TX_RXDETECT_CFG];
  TX_RXDETECT_REF_REG = ATTR[`GTYE3_CHANNEL__TX_RXDETECT_REF];
  TX_SAMPLE_PERIOD_REG = ATTR[`GTYE3_CHANNEL__TX_SAMPLE_PERIOD];
  TX_SARC_LPBK_ENB_REG = ATTR[`GTYE3_CHANNEL__TX_SARC_LPBK_ENB];
  TX_XCLK_SEL_REG = ATTR[`GTYE3_CHANNEL__TX_XCLK_SEL];
  USE_PCS_CLK_PHASE_SEL_REG = ATTR[`GTYE3_CHANNEL__USE_PCS_CLK_PHASE_SEL];
end

// procedures to override, read attribute values

task write_attr;
  input  [`GTYE3_CHANNEL_ADDR_SZ-1:0] addr;
  input  [`GTYE3_CHANNEL_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`GTYE3_CHANNEL_DATA_SZ-1:0] read_attr;
  input  [`GTYE3_CHANNEL_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
    trig_attr = ~trig_attr;
  end
endtask
