Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Fri Nov  8 17:17:39 2019
| Host             : cuckoo running 64-bit CentOS release 6.9 (Final)
| Command          : report_power -file HDMI_Top_power_routed.rpt -pb HDMI_Top_power_summary_routed.pb -rpx HDMI_Top_power_routed.rpx
| Design           : HDMI_Top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.494        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.381        |
| Device Static (W)        | 0.113        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.3         |
| Junction Temperature (C) | 30.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |       16 |       --- |             --- |
| Slice Logic              |     0.014 |     8562 |       --- |             --- |
|   LUT as Logic           |     0.013 |     4228 |     53200 |            7.95 |
|   CARRY4                 |    <0.001 |      498 |     13300 |            3.74 |
|   Register               |    <0.001 |     2429 |    106400 |            2.28 |
|   LUT as Shift Register  |    <0.001 |       26 |     17400 |            0.15 |
|   F7/F8 Muxes            |    <0.001 |       20 |     53200 |            0.04 |
|   LUT as Distributed RAM |    <0.001 |        4 |     17400 |            0.02 |
|   Others                 |     0.000 |      141 |       --- |             --- |
| Signals                  |     0.015 |     6419 |       --- |             --- |
| Block RAM                |     0.017 |     24.5 |       140 |           17.50 |
| MMCM                     |     0.191 |        2 |         4 |           50.00 |
| DSPs                     |     0.007 |       26 |       220 |           11.82 |
| I/O                      |     0.132 |        9 |       125 |            7.20 |
| Static Power             |     0.113 |          |           |                 |
| Total                    |     0.494 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.067 |       0.057 |      0.009 |
| Vccaux    |       1.800 |     0.117 |       0.106 |      0.011 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------------------------------+-----------------+
| Clock                | Domain                                                    | Constraint (ns) |
+----------------------+-----------------------------------------------------------+-----------------+
| CLKFBIN              | rgb2dvi_1/U0/ClockGenInternal.ClockGenX/CLKFBIN           |            40.0 |
| CLKFBIN_1            | rgb2dvi_1/U0/ClockGenInternal.ClockGenX/CLKFBIN           |            40.0 |
| FeedbackClkOut       | rgb2dvi_1/U0/ClockGenInternal.ClockGenX/FeedbackClkOut    |            40.0 |
| FeedbackClkOut_1     | rgb2dvi_1/U0/ClockGenInternal.ClockGenX/FeedbackClkOut    |            40.0 |
| PixelClkIO           | rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg_0 |            40.0 |
| PixelClkIO_1         | rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg_0 |            40.0 |
| PixelClkInX5         | rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5      |             8.0 |
| PixelClkInX5_1       | rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5      |             8.0 |
| clk_out1_clk_wiz_0   | instance_name/inst/clk_out1_clk_wiz_0                     |            40.0 |
| clk_out1_clk_wiz_0_1 | instance_name/inst/clk_out1_clk_wiz_0                     |            40.0 |
| clkfbout_clk_wiz_0   | instance_name/inst/clkfbout_clk_wiz_0                     |             8.0 |
| clkfbout_clk_wiz_0_1 | instance_name/inst/clkfbout_clk_wiz_0                     |             8.0 |
| sys_clk_pin          | sysclk                                                    |             8.0 |
| sysclk               | sysclk                                                    |             8.0 |
+----------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| HDMI_Top                             |     0.381 |
|   instance_name                      |     0.107 |
|     inst                             |     0.107 |
|   lsd_0                              |     0.029 |
|     atan_0                           |     0.001 |
|     dly_0                            |     0.001 |
|       delay_use_fifo.fifo_0          |     0.001 |
|     gau_0                            |     0.003 |
|       stp_0                          |     0.003 |
|     ram_0                            |     0.007 |
|     stp_0                            |     0.001 |
|     stp_1                            |     0.006 |
|   lsd_1                              |     0.026 |
|     dly_0                            |     0.001 |
|       delay_use_fifo.fifo_0          |     0.001 |
|     gau_0                            |     0.003 |
|       stp_0                          |     0.002 |
|     ram_0                            |     0.007 |
|     stp_0                            |     0.001 |
|     stp_1                            |     0.005 |
|   rgb2dvi_1                          |     0.218 |
|     U0                               |     0.218 |
|       ClockGenInternal.ClockGenX     |     0.085 |
|       ClockSerializer                |     0.033 |
|       DataEncoders[0].DataSerializer |     0.033 |
|       DataEncoders[1].DataSerializer |     0.033 |
|       DataEncoders[2].DataSerializer |     0.033 |
+--------------------------------------+-----------+


