xst -intstyle ise -ifn "C:/AllLab/Lab9/ALU_8bit.xst" -ofn "C:/AllLab/Lab9/ALU_8bit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-tqg144-3 ALU_8bit.ngc ALU_8bit.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ALU_8bit_map.ncd ALU_8bit.ngd ALU_8bit.pcf 
par -w -intstyle ise -ol high -mt off ALU_8bit_map.ncd ALU_8bit.ncd ALU_8bit.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml ALU_8bit.twx ALU_8bit.ncd -o ALU_8bit.twr ALU_8bit.pcf 
vhdtdtfi -lib work C:/AllLab/Lab9/ALU_8bit.v -lang verilog -prj Lab9 -o ALU_8bit.spl -module ALU_8bit -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 ALU_8bit.spl C:/AllLab/Lab9/ALU_8bit.sym 
