#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023a0c1ee7a0 .scope module, "MC_CPU_tb" "MC_CPU_tb" 2 2;
 .timescale -9 -12;
v0000023a0c62e400_0 .var "clk", 0 0;
v0000023a0c62ea40_0 .var/i "i", 31 0;
v0000023a0c62ec20_0 .var "reset", 0 0;
S_0000023a0c1eec80 .scope module, "mc_cpu" "MC_CPU" 2 7, 3 2 0, S_0000023a0c1ee7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000023a0c5b05a0 .functor BUFZ 32, L_0000023a0c68c140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c5b01b0 .functor BUFZ 32, L_0000023a0c68c320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c5b08b0 .functor BUFZ 3, v0000023a0c1eded0_0, C4<000>, C4<000>, C4<000>;
L_0000023a0c5b0530 .functor BUFZ 6, v0000023a0c1ed9d0_0, C4<000000>, C4<000000>, C4<000000>;
L_0000023a0c5b0bc0 .functor BUFZ 32, L_0000023a0c68cb40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c5b0220 .functor BUFZ 32, v0000023a0c61aff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c5b0840 .functor BUFZ 1, L_0000023a0c62ddc0, C4<0>, C4<0>, C4<0>;
L_0000023a0c5b0290 .functor BUFZ 1, v0000023a0c6170a0_0, C4<0>, C4<0>, C4<0>;
L_0000023a0c5b0c30 .functor BUFZ 32, v0000023a0c1ec990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c5b0610 .functor BUFZ 1, v0000023a0c615ca0_0, C4<0>, C4<0>, C4<0>;
L_0000023a0c5b0d80 .functor BUFZ 5, v0000023a0c19d260_0, C4<00000>, C4<00000>, C4<00000>;
L_0000023a0c5b06f0 .functor BUFZ 5, v0000023a0c19e480_0, C4<00000>, C4<00000>, C4<00000>;
L_0000023a0c1cc690 .functor BUFZ 1, L_0000023a0c62daa0, C4<0>, C4<0>, C4<0>;
L_0000023a0c1cbeb0 .functor BUFZ 32, v0000023a0c61b450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c1cbe40 .functor BUFZ 32, v0000023a0c61a2d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c1cbf20 .functor BUFZ 1, L_0000023a0c62e720, C4<0>, C4<0>, C4<0>;
L_0000023a0c5b07d0 .functor BUFZ 32, v0000023a0c61b450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68f350 .functor BUFZ 32, v0000023a0c1edc50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68f9e0 .functor BUFZ 1, v0000023a0c616ba0_0, C4<0>, C4<0>, C4<0>;
L_0000023a0c68fb30 .functor BUFZ 32, v0000023a0c1edc50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68f660 .functor BUFZ 32, v0000023a0c6181b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68fac0 .functor BUFZ 2, v0000023a0c616ec0_0, C4<00>, C4<00>, C4<00>;
L_0000023a0c68f510 .functor BUFZ 32, v0000023a0c1ed570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68f820 .functor BUFZ 32, v0000023a0c1edc50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68fba0 .functor BUFZ 2, L_0000023a0c62e860, C4<00>, C4<00>, C4<00>;
L_0000023a0c68fc10 .functor BUFZ 32, v0000023a0c61aff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68f6d0 .functor BUFZ 32, L_0000023a0c68e260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c690000 .functor BUFZ 32, L_0000023a0c68dfe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68f970 .functor BUFZ 32, L_0000023a0c68b2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68f580 .functor AND 1, L_0000023a0c62ee00, v0000023a0c1ecdf0_0, C4<1>, C4<1>;
L_0000023a0c68f2e0 .functor OR 1, L_0000023a0c62ed60, L_0000023a0c68f580, C4<0>, C4<0>;
L_0000023a0c68f5f0 .functor BUFZ 1, L_0000023a0c62dbe0, C4<0>, C4<0>, C4<0>;
L_0000023a0c68fd60 .functor BUFZ 32, L_0000023a0c68ca00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c690070 .functor BUFZ 5, L_0000023a0c62e0e0, C4<00000>, C4<00000>, C4<00000>;
L_0000023a0c6900e0 .functor BUFZ 5, v0000023a0c19c900_0, C4<00000>, C4<00000>, C4<00000>;
L_0000023a0c68fa50 .functor BUFZ 5, v0000023a0c19d260_0, C4<00000>, C4<00000>, C4<00000>;
L_0000023a0c68fc80 .functor BUFZ 26, v0000023a0c1ec850_0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0000023a0c68f740 .functor BUFZ 32, L_0000023a0c68e260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68fcf0 .functor BUFZ 16, v0000023a0c1eca30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000023a0c68fdd0 .functor BUFZ 32, L_0000023a0c68b380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68fe40 .functor BUFZ 32, L_0000023a0c68e800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68f900 .functor BUFZ 32, v0000023a0c1ed570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023a0c68feb0 .functor BUFZ 32, v0000023a0c1ec990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023a0c626620_0 .net "ALUCU_funct", 5 0, L_0000023a0c5b0530;  1 drivers
v0000023a0c6269e0_0 .net "ALUCtrl", 2 0, v0000023a0c1eded0_0;  1 drivers
v0000023a0c6278e0_0 .net "ALUOp", 1 0, L_0000023a0c62e900;  1 drivers
v0000023a0c627ac0_0 .net "ALUOut_in", 31 0, L_0000023a0c68f900;  1 drivers
v0000023a0c627b60_0 .net "ALUOut_out", 31 0, v0000023a0c1edc50_0;  1 drivers
v0000023a0c6273e0_0 .net "ALUSrcA", 0 0, L_0000023a0c62daa0;  1 drivers
v0000023a0c627c00_0 .net "ALUSrcB", 1 0, L_0000023a0c62e860;  1 drivers
v0000023a0c626a80_0 .net "ALU_a", 31 0, L_0000023a0c5b05a0;  1 drivers
v0000023a0c626580_0 .net "ALU_b", 31 0, L_0000023a0c5b01b0;  1 drivers
v0000023a0c6266c0_0 .net "ALU_c", 31 0, v0000023a0c1ed570_0;  1 drivers
v0000023a0c626760_0 .net "ALU_mod", 2 0, L_0000023a0c5b08b0;  1 drivers
v0000023a0c626800_0 .net "ALU_o", 0 0, v0000023a0c1edd90_0;  1 drivers
v0000023a0c6268a0_0 .net "ALU_z", 0 0, v0000023a0c1ecdf0_0;  1 drivers
v0000023a0c626b20_0 .net "A_in", 31 0, L_0000023a0c68fdd0;  1 drivers
v0000023a0c6272a0_0 .net "A_out", 31 0, v0000023a0c61a2d0_0;  1 drivers
v0000023a0c627340_0 .net "Addr26", 25 0, v0000023a0c1ec850_0;  1 drivers
v0000023a0c62ca60_0 .net "B_in", 31 0, L_0000023a0c68fe40;  1 drivers
v0000023a0c62b7a0_0 .net "B_out", 31 0, v0000023a0c61aff0_0;  1 drivers
v0000023a0c62bb60_0 .net "DM_Addr", 31 0, L_0000023a0c5b0bc0;  1 drivers
v0000023a0c62da00_0 .net "DM_R", 0 0, L_0000023a0c5b0840;  1 drivers
v0000023a0c62cd80_0 .net "DM_R_data", 31 0, v0000023a0c1ec990_0;  1 drivers
v0000023a0c62bde0_0 .net "DM_W", 0 0, L_0000023a0c5b0290;  1 drivers
v0000023a0c62c4c0_0 .net "DM_W_data", 31 0, L_0000023a0c5b0220;  1 drivers
v0000023a0c62d6e0_0 .net "Func", 5 0, v0000023a0c1ed9d0_0;  1 drivers
v0000023a0c62c560_0 .net "IRWr", 0 0, v0000023a0c6155c0_0;  1 drivers
v0000023a0c62c100_0 .net "Imm16", 15 0, v0000023a0c1eca30_0;  1 drivers
v0000023a0c62c380_0 .net "Inst", 31 0, L_0000023a0c5b0c30;  1 drivers
v0000023a0c62c880_0 .net "IorD", 0 0, L_0000023a0c62e720;  1 drivers
v0000023a0c62d8c0_0 .net "MDR_in", 31 0, L_0000023a0c68feb0;  1 drivers
v0000023a0c62b700_0 .net "MDR_out", 31 0, v0000023a0c6181b0_0;  1 drivers
v0000023a0c62bd40_0 .net "MUX32_21_c", 0 0, L_0000023a0c1cc690;  1 drivers
v0000023a0c62c240_0 .net "MUX32_21_i0", 31 0, L_0000023a0c1cbeb0;  1 drivers
v0000023a0c62bfc0_0 .net "MUX32_21_i1", 31 0, L_0000023a0c1cbe40;  1 drivers
v0000023a0c62d3c0_0 .net "MUX32_21_out", 31 0, L_0000023a0c68c140;  1 drivers
v0000023a0c62d5a0_0 .net "MUX32_22_c", 0 0, L_0000023a0c1cbf20;  1 drivers
v0000023a0c62d1e0_0 .net "MUX32_22_i0", 31 0, L_0000023a0c5b07d0;  1 drivers
v0000023a0c62cc40_0 .net "MUX32_22_i1", 31 0, L_0000023a0c68f350;  1 drivers
v0000023a0c62b3e0_0 .net "MUX32_22_out", 31 0, L_0000023a0c68cb40;  1 drivers
v0000023a0c62bac0_0 .net "MUX32_23_c", 0 0, L_0000023a0c68f9e0;  1 drivers
v0000023a0c62d960_0 .net "MUX32_23_i0", 31 0, L_0000023a0c68fb30;  1 drivers
v0000023a0c62d780_0 .net "MUX32_23_i1", 31 0, L_0000023a0c68f660;  1 drivers
v0000023a0c62c920_0 .net "MUX32_23_out", 31 0, L_0000023a0c68ca00;  1 drivers
v0000023a0c62c1a0_0 .net "MUX32_41_c", 1 0, L_0000023a0c68fac0;  1 drivers
v0000023a0c62d140_0 .net "MUX32_41_i0", 31 0, L_0000023a0c68f510;  1 drivers
v0000023a0c62ce20_0 .net "MUX32_41_i1", 31 0, L_0000023a0c68f820;  1 drivers
v0000023a0c62b8e0_0 .net "MUX32_41_i2", 31 0, L_0000023a0c68e440;  1 drivers
o0000023a0c5cc708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023a0c62c2e0_0 .net "MUX32_41_i3", 31 0, o0000023a0c5cc708;  0 drivers
v0000023a0c62cce0_0 .net "MUX32_41_out", 31 0, L_0000023a0c68b2e0;  1 drivers
v0000023a0c62d500_0 .net "MUX32_42_c", 1 0, L_0000023a0c68fba0;  1 drivers
v0000023a0c62b520_0 .net "MUX32_42_i0", 31 0, L_0000023a0c68fc10;  1 drivers
L_0000023a0c633ec8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023a0c62d280_0 .net "MUX32_42_i1", 31 0, L_0000023a0c633ec8;  1 drivers
v0000023a0c62b480_0 .net "MUX32_42_i2", 31 0, L_0000023a0c68f6d0;  1 drivers
v0000023a0c62c9c0_0 .net "MUX32_42_i3", 31 0, L_0000023a0c690000;  1 drivers
v0000023a0c62c740_0 .net "MUX32_42_out", 31 0, L_0000023a0c68c320;  1 drivers
v0000023a0c62cb00_0 .net "MUX5_1_c", 0 0, L_0000023a0c5b0610;  1 drivers
v0000023a0c62be80_0 .net "MUX5_1_i0", 4 0, L_0000023a0c5b0d80;  1 drivers
v0000023a0c62cba0_0 .net "MUX5_1_i1", 4 0, L_0000023a0c5b06f0;  1 drivers
v0000023a0c62b5c0_0 .net "MUX5_1_out", 4 0, L_0000023a0c62e0e0;  1 drivers
v0000023a0c62c060_0 .net "MemRd", 0 0, L_0000023a0c62ddc0;  1 drivers
v0000023a0c62cec0_0 .net "MemWr", 0 0, v0000023a0c6170a0_0;  1 drivers
v0000023a0c62b340_0 .net "MemtoReg", 0 0, v0000023a0c616ba0_0;  1 drivers
v0000023a0c62b840_0 .net "OP_Code", 5 0, v0000023a0c1eda70_0;  1 drivers
v0000023a0c62b660_0 .net "PCSrc", 1 0, v0000023a0c616ec0_0;  1 drivers
v0000023a0c62cf60_0 .net "PCWr", 0 0, L_0000023a0c62ed60;  1 drivers
v0000023a0c62d460_0 .net "PCWrCond", 0 0, L_0000023a0c62ee00;  1 drivers
v0000023a0c62b2a0_0 .net "PC_W", 0 0, L_0000023a0c68f2e0;  1 drivers
v0000023a0c62d000_0 .net "PC_in", 31 0, L_0000023a0c68f970;  1 drivers
v0000023a0c62d0a0_0 .net "PC_out", 31 0, v0000023a0c61b450_0;  1 drivers
v0000023a0c62d320_0 .net "RF_R_Reg1", 4 0, L_0000023a0c6900e0;  1 drivers
v0000023a0c62bca0_0 .net "RF_R_Reg2", 4 0, L_0000023a0c68fa50;  1 drivers
v0000023a0c62c420_0 .net "RF_R_data1", 31 0, L_0000023a0c68b380;  1 drivers
v0000023a0c62d640_0 .net "RF_R_data2", 31 0, L_0000023a0c68e800;  1 drivers
v0000023a0c62b980_0 .net "RF_W", 0 0, L_0000023a0c68f5f0;  1 drivers
v0000023a0c62ba20_0 .net "RF_W_Reg", 4 0, L_0000023a0c690070;  1 drivers
v0000023a0c62d820_0 .net "RF_W_data", 31 0, L_0000023a0c68fd60;  1 drivers
v0000023a0c62bc00_0 .net "Rd", 4 0, v0000023a0c19e480_0;  1 drivers
v0000023a0c62bf20_0 .net "RegDst", 0 0, v0000023a0c615ca0_0;  1 drivers
v0000023a0c62c600_0 .net "RegWr", 0 0, L_0000023a0c62dbe0;  1 drivers
v0000023a0c62c6a0_0 .net "Rs", 4 0, v0000023a0c19c900_0;  1 drivers
v0000023a0c62c7e0_0 .net "Rt", 4 0, v0000023a0c19d260_0;  1 drivers
v0000023a0c62ef40_0 .net "SHL26_in", 25 0, L_0000023a0c68fc80;  1 drivers
v0000023a0c62eea0_0 .net "SHL26_out", 27 0, L_0000023a0c68ee40;  1 drivers
v0000023a0c62eae0_0 .net "SHL32_in", 31 0, L_0000023a0c68f740;  1 drivers
v0000023a0c62e360_0 .net "SHL32_out", 31 0, L_0000023a0c68dfe0;  1 drivers
v0000023a0c62e2c0_0 .net "Shamt", 4 0, v0000023a0c1dd7b0_0;  1 drivers
v0000023a0c62e4a0_0 .net "Sig16", 15 0, L_0000023a0c68fcf0;  1 drivers
v0000023a0c62efe0_0 .net "Sig32", 31 0, L_0000023a0c68e260;  1 drivers
v0000023a0c62ecc0_0 .net *"_ivl_49", 3 0, L_0000023a0c68e940;  1 drivers
v0000023a0c62f120_0 .net *"_ivl_50", 3 0, L_0000023a0c68ec60;  1 drivers
v0000023a0c62e7c0_0 .net *"_ivl_52", 27 0, L_0000023a0c68ed00;  1 drivers
v0000023a0c62dd20_0 .net *"_ivl_68", 0 0, L_0000023a0c68f580;  1 drivers
v0000023a0c62e220_0 .net "clk", 0 0, v0000023a0c62e400_0;  1 drivers
v0000023a0c62e040_0 .net "reset", 0 0, v0000023a0c62ec20_0;  1 drivers
L_0000023a0c68e940 .part v0000023a0c61b450_0, 28, 4;
L_0000023a0c68ec60 .concat [ 4 0 0 0], L_0000023a0c68e940;
L_0000023a0c68ed00 .concat [ 28 0 0 0], L_0000023a0c68ee40;
L_0000023a0c68e440 .concat [ 28 4 0 0], L_0000023a0c68ed00, L_0000023a0c68ec60;
S_0000023a0c1eee10 .scope module, "ALUOut" "TMPREG" 3 48, 4 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
v0000023a0c1edbb0_0 .net "D", 31 0, L_0000023a0c68f900;  alias, 1 drivers
v0000023a0c1edc50_0 .var "Q", 31 0;
v0000023a0c1ecfd0_0 .net "clk", 0 0, v0000023a0c62e400_0;  alias, 1 drivers
E_0000023a0c1c8030 .event posedge, v0000023a0c1ecfd0_0;
S_0000023a0c16c010 .scope module, "alu" "ALU" 3 32, 5 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
    .port_info 3 /INPUT 3 "mod";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
v0000023a0c1ed7f0_0 .net "a", 31 0, L_0000023a0c5b05a0;  alias, 1 drivers
v0000023a0c1ec2b0_0 .net "b", 31 0, L_0000023a0c5b01b0;  alias, 1 drivers
v0000023a0c1ecd50_0 .net "mod", 2 0, L_0000023a0c5b08b0;  alias, 1 drivers
v0000023a0c1ed570_0 .var "out", 31 0;
v0000023a0c1edd90_0 .var "overflow", 0 0;
v0000023a0c1ecdf0_0 .var "zero", 0 0;
E_0000023a0c1c85f0 .event anyedge, v0000023a0c1ecd50_0, v0000023a0c1ed7f0_0, v0000023a0c1ec2b0_0, v0000023a0c1ed570_0;
S_0000023a0c16c1a0 .scope module, "alucu" "ALUCU" 3 33, 6 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "ALUCtrl";
v0000023a0c1eded0_0 .var "ALUCtrl", 2 0;
v0000023a0c1ed070_0 .net "ALUOp", 1 0, L_0000023a0c62e900;  alias, 1 drivers
v0000023a0c1ed930_0 .net "funct", 5 0, L_0000023a0c5b0530;  alias, 1 drivers
E_0000023a0c1c8270 .event anyedge, v0000023a0c1ed070_0, v0000023a0c1ed930_0;
S_0000023a0c16c330 .scope module, "dm" "DM" 3 34, 7 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 1 "IorD";
    .port_info 3 /INPUT 32 "Addr";
    .port_info 4 /INPUT 32 "W_data";
    .port_info 5 /OUTPUT 32 "R_data";
v0000023a0c1ed110_0 .net "Addr", 31 0, L_0000023a0c5b0bc0;  alias, 1 drivers
v0000023a0c1ed390_0 .net "IorD", 0 0, L_0000023a0c62e720;  alias, 1 drivers
v0000023a0c1ec530_0 .net "R", 0 0, L_0000023a0c5b0840;  alias, 1 drivers
v0000023a0c1ec990_0 .var "R_data", 31 0;
v0000023a0c1ed430_0 .net "W", 0 0, L_0000023a0c5b0290;  alias, 1 drivers
v0000023a0c1edf70_0 .net "W_data", 31 0, L_0000023a0c5b0220;  alias, 1 drivers
v0000023a0c1ee010_0 .var/i "fd1", 31 0;
v0000023a0c1ec170_0 .var/i "i", 31 0;
v0000023a0c1ed610 .array "mem", 95 0, 7 0;
v0000023a0c1ed610_0 .array/port v0000023a0c1ed610, 0;
E_0000023a0c1c7f30/0 .event anyedge, v0000023a0c1ec530_0, v0000023a0c1ed390_0, v0000023a0c1ed110_0, v0000023a0c1ed610_0;
v0000023a0c1ed610_1 .array/port v0000023a0c1ed610, 1;
v0000023a0c1ed610_2 .array/port v0000023a0c1ed610, 2;
v0000023a0c1ed610_3 .array/port v0000023a0c1ed610, 3;
v0000023a0c1ed610_4 .array/port v0000023a0c1ed610, 4;
E_0000023a0c1c7f30/1 .event anyedge, v0000023a0c1ed610_1, v0000023a0c1ed610_2, v0000023a0c1ed610_3, v0000023a0c1ed610_4;
v0000023a0c1ed610_5 .array/port v0000023a0c1ed610, 5;
v0000023a0c1ed610_6 .array/port v0000023a0c1ed610, 6;
v0000023a0c1ed610_7 .array/port v0000023a0c1ed610, 7;
v0000023a0c1ed610_8 .array/port v0000023a0c1ed610, 8;
E_0000023a0c1c7f30/2 .event anyedge, v0000023a0c1ed610_5, v0000023a0c1ed610_6, v0000023a0c1ed610_7, v0000023a0c1ed610_8;
v0000023a0c1ed610_9 .array/port v0000023a0c1ed610, 9;
v0000023a0c1ed610_10 .array/port v0000023a0c1ed610, 10;
v0000023a0c1ed610_11 .array/port v0000023a0c1ed610, 11;
v0000023a0c1ed610_12 .array/port v0000023a0c1ed610, 12;
E_0000023a0c1c7f30/3 .event anyedge, v0000023a0c1ed610_9, v0000023a0c1ed610_10, v0000023a0c1ed610_11, v0000023a0c1ed610_12;
v0000023a0c1ed610_13 .array/port v0000023a0c1ed610, 13;
v0000023a0c1ed610_14 .array/port v0000023a0c1ed610, 14;
v0000023a0c1ed610_15 .array/port v0000023a0c1ed610, 15;
v0000023a0c1ed610_16 .array/port v0000023a0c1ed610, 16;
E_0000023a0c1c7f30/4 .event anyedge, v0000023a0c1ed610_13, v0000023a0c1ed610_14, v0000023a0c1ed610_15, v0000023a0c1ed610_16;
v0000023a0c1ed610_17 .array/port v0000023a0c1ed610, 17;
v0000023a0c1ed610_18 .array/port v0000023a0c1ed610, 18;
v0000023a0c1ed610_19 .array/port v0000023a0c1ed610, 19;
v0000023a0c1ed610_20 .array/port v0000023a0c1ed610, 20;
E_0000023a0c1c7f30/5 .event anyedge, v0000023a0c1ed610_17, v0000023a0c1ed610_18, v0000023a0c1ed610_19, v0000023a0c1ed610_20;
v0000023a0c1ed610_21 .array/port v0000023a0c1ed610, 21;
v0000023a0c1ed610_22 .array/port v0000023a0c1ed610, 22;
v0000023a0c1ed610_23 .array/port v0000023a0c1ed610, 23;
v0000023a0c1ed610_24 .array/port v0000023a0c1ed610, 24;
E_0000023a0c1c7f30/6 .event anyedge, v0000023a0c1ed610_21, v0000023a0c1ed610_22, v0000023a0c1ed610_23, v0000023a0c1ed610_24;
v0000023a0c1ed610_25 .array/port v0000023a0c1ed610, 25;
v0000023a0c1ed610_26 .array/port v0000023a0c1ed610, 26;
v0000023a0c1ed610_27 .array/port v0000023a0c1ed610, 27;
v0000023a0c1ed610_28 .array/port v0000023a0c1ed610, 28;
E_0000023a0c1c7f30/7 .event anyedge, v0000023a0c1ed610_25, v0000023a0c1ed610_26, v0000023a0c1ed610_27, v0000023a0c1ed610_28;
v0000023a0c1ed610_29 .array/port v0000023a0c1ed610, 29;
v0000023a0c1ed610_30 .array/port v0000023a0c1ed610, 30;
v0000023a0c1ed610_31 .array/port v0000023a0c1ed610, 31;
v0000023a0c1ed610_32 .array/port v0000023a0c1ed610, 32;
E_0000023a0c1c7f30/8 .event anyedge, v0000023a0c1ed610_29, v0000023a0c1ed610_30, v0000023a0c1ed610_31, v0000023a0c1ed610_32;
v0000023a0c1ed610_33 .array/port v0000023a0c1ed610, 33;
v0000023a0c1ed610_34 .array/port v0000023a0c1ed610, 34;
v0000023a0c1ed610_35 .array/port v0000023a0c1ed610, 35;
v0000023a0c1ed610_36 .array/port v0000023a0c1ed610, 36;
E_0000023a0c1c7f30/9 .event anyedge, v0000023a0c1ed610_33, v0000023a0c1ed610_34, v0000023a0c1ed610_35, v0000023a0c1ed610_36;
v0000023a0c1ed610_37 .array/port v0000023a0c1ed610, 37;
v0000023a0c1ed610_38 .array/port v0000023a0c1ed610, 38;
v0000023a0c1ed610_39 .array/port v0000023a0c1ed610, 39;
v0000023a0c1ed610_40 .array/port v0000023a0c1ed610, 40;
E_0000023a0c1c7f30/10 .event anyedge, v0000023a0c1ed610_37, v0000023a0c1ed610_38, v0000023a0c1ed610_39, v0000023a0c1ed610_40;
v0000023a0c1ed610_41 .array/port v0000023a0c1ed610, 41;
v0000023a0c1ed610_42 .array/port v0000023a0c1ed610, 42;
v0000023a0c1ed610_43 .array/port v0000023a0c1ed610, 43;
v0000023a0c1ed610_44 .array/port v0000023a0c1ed610, 44;
E_0000023a0c1c7f30/11 .event anyedge, v0000023a0c1ed610_41, v0000023a0c1ed610_42, v0000023a0c1ed610_43, v0000023a0c1ed610_44;
v0000023a0c1ed610_45 .array/port v0000023a0c1ed610, 45;
v0000023a0c1ed610_46 .array/port v0000023a0c1ed610, 46;
v0000023a0c1ed610_47 .array/port v0000023a0c1ed610, 47;
v0000023a0c1ed610_48 .array/port v0000023a0c1ed610, 48;
E_0000023a0c1c7f30/12 .event anyedge, v0000023a0c1ed610_45, v0000023a0c1ed610_46, v0000023a0c1ed610_47, v0000023a0c1ed610_48;
v0000023a0c1ed610_49 .array/port v0000023a0c1ed610, 49;
v0000023a0c1ed610_50 .array/port v0000023a0c1ed610, 50;
v0000023a0c1ed610_51 .array/port v0000023a0c1ed610, 51;
v0000023a0c1ed610_52 .array/port v0000023a0c1ed610, 52;
E_0000023a0c1c7f30/13 .event anyedge, v0000023a0c1ed610_49, v0000023a0c1ed610_50, v0000023a0c1ed610_51, v0000023a0c1ed610_52;
v0000023a0c1ed610_53 .array/port v0000023a0c1ed610, 53;
v0000023a0c1ed610_54 .array/port v0000023a0c1ed610, 54;
v0000023a0c1ed610_55 .array/port v0000023a0c1ed610, 55;
v0000023a0c1ed610_56 .array/port v0000023a0c1ed610, 56;
E_0000023a0c1c7f30/14 .event anyedge, v0000023a0c1ed610_53, v0000023a0c1ed610_54, v0000023a0c1ed610_55, v0000023a0c1ed610_56;
v0000023a0c1ed610_57 .array/port v0000023a0c1ed610, 57;
v0000023a0c1ed610_58 .array/port v0000023a0c1ed610, 58;
v0000023a0c1ed610_59 .array/port v0000023a0c1ed610, 59;
v0000023a0c1ed610_60 .array/port v0000023a0c1ed610, 60;
E_0000023a0c1c7f30/15 .event anyedge, v0000023a0c1ed610_57, v0000023a0c1ed610_58, v0000023a0c1ed610_59, v0000023a0c1ed610_60;
v0000023a0c1ed610_61 .array/port v0000023a0c1ed610, 61;
v0000023a0c1ed610_62 .array/port v0000023a0c1ed610, 62;
v0000023a0c1ed610_63 .array/port v0000023a0c1ed610, 63;
v0000023a0c1ed610_64 .array/port v0000023a0c1ed610, 64;
E_0000023a0c1c7f30/16 .event anyedge, v0000023a0c1ed610_61, v0000023a0c1ed610_62, v0000023a0c1ed610_63, v0000023a0c1ed610_64;
v0000023a0c1ed610_65 .array/port v0000023a0c1ed610, 65;
v0000023a0c1ed610_66 .array/port v0000023a0c1ed610, 66;
v0000023a0c1ed610_67 .array/port v0000023a0c1ed610, 67;
v0000023a0c1ed610_68 .array/port v0000023a0c1ed610, 68;
E_0000023a0c1c7f30/17 .event anyedge, v0000023a0c1ed610_65, v0000023a0c1ed610_66, v0000023a0c1ed610_67, v0000023a0c1ed610_68;
v0000023a0c1ed610_69 .array/port v0000023a0c1ed610, 69;
v0000023a0c1ed610_70 .array/port v0000023a0c1ed610, 70;
v0000023a0c1ed610_71 .array/port v0000023a0c1ed610, 71;
v0000023a0c1ed610_72 .array/port v0000023a0c1ed610, 72;
E_0000023a0c1c7f30/18 .event anyedge, v0000023a0c1ed610_69, v0000023a0c1ed610_70, v0000023a0c1ed610_71, v0000023a0c1ed610_72;
v0000023a0c1ed610_73 .array/port v0000023a0c1ed610, 73;
v0000023a0c1ed610_74 .array/port v0000023a0c1ed610, 74;
v0000023a0c1ed610_75 .array/port v0000023a0c1ed610, 75;
v0000023a0c1ed610_76 .array/port v0000023a0c1ed610, 76;
E_0000023a0c1c7f30/19 .event anyedge, v0000023a0c1ed610_73, v0000023a0c1ed610_74, v0000023a0c1ed610_75, v0000023a0c1ed610_76;
v0000023a0c1ed610_77 .array/port v0000023a0c1ed610, 77;
v0000023a0c1ed610_78 .array/port v0000023a0c1ed610, 78;
v0000023a0c1ed610_79 .array/port v0000023a0c1ed610, 79;
v0000023a0c1ed610_80 .array/port v0000023a0c1ed610, 80;
E_0000023a0c1c7f30/20 .event anyedge, v0000023a0c1ed610_77, v0000023a0c1ed610_78, v0000023a0c1ed610_79, v0000023a0c1ed610_80;
v0000023a0c1ed610_81 .array/port v0000023a0c1ed610, 81;
v0000023a0c1ed610_82 .array/port v0000023a0c1ed610, 82;
v0000023a0c1ed610_83 .array/port v0000023a0c1ed610, 83;
v0000023a0c1ed610_84 .array/port v0000023a0c1ed610, 84;
E_0000023a0c1c7f30/21 .event anyedge, v0000023a0c1ed610_81, v0000023a0c1ed610_82, v0000023a0c1ed610_83, v0000023a0c1ed610_84;
v0000023a0c1ed610_85 .array/port v0000023a0c1ed610, 85;
v0000023a0c1ed610_86 .array/port v0000023a0c1ed610, 86;
v0000023a0c1ed610_87 .array/port v0000023a0c1ed610, 87;
v0000023a0c1ed610_88 .array/port v0000023a0c1ed610, 88;
E_0000023a0c1c7f30/22 .event anyedge, v0000023a0c1ed610_85, v0000023a0c1ed610_86, v0000023a0c1ed610_87, v0000023a0c1ed610_88;
v0000023a0c1ed610_89 .array/port v0000023a0c1ed610, 89;
v0000023a0c1ed610_90 .array/port v0000023a0c1ed610, 90;
v0000023a0c1ed610_91 .array/port v0000023a0c1ed610, 91;
v0000023a0c1ed610_92 .array/port v0000023a0c1ed610, 92;
E_0000023a0c1c7f30/23 .event anyedge, v0000023a0c1ed610_89, v0000023a0c1ed610_90, v0000023a0c1ed610_91, v0000023a0c1ed610_92;
v0000023a0c1ed610_93 .array/port v0000023a0c1ed610, 93;
v0000023a0c1ed610_94 .array/port v0000023a0c1ed610, 94;
v0000023a0c1ed610_95 .array/port v0000023a0c1ed610, 95;
E_0000023a0c1c7f30/24 .event anyedge, v0000023a0c1ed610_93, v0000023a0c1ed610_94, v0000023a0c1ed610_95, v0000023a0c1ed430_0;
E_0000023a0c1c7f30/25 .event anyedge, v0000023a0c1edf70_0, v0000023a0c1ee010_0;
E_0000023a0c1c7f30 .event/or E_0000023a0c1c7f30/0, E_0000023a0c1c7f30/1, E_0000023a0c1c7f30/2, E_0000023a0c1c7f30/3, E_0000023a0c1c7f30/4, E_0000023a0c1c7f30/5, E_0000023a0c1c7f30/6, E_0000023a0c1c7f30/7, E_0000023a0c1c7f30/8, E_0000023a0c1c7f30/9, E_0000023a0c1c7f30/10, E_0000023a0c1c7f30/11, E_0000023a0c1c7f30/12, E_0000023a0c1c7f30/13, E_0000023a0c1c7f30/14, E_0000023a0c1c7f30/15, E_0000023a0c1c7f30/16, E_0000023a0c1c7f30/17, E_0000023a0c1c7f30/18, E_0000023a0c1c7f30/19, E_0000023a0c1c7f30/20, E_0000023a0c1c7f30/21, E_0000023a0c1c7f30/22, E_0000023a0c1c7f30/23, E_0000023a0c1c7f30/24, E_0000023a0c1c7f30/25;
S_0000023a0c16adf0 .scope module, "ir" "IR" 3 35, 8 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 6 "OP_Code";
    .port_info 4 /OUTPUT 5 "Rs";
    .port_info 5 /OUTPUT 5 "Rt";
    .port_info 6 /OUTPUT 5 "Rd";
    .port_info 7 /OUTPUT 5 "Shamt";
    .port_info 8 /OUTPUT 6 "Func";
    .port_info 9 /OUTPUT 16 "Imm16";
    .port_info 10 /OUTPUT 26 "Addr26";
v0000023a0c1ec850_0 .var "Addr26", 25 0;
v0000023a0c1ec8f0_0 .net "D", 31 0, L_0000023a0c5b0c30;  alias, 1 drivers
v0000023a0c1ed9d0_0 .var "Func", 5 0;
v0000023a0c1eca30_0 .var "Imm16", 15 0;
v0000023a0c1ecad0_0 .var "Inst", 31 0;
v0000023a0c1eda70_0 .var "OP_Code", 5 0;
v0000023a0c19e480_0 .var "Rd", 4 0;
v0000023a0c19c900_0 .var "Rs", 4 0;
v0000023a0c19d260_0 .var "Rt", 4 0;
v0000023a0c1dd7b0_0 .var "Shamt", 4 0;
v0000023a0c616ce0_0 .net "W", 0 0, v0000023a0c6155c0_0;  alias, 1 drivers
v0000023a0c616380_0 .net "clk", 0 0, v0000023a0c62e400_0;  alias, 1 drivers
E_0000023a0c1c7d30 .event anyedge, v0000023a0c616ce0_0, v0000023a0c1ec8f0_0;
S_0000023a0c16a870 .scope module, "mcu" "MCU" 3 36, 9 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "OP_Code";
    .port_info 2 /OUTPUT 1 "PCWr";
    .port_info 3 /OUTPUT 1 "PCWrCond";
    .port_info 4 /OUTPUT 1 "IorD";
    .port_info 5 /OUTPUT 1 "MemRd";
    .port_info 6 /OUTPUT 1 "MemWr";
    .port_info 7 /OUTPUT 1 "IRWr";
    .port_info 8 /OUTPUT 1 "MemtoReg";
    .port_info 9 /OUTPUT 2 "PCSrc";
    .port_info 10 /OUTPUT 2 "ALUOp";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 1 "ALUSrcA";
    .port_info 13 /OUTPUT 1 "RegWr";
    .port_info 14 /OUTPUT 1 "RegDst";
v0000023a0c615200_0 .net "ALUOp", 1 0, L_0000023a0c62e900;  alias, 1 drivers
v0000023a0c6158e0_0 .net "ALUSrcA", 0 0, L_0000023a0c62daa0;  alias, 1 drivers
v0000023a0c615ac0_0 .net "ALUSrcB", 1 0, L_0000023a0c62e860;  alias, 1 drivers
v0000023a0c615b60_0 .net "AddOut", 3 0, L_0000023a0c62db40;  1 drivers
v0000023a0c615c00_0 .net "AddrIn", 3 0, L_0000023a0c62e9a0;  1 drivers
v0000023a0c618070_0 .net "AddrOut", 3 0, v0000023a0c616420_0;  1 drivers
v0000023a0c617cb0_0 .net "Caddr", 1 0, L_0000023a0c62de60;  1 drivers
v0000023a0c617d50_0 .net "IRWr", 0 0, v0000023a0c6155c0_0;  alias, 1 drivers
v0000023a0c617fd0_0 .net "IorD", 0 0, L_0000023a0c62e720;  alias, 1 drivers
v0000023a0c6189d0_0 .net "MemRd", 0 0, L_0000023a0c62ddc0;  alias, 1 drivers
v0000023a0c6173f0_0 .net "MemWr", 0 0, v0000023a0c6170a0_0;  alias, 1 drivers
v0000023a0c618c50_0 .net "MemtoReg", 0 0, v0000023a0c616ba0_0;  alias, 1 drivers
v0000023a0c6187f0_0 .net "MicroIR", 14 0, v0000023a0c616240_0;  1 drivers
v0000023a0c618ed0_0 .net "OP_Code", 5 0, v0000023a0c1eda70_0;  alias, 1 drivers
v0000023a0c618bb0_0 .net "PCSrc", 1 0, v0000023a0c616ec0_0;  alias, 1 drivers
v0000023a0c618750_0 .net "PCWr", 0 0, L_0000023a0c62ed60;  alias, 1 drivers
v0000023a0c618610_0 .net "PCWrCond", 0 0, L_0000023a0c62ee00;  alias, 1 drivers
v0000023a0c6172b0_0 .net "ROM1Out", 3 0, v0000023a0c615520_0;  1 drivers
v0000023a0c617850_0 .net "ROM2Out", 3 0, v0000023a0c616a60_0;  1 drivers
v0000023a0c617df0_0 .net "RegDst", 0 0, v0000023a0c615ca0_0;  alias, 1 drivers
v0000023a0c618f70_0 .net "RegWr", 0 0, L_0000023a0c62dbe0;  alias, 1 drivers
v0000023a0c617b70_0 .net "TransIn", 2 0, L_0000023a0c62dc80;  1 drivers
v0000023a0c618110_0 .net "clk", 0 0, v0000023a0c62e400_0;  alias, 1 drivers
S_0000023a0c1670f0 .scope module, "add4" "ADD4" 9 24, 10 2 0, S_0000023a0c16a870;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "c";
v0000023a0c615340_0 .net "a", 3 0, v0000023a0c616420_0;  alias, 1 drivers
L_0000023a0c633268 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000023a0c6162e0_0 .net "b", 3 0, L_0000023a0c633268;  1 drivers
v0000023a0c616740_0 .net "c", 3 0, L_0000023a0c62db40;  alias, 1 drivers
L_0000023a0c62db40 .arith/sum 4, v0000023a0c616420_0, L_0000023a0c633268;
S_0000023a0c167280 .scope module, "cmar" "CMAR" 9 26, 11 2 0, S_0000023a0c16a870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "AddrIn";
    .port_info 2 /OUTPUT 4 "AddrOut";
v0000023a0c615d40_0 .net "AddrIn", 3 0, L_0000023a0c62e9a0;  alias, 1 drivers
v0000023a0c616420_0 .var "AddrOut", 3 0;
v0000023a0c615980_0 .net "clk", 0 0, v0000023a0c62e400_0;  alias, 1 drivers
S_0000023a0c15b040 .scope module, "muir" "muIR" 9 30, 12 2 0, S_0000023a0c16a870;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "MicroIR";
    .port_info 1 /OUTPUT 1 "PCWr";
    .port_info 2 /OUTPUT 1 "PCWrCond";
    .port_info 3 /OUTPUT 1 "IorD";
    .port_info 4 /OUTPUT 1 "MemRd";
    .port_info 5 /OUTPUT 3 "TransIn";
    .port_info 6 /OUTPUT 2 "ALUOp";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 1 "ALUSrcA";
    .port_info 9 /OUTPUT 1 "RegWr";
    .port_info 10 /OUTPUT 2 "Caddr";
v0000023a0c617000_0 .net "ALUOp", 1 0, L_0000023a0c62e900;  alias, 1 drivers
v0000023a0c616600_0 .net "ALUSrcA", 0 0, L_0000023a0c62daa0;  alias, 1 drivers
v0000023a0c616c40_0 .net "ALUSrcB", 1 0, L_0000023a0c62e860;  alias, 1 drivers
v0000023a0c616560_0 .net "Caddr", 1 0, L_0000023a0c62de60;  alias, 1 drivers
v0000023a0c6152a0_0 .net "IorD", 0 0, L_0000023a0c62e720;  alias, 1 drivers
v0000023a0c615de0_0 .net "MemRd", 0 0, L_0000023a0c62ddc0;  alias, 1 drivers
v0000023a0c6164c0_0 .net "MicroIR", 14 0, v0000023a0c616240_0;  alias, 1 drivers
v0000023a0c615e80_0 .net "PCWr", 0 0, L_0000023a0c62ed60;  alias, 1 drivers
v0000023a0c6153e0_0 .net "PCWrCond", 0 0, L_0000023a0c62ee00;  alias, 1 drivers
v0000023a0c615a20_0 .net "RegWr", 0 0, L_0000023a0c62dbe0;  alias, 1 drivers
v0000023a0c616d80_0 .net "TransIn", 2 0, L_0000023a0c62dc80;  alias, 1 drivers
L_0000023a0c62ed60 .part v0000023a0c616240_0, 14, 1;
L_0000023a0c62ee00 .part v0000023a0c616240_0, 13, 1;
L_0000023a0c62e720 .part v0000023a0c616240_0, 12, 1;
L_0000023a0c62ddc0 .part v0000023a0c616240_0, 11, 1;
L_0000023a0c62dc80 .part v0000023a0c616240_0, 8, 3;
L_0000023a0c62e900 .part v0000023a0c616240_0, 6, 2;
L_0000023a0c62e860 .part v0000023a0c616240_0, 4, 2;
L_0000023a0c62daa0 .part v0000023a0c616240_0, 3, 1;
L_0000023a0c62dbe0 .part v0000023a0c616240_0, 2, 1;
L_0000023a0c62de60 .part v0000023a0c616240_0, 0, 2;
S_0000023a0c15b1d0 .scope module, "mux4" "MUX4" 9 25, 13 2 0, S_0000023a0c16a870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Ctrl";
    .port_info 1 /INPUT 4 "i0";
    .port_info 2 /INPUT 4 "i1";
    .port_info 3 /INPUT 4 "i2";
    .port_info 4 /INPUT 4 "i3";
    .port_info 5 /OUTPUT 4 "out";
v0000023a0c6166a0_0 .net "Ctrl", 1 0, L_0000023a0c62de60;  alias, 1 drivers
L_0000023a0c6332b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c616e20_0 .net/2u *"_ivl_0", 1 0, L_0000023a0c6332b0;  1 drivers
v0000023a0c6167e0_0 .net *"_ivl_10", 0 0, L_0000023a0c62f080;  1 drivers
v0000023a0c615660_0 .net *"_ivl_12", 3 0, L_0000023a0c62e680;  1 drivers
v0000023a0c615f20_0 .net *"_ivl_14", 3 0, L_0000023a0c62eb80;  1 drivers
v0000023a0c616880_0 .net *"_ivl_2", 0 0, L_0000023a0c62e540;  1 drivers
L_0000023a0c6332f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023a0c615fc0_0 .net/2u *"_ivl_4", 1 0, L_0000023a0c6332f8;  1 drivers
v0000023a0c615480_0 .net *"_ivl_6", 0 0, L_0000023a0c62e5e0;  1 drivers
L_0000023a0c633340 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023a0c615700_0 .net/2u *"_ivl_8", 1 0, L_0000023a0c633340;  1 drivers
L_0000023a0c633388 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023a0c616920_0 .net "i0", 3 0, L_0000023a0c633388;  1 drivers
v0000023a0c616060_0 .net "i1", 3 0, v0000023a0c615520_0;  alias, 1 drivers
v0000023a0c616100_0 .net "i2", 3 0, v0000023a0c616a60_0;  alias, 1 drivers
v0000023a0c6157a0_0 .net "i3", 3 0, L_0000023a0c62db40;  alias, 1 drivers
v0000023a0c6161a0_0 .net "out", 3 0, L_0000023a0c62e9a0;  alias, 1 drivers
L_0000023a0c62e540 .cmp/eq 2, L_0000023a0c62de60, L_0000023a0c6332b0;
L_0000023a0c62e5e0 .cmp/eq 2, L_0000023a0c62de60, L_0000023a0c6332f8;
L_0000023a0c62f080 .cmp/eq 2, L_0000023a0c62de60, L_0000023a0c633340;
L_0000023a0c62e680 .functor MUXZ 4, L_0000023a0c62db40, v0000023a0c616a60_0, L_0000023a0c62f080, C4<>;
L_0000023a0c62eb80 .functor MUXZ 4, L_0000023a0c62e680, v0000023a0c615520_0, L_0000023a0c62e5e0, C4<>;
L_0000023a0c62e9a0 .functor MUXZ 4, L_0000023a0c62eb80, L_0000023a0c633388, L_0000023a0c62e540, C4<>;
S_0000023a0c15b360 .scope module, "rom" "ROM" 9 29, 14 2 0, S_0000023a0c16a870;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "AddrIn";
    .port_info 1 /OUTPUT 15 "MicroIR";
v0000023a0c6169c0_0 .net "AddrIn", 3 0, v0000023a0c616420_0;  alias, 1 drivers
v0000023a0c616240_0 .var "MicroIR", 14 0;
E_0000023a0c1c87b0 .event anyedge, v0000023a0c615340_0;
S_0000023a0c159100 .scope module, "rom1" "ROM1" 9 27, 15 2 0, S_0000023a0c16a870;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "OP_Code";
    .port_info 1 /OUTPUT 4 "AddrIn";
v0000023a0c615520_0 .var "AddrIn", 3 0;
v0000023a0c615840_0 .net "OP_Code", 5 0, v0000023a0c1eda70_0;  alias, 1 drivers
E_0000023a0c1c86b0 .event anyedge, v0000023a0c1eda70_0;
S_0000023a0c159290 .scope module, "rom2" "ROM2" 9 28, 16 2 0, S_0000023a0c16a870;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "OP_Code";
    .port_info 1 /OUTPUT 4 "AddrIn";
v0000023a0c616a60_0 .var "AddrIn", 3 0;
v0000023a0c616b00_0 .net "OP_Code", 5 0, v0000023a0c1eda70_0;  alias, 1 drivers
S_0000023a0c159420 .scope module, "trans" "TRANS" 9 31, 17 2 0, S_0000023a0c16a870;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "TransIn";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 2 "PCSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWr";
    .port_info 5 /OUTPUT 1 "IRWr";
v0000023a0c6155c0_0 .var "IRWr", 0 0;
v0000023a0c6170a0_0 .var "MemWr", 0 0;
v0000023a0c616ba0_0 .var "MemtoReg", 0 0;
v0000023a0c616ec0_0 .var "PCSrc", 1 0;
v0000023a0c615ca0_0 .var "RegDst", 0 0;
v0000023a0c616f60_0 .net "TransIn", 2 0, L_0000023a0c62dc80;  alias, 1 drivers
E_0000023a0c1c8670 .event anyedge, v0000023a0c616d80_0;
S_0000023a0c153c60 .scope module, "mdr" "MDR" 3 49, 18 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
v0000023a0c618930_0 .net "D", 31 0, L_0000023a0c68feb0;  alias, 1 drivers
v0000023a0c6181b0_0 .var "Q", 31 0;
v0000023a0c617350_0 .net "clk", 0 0, v0000023a0c62e400_0;  alias, 1 drivers
S_0000023a0c6199f0 .scope module, "mux32_21" "MUX32_2" 3 38, 19 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Ctrl";
    .port_info 1 /INPUT 32 "i0";
    .port_info 2 /INPUT 32 "i1";
    .port_info 3 /OUTPUT 32 "out";
v0000023a0c6186b0_0 .net "Ctrl", 0 0, L_0000023a0c1cc690;  alias, 1 drivers
v0000023a0c617f30_0 .net *"_ivl_0", 31 0, L_0000023a0c62e180;  1 drivers
L_0000023a0c633460 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c617490_0 .net *"_ivl_3", 30 0, L_0000023a0c633460;  1 drivers
L_0000023a0c6334a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c618890_0 .net/2u *"_ivl_4", 31 0, L_0000023a0c6334a8;  1 drivers
v0000023a0c617990_0 .net *"_ivl_6", 0 0, L_0000023a0c68d5e0;  1 drivers
v0000023a0c618cf0_0 .net "i0", 31 0, L_0000023a0c1cbeb0;  alias, 1 drivers
v0000023a0c617ad0_0 .net "i1", 31 0, L_0000023a0c1cbe40;  alias, 1 drivers
v0000023a0c618d90_0 .net "out", 31 0, L_0000023a0c68c140;  alias, 1 drivers
L_0000023a0c62e180 .concat [ 1 31 0 0], L_0000023a0c1cc690, L_0000023a0c633460;
L_0000023a0c68d5e0 .cmp/eq 32, L_0000023a0c62e180, L_0000023a0c6334a8;
L_0000023a0c68c140 .functor MUXZ 32, L_0000023a0c1cbe40, L_0000023a0c1cbeb0, L_0000023a0c68d5e0, C4<>;
S_0000023a0c619b80 .scope module, "mux32_22" "MUX32_2" 3 39, 19 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Ctrl";
    .port_info 1 /INPUT 32 "i0";
    .port_info 2 /INPUT 32 "i1";
    .port_info 3 /OUTPUT 32 "out";
v0000023a0c6177b0_0 .net "Ctrl", 0 0, L_0000023a0c1cbf20;  alias, 1 drivers
v0000023a0c618250_0 .net *"_ivl_0", 31 0, L_0000023a0c68d720;  1 drivers
L_0000023a0c6334f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c617530_0 .net *"_ivl_3", 30 0, L_0000023a0c6334f0;  1 drivers
L_0000023a0c633538 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c6190b0_0 .net/2u *"_ivl_4", 31 0, L_0000023a0c633538;  1 drivers
v0000023a0c618390_0 .net *"_ivl_6", 0 0, L_0000023a0c68d540;  1 drivers
v0000023a0c6175d0_0 .net "i0", 31 0, L_0000023a0c5b07d0;  alias, 1 drivers
v0000023a0c618e30_0 .net "i1", 31 0, L_0000023a0c68f350;  alias, 1 drivers
v0000023a0c619010_0 .net "out", 31 0, L_0000023a0c68cb40;  alias, 1 drivers
L_0000023a0c68d720 .concat [ 1 31 0 0], L_0000023a0c1cbf20, L_0000023a0c6334f0;
L_0000023a0c68d540 .cmp/eq 32, L_0000023a0c68d720, L_0000023a0c633538;
L_0000023a0c68cb40 .functor MUXZ 32, L_0000023a0c68f350, L_0000023a0c5b07d0, L_0000023a0c68d540, C4<>;
S_0000023a0c61a030 .scope module, "mux32_23" "MUX32_2" 3 40, 19 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Ctrl";
    .port_info 1 /INPUT 32 "i0";
    .port_info 2 /INPUT 32 "i1";
    .port_info 3 /OUTPUT 32 "out";
v0000023a0c617c10_0 .net "Ctrl", 0 0, L_0000023a0c68f9e0;  alias, 1 drivers
v0000023a0c617210_0 .net *"_ivl_0", 31 0, L_0000023a0c68b740;  1 drivers
L_0000023a0c633580 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c6182f0_0 .net *"_ivl_3", 30 0, L_0000023a0c633580;  1 drivers
L_0000023a0c6335c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c618430_0 .net/2u *"_ivl_4", 31 0, L_0000023a0c6335c8;  1 drivers
v0000023a0c617670_0 .net *"_ivl_6", 0 0, L_0000023a0c68c460;  1 drivers
v0000023a0c617e90_0 .net "i0", 31 0, L_0000023a0c68fb30;  alias, 1 drivers
v0000023a0c617710_0 .net "i1", 31 0, L_0000023a0c68f660;  alias, 1 drivers
v0000023a0c6184d0_0 .net "out", 31 0, L_0000023a0c68ca00;  alias, 1 drivers
L_0000023a0c68b740 .concat [ 1 31 0 0], L_0000023a0c68f9e0, L_0000023a0c633580;
L_0000023a0c68c460 .cmp/eq 32, L_0000023a0c68b740, L_0000023a0c6335c8;
L_0000023a0c68ca00 .functor MUXZ 32, L_0000023a0c68f660, L_0000023a0c68fb30, L_0000023a0c68c460, C4<>;
S_0000023a0c6193b0 .scope module, "mux32_41" "MUX32_4" 3 41, 20 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Ctrl";
    .port_info 1 /INPUT 32 "i0";
    .port_info 2 /INPUT 32 "i1";
    .port_info 3 /INPUT 32 "i2";
    .port_info 4 /INPUT 32 "i3";
    .port_info 5 /OUTPUT 32 "out";
v0000023a0c6178f0_0 .net "Ctrl", 1 0, L_0000023a0c68fac0;  alias, 1 drivers
L_0000023a0c633610 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c617a30_0 .net/2u *"_ivl_0", 1 0, L_0000023a0c633610;  1 drivers
v0000023a0c618a70_0 .net *"_ivl_10", 0 0, L_0000023a0c68da40;  1 drivers
v0000023a0c618570_0 .net *"_ivl_12", 31 0, L_0000023a0c68c3c0;  1 drivers
v0000023a0c618b10_0 .net *"_ivl_14", 31 0, L_0000023a0c68c1e0;  1 drivers
v0000023a0c61a5f0_0 .net *"_ivl_2", 0 0, L_0000023a0c68d4a0;  1 drivers
L_0000023a0c633658 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023a0c61acd0_0 .net/2u *"_ivl_4", 1 0, L_0000023a0c633658;  1 drivers
v0000023a0c61be50_0 .net *"_ivl_6", 0 0, L_0000023a0c68c280;  1 drivers
L_0000023a0c6336a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023a0c61ac30_0 .net/2u *"_ivl_8", 1 0, L_0000023a0c6336a0;  1 drivers
v0000023a0c61ba90_0 .net "i0", 31 0, L_0000023a0c68f510;  alias, 1 drivers
v0000023a0c61ad70_0 .net "i1", 31 0, L_0000023a0c68f820;  alias, 1 drivers
v0000023a0c61a230_0 .net "i2", 31 0, L_0000023a0c68e440;  alias, 1 drivers
v0000023a0c61b9f0_0 .net "i3", 31 0, o0000023a0c5cc708;  alias, 0 drivers
v0000023a0c61bf90_0 .net "out", 31 0, L_0000023a0c68b2e0;  alias, 1 drivers
L_0000023a0c68d4a0 .cmp/eq 2, L_0000023a0c68fac0, L_0000023a0c633610;
L_0000023a0c68c280 .cmp/eq 2, L_0000023a0c68fac0, L_0000023a0c633658;
L_0000023a0c68da40 .cmp/eq 2, L_0000023a0c68fac0, L_0000023a0c6336a0;
L_0000023a0c68c3c0 .functor MUXZ 32, o0000023a0c5cc708, L_0000023a0c68e440, L_0000023a0c68da40, C4<>;
L_0000023a0c68c1e0 .functor MUXZ 32, L_0000023a0c68c3c0, L_0000023a0c68f820, L_0000023a0c68c280, C4<>;
L_0000023a0c68b2e0 .functor MUXZ 32, L_0000023a0c68c1e0, L_0000023a0c68f510, L_0000023a0c68d4a0, C4<>;
S_0000023a0c619860 .scope module, "mux32_42" "MUX32_4" 3 42, 20 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Ctrl";
    .port_info 1 /INPUT 32 "i0";
    .port_info 2 /INPUT 32 "i1";
    .port_info 3 /INPUT 32 "i2";
    .port_info 4 /INPUT 32 "i3";
    .port_info 5 /OUTPUT 32 "out";
v0000023a0c61b4f0_0 .net "Ctrl", 1 0, L_0000023a0c68fba0;  alias, 1 drivers
L_0000023a0c6336e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c61bb30_0 .net/2u *"_ivl_0", 1 0, L_0000023a0c6336e8;  1 drivers
v0000023a0c61b090_0 .net *"_ivl_10", 0 0, L_0000023a0c68d860;  1 drivers
v0000023a0c61bef0_0 .net *"_ivl_12", 31 0, L_0000023a0c68bb00;  1 drivers
v0000023a0c61b130_0 .net *"_ivl_14", 31 0, L_0000023a0c68b4c0;  1 drivers
v0000023a0c61ae10_0 .net *"_ivl_2", 0 0, L_0000023a0c68d7c0;  1 drivers
L_0000023a0c633730 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023a0c61b630_0 .net/2u *"_ivl_4", 1 0, L_0000023a0c633730;  1 drivers
v0000023a0c61b8b0_0 .net *"_ivl_6", 0 0, L_0000023a0c68caa0;  1 drivers
L_0000023a0c633778 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023a0c61b1d0_0 .net/2u *"_ivl_8", 1 0, L_0000023a0c633778;  1 drivers
v0000023a0c61a7d0_0 .net "i0", 31 0, L_0000023a0c68fc10;  alias, 1 drivers
v0000023a0c61b3b0_0 .net "i1", 31 0, L_0000023a0c633ec8;  alias, 1 drivers
v0000023a0c61bbd0_0 .net "i2", 31 0, L_0000023a0c68f6d0;  alias, 1 drivers
v0000023a0c61c030_0 .net "i3", 31 0, L_0000023a0c690000;  alias, 1 drivers
v0000023a0c61b770_0 .net "out", 31 0, L_0000023a0c68c320;  alias, 1 drivers
L_0000023a0c68d7c0 .cmp/eq 2, L_0000023a0c68fba0, L_0000023a0c6336e8;
L_0000023a0c68caa0 .cmp/eq 2, L_0000023a0c68fba0, L_0000023a0c633730;
L_0000023a0c68d860 .cmp/eq 2, L_0000023a0c68fba0, L_0000023a0c633778;
L_0000023a0c68bb00 .functor MUXZ 32, L_0000023a0c690000, L_0000023a0c68f6d0, L_0000023a0c68d860, C4<>;
L_0000023a0c68b4c0 .functor MUXZ 32, L_0000023a0c68bb00, L_0000023a0c633ec8, L_0000023a0c68caa0, C4<>;
L_0000023a0c68c320 .functor MUXZ 32, L_0000023a0c68b4c0, L_0000023a0c68fc10, L_0000023a0c68d7c0, C4<>;
S_0000023a0c619d10 .scope module, "mux5" "MUX5" 3 37, 21 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Ctrl";
    .port_info 1 /INPUT 5 "i0";
    .port_info 2 /INPUT 5 "i1";
    .port_info 3 /OUTPUT 5 "out";
v0000023a0c61b270_0 .net "Ctrl", 0 0, L_0000023a0c5b0610;  alias, 1 drivers
v0000023a0c61bc70_0 .net *"_ivl_0", 31 0, L_0000023a0c62df00;  1 drivers
L_0000023a0c6333d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c61a910_0 .net *"_ivl_3", 30 0, L_0000023a0c6333d0;  1 drivers
L_0000023a0c633418 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c61b310_0 .net/2u *"_ivl_4", 31 0, L_0000023a0c633418;  1 drivers
v0000023a0c61bd10_0 .net *"_ivl_6", 0 0, L_0000023a0c62dfa0;  1 drivers
v0000023a0c61b6d0_0 .net "i0", 4 0, L_0000023a0c5b0d80;  alias, 1 drivers
v0000023a0c61b950_0 .net "i1", 4 0, L_0000023a0c5b06f0;  alias, 1 drivers
v0000023a0c61c0d0_0 .net "out", 4 0, L_0000023a0c62e0e0;  alias, 1 drivers
L_0000023a0c62df00 .concat [ 1 31 0 0], L_0000023a0c5b0610, L_0000023a0c6333d0;
L_0000023a0c62dfa0 .cmp/eq 32, L_0000023a0c62df00, L_0000023a0c633418;
L_0000023a0c62e0e0 .functor MUXZ 5, L_0000023a0c5b06f0, L_0000023a0c5b0d80, L_0000023a0c62dfa0, C4<>;
S_0000023a0c619220 .scope module, "pc" "PC" 3 43, 22 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "W";
    .port_info 3 /INPUT 32 "addrin";
    .port_info 4 /OUTPUT 32 "addrout";
v0000023a0c61a370_0 .var "TmpAddr", 31 0;
v0000023a0c61b590_0 .net "W", 0 0, L_0000023a0c68f2e0;  alias, 1 drivers
v0000023a0c61aeb0_0 .net "addrin", 31 0, L_0000023a0c68f970;  alias, 1 drivers
v0000023a0c61b450_0 .var "addrout", 31 0;
v0000023a0c61af50_0 .net "clk", 0 0, v0000023a0c62e400_0;  alias, 1 drivers
v0000023a0c61b810_0 .net "reset", 0 0, v0000023a0c62ec20_0;  alias, 1 drivers
E_0000023a0c1c82f0 .event negedge, v0000023a0c1ecfd0_0;
S_0000023a0c619540 .scope module, "regA" "TMPREG" 3 48, 4 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
v0000023a0c61bdb0_0 .net "D", 31 0, L_0000023a0c68fdd0;  alias, 1 drivers
v0000023a0c61a2d0_0 .var "Q", 31 0;
v0000023a0c61a410_0 .net "clk", 0 0, v0000023a0c62e400_0;  alias, 1 drivers
S_0000023a0c619ea0 .scope module, "regB" "TMPREG" 3 48, 4 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
v0000023a0c61a4b0_0 .net "D", 31 0, L_0000023a0c68fe40;  alias, 1 drivers
v0000023a0c61aff0_0 .var "Q", 31 0;
v0000023a0c61a550_0 .net "clk", 0 0, v0000023a0c62e400_0;  alias, 1 drivers
S_0000023a0c6196d0 .scope module, "rf" "RF" 3 44, 23 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 5 "R_Reg1";
    .port_info 3 /INPUT 5 "R_Reg2";
    .port_info 4 /INPUT 5 "W_Reg";
    .port_info 5 /INPUT 32 "W_data";
    .port_info 6 /OUTPUT 32 "R_data1";
    .port_info 7 /OUTPUT 32 "R_data2";
v0000023a0c61aa50_0 .net "R_Reg1", 4 0, L_0000023a0c6900e0;  alias, 1 drivers
v0000023a0c61a690_0 .net "R_Reg2", 4 0, L_0000023a0c68fa50;  alias, 1 drivers
v0000023a0c61a730_0 .net "R_data1", 31 0, L_0000023a0c68b380;  alias, 1 drivers
v0000023a0c61a870_0 .net "R_data2", 31 0, L_0000023a0c68e800;  alias, 1 drivers
v0000023a0c61a9b0_0 .net "W", 0 0, L_0000023a0c68f5f0;  alias, 1 drivers
v0000023a0c61aaf0_0 .net "W_Reg", 4 0, L_0000023a0c690070;  alias, 1 drivers
v0000023a0c61ab90_0 .net "W_data", 31 0, L_0000023a0c68fd60;  alias, 1 drivers
v0000023a0c624750_0 .net *"_ivl_0", 7 0, L_0000023a0c68d400;  1 drivers
v0000023a0c624610_0 .net *"_ivl_100", 7 0, L_0000023a0c68cfa0;  1 drivers
v0000023a0c624570_0 .net *"_ivl_102", 7 0, L_0000023a0c68b600;  1 drivers
v0000023a0c625510_0 .net *"_ivl_104", 32 0, L_0000023a0c68d0e0;  1 drivers
L_0000023a0c633c40 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c6250b0_0 .net *"_ivl_107", 27 0, L_0000023a0c633c40;  1 drivers
v0000023a0c625010_0 .net *"_ivl_108", 32 0, L_0000023a0c68b880;  1 drivers
L_0000023a0c633808 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c6247f0_0 .net *"_ivl_11", 1 0, L_0000023a0c633808;  1 drivers
v0000023a0c625150_0 .net *"_ivl_110", 30 0, L_0000023a0c68b7e0;  1 drivers
L_0000023a0c633c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c6246b0_0 .net *"_ivl_112", 1 0, L_0000023a0c633c88;  1 drivers
L_0000023a0c633cd0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000023a0c625e70_0 .net/2u *"_ivl_114", 32 0, L_0000023a0c633cd0;  1 drivers
v0000023a0c625650_0 .net *"_ivl_116", 32 0, L_0000023a0c68b920;  1 drivers
v0000023a0c625dd0_0 .net *"_ivl_118", 7 0, L_0000023a0c68ba60;  1 drivers
v0000023a0c625f10_0 .net *"_ivl_12", 7 0, L_0000023a0c68c500;  1 drivers
v0000023a0c624d90_0 .net *"_ivl_120", 7 0, L_0000023a0c68bc40;  1 drivers
v0000023a0c624f70_0 .net *"_ivl_122", 32 0, L_0000023a0c68bf60;  1 drivers
L_0000023a0c633d18 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c625fb0_0 .net *"_ivl_125", 27 0, L_0000023a0c633d18;  1 drivers
v0000023a0c624890_0 .net *"_ivl_126", 32 0, L_0000023a0c68f160;  1 drivers
v0000023a0c625d30_0 .net *"_ivl_128", 30 0, L_0000023a0c68c000;  1 drivers
L_0000023a0c633d60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c6244d0_0 .net *"_ivl_130", 1 0, L_0000023a0c633d60;  1 drivers
L_0000023a0c633da8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000023a0c624930_0 .net/2u *"_ivl_132", 32 0, L_0000023a0c633da8;  1 drivers
v0000023a0c6249d0_0 .net *"_ivl_134", 32 0, L_0000023a0c68eee0;  1 drivers
v0000023a0c6242f0_0 .net *"_ivl_136", 7 0, L_0000023a0c68dea0;  1 drivers
v0000023a0c626050_0 .net *"_ivl_14", 7 0, L_0000023a0c68d180;  1 drivers
v0000023a0c624250_0 .net *"_ivl_16", 32 0, L_0000023a0c68c820;  1 drivers
L_0000023a0c633850 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c625470_0 .net *"_ivl_19", 27 0, L_0000023a0c633850;  1 drivers
v0000023a0c6256f0_0 .net *"_ivl_2", 4 0, L_0000023a0c68be20;  1 drivers
v0000023a0c624a70_0 .net *"_ivl_20", 32 0, L_0000023a0c68d680;  1 drivers
v0000023a0c624b10_0 .net *"_ivl_22", 30 0, L_0000023a0c68c0a0;  1 drivers
L_0000023a0c633898 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c624bb0_0 .net *"_ivl_24", 1 0, L_0000023a0c633898;  1 drivers
L_0000023a0c6338e0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023a0c624e30_0 .net/2u *"_ivl_26", 32 0, L_0000023a0c6338e0;  1 drivers
v0000023a0c6260f0_0 .net *"_ivl_28", 32 0, L_0000023a0c68d040;  1 drivers
v0000023a0c6251f0_0 .net *"_ivl_30", 7 0, L_0000023a0c68c5a0;  1 drivers
v0000023a0c625bf0_0 .net *"_ivl_32", 7 0, L_0000023a0c68bce0;  1 drivers
v0000023a0c624ed0_0 .net *"_ivl_34", 32 0, L_0000023a0c68c960;  1 drivers
L_0000023a0c633928 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c624390_0 .net *"_ivl_37", 27 0, L_0000023a0c633928;  1 drivers
v0000023a0c624430_0 .net *"_ivl_38", 32 0, L_0000023a0c68d360;  1 drivers
v0000023a0c624c50_0 .net *"_ivl_4", 2 0, L_0000023a0c68d220;  1 drivers
v0000023a0c624cf0_0 .net *"_ivl_40", 30 0, L_0000023a0c68c640;  1 drivers
L_0000023a0c633970 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c625290_0 .net *"_ivl_42", 1 0, L_0000023a0c633970;  1 drivers
L_0000023a0c6339b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000023a0c6258d0_0 .net/2u *"_ivl_44", 32 0, L_0000023a0c6339b8;  1 drivers
v0000023a0c625c90_0 .net *"_ivl_46", 32 0, L_0000023a0c68cbe0;  1 drivers
v0000023a0c625330_0 .net *"_ivl_48", 7 0, L_0000023a0c68b9c0;  1 drivers
v0000023a0c6253d0_0 .net *"_ivl_50", 7 0, L_0000023a0c68bba0;  1 drivers
v0000023a0c6255b0_0 .net *"_ivl_52", 32 0, L_0000023a0c68d9a0;  1 drivers
L_0000023a0c633a00 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c625790_0 .net *"_ivl_55", 27 0, L_0000023a0c633a00;  1 drivers
v0000023a0c625830_0 .net *"_ivl_56", 32 0, L_0000023a0c68c6e0;  1 drivers
v0000023a0c625970_0 .net *"_ivl_58", 30 0, L_0000023a0c68d2c0;  1 drivers
L_0000023a0c6337c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c625a10_0 .net *"_ivl_6", 1 0, L_0000023a0c6337c0;  1 drivers
L_0000023a0c633a48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c625ab0_0 .net *"_ivl_60", 1 0, L_0000023a0c633a48;  1 drivers
L_0000023a0c633a90 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000023a0c625b50_0 .net/2u *"_ivl_62", 32 0, L_0000023a0c633a90;  1 drivers
v0000023a0c627840_0 .net *"_ivl_64", 32 0, L_0000023a0c68b6a0;  1 drivers
v0000023a0c626c60_0 .net *"_ivl_66", 7 0, L_0000023a0c68cdc0;  1 drivers
v0000023a0c6275c0_0 .net *"_ivl_70", 7 0, L_0000023a0c68cc80;  1 drivers
v0000023a0c627980_0 .net *"_ivl_72", 4 0, L_0000023a0c68c8c0;  1 drivers
v0000023a0c626300_0 .net *"_ivl_74", 2 0, L_0000023a0c68c780;  1 drivers
L_0000023a0c633ad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c627ca0_0 .net *"_ivl_76", 1 0, L_0000023a0c633ad8;  1 drivers
v0000023a0c626bc0_0 .net *"_ivl_78", 6 0, L_0000023a0c68cd20;  1 drivers
v0000023a0c626e40_0 .net *"_ivl_8", 6 0, L_0000023a0c68d900;  1 drivers
L_0000023a0c633b20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c626940_0 .net *"_ivl_81", 1 0, L_0000023a0c633b20;  1 drivers
v0000023a0c626d00_0 .net *"_ivl_82", 7 0, L_0000023a0c68ce60;  1 drivers
v0000023a0c626da0_0 .net *"_ivl_84", 7 0, L_0000023a0c68bd80;  1 drivers
v0000023a0c627e80_0 .net *"_ivl_86", 32 0, L_0000023a0c68cf00;  1 drivers
L_0000023a0c633b68 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c6263a0_0 .net *"_ivl_89", 27 0, L_0000023a0c633b68;  1 drivers
v0000023a0c627160_0 .net *"_ivl_90", 32 0, L_0000023a0c68b560;  1 drivers
v0000023a0c626440_0 .net *"_ivl_92", 30 0, L_0000023a0c68b420;  1 drivers
L_0000023a0c633bb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c626260_0 .net *"_ivl_94", 1 0, L_0000023a0c633bb0;  1 drivers
L_0000023a0c633bf8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023a0c627700_0 .net/2u *"_ivl_96", 32 0, L_0000023a0c633bf8;  1 drivers
v0000023a0c627f20_0 .net *"_ivl_98", 32 0, L_0000023a0c68bec0;  1 drivers
v0000023a0c628100_0 .net "clk", 0 0, v0000023a0c62e400_0;  alias, 1 drivers
v0000023a0c627200_0 .var/i "fd1", 31 0;
v0000023a0c627d40_0 .var/i "i", 31 0;
v0000023a0c627520 .array "mem", 31 0, 7 0;
L_0000023a0c68d400 .array/port v0000023a0c627520, L_0000023a0c68d900;
L_0000023a0c68d220 .part L_0000023a0c6900e0, 0, 3;
L_0000023a0c68be20 .concat [ 2 3 0 0], L_0000023a0c6337c0, L_0000023a0c68d220;
L_0000023a0c68d900 .concat [ 5 2 0 0], L_0000023a0c68be20, L_0000023a0c633808;
L_0000023a0c68c500 .concat [ 8 0 0 0], L_0000023a0c68d400;
L_0000023a0c68d180 .array/port v0000023a0c627520, L_0000023a0c68d040;
L_0000023a0c68c820 .concat [ 5 28 0 0], L_0000023a0c6900e0, L_0000023a0c633850;
L_0000023a0c68c0a0 .part L_0000023a0c68c820, 0, 31;
L_0000023a0c68d680 .concat [ 2 31 0 0], L_0000023a0c633898, L_0000023a0c68c0a0;
L_0000023a0c68d040 .arith/sum 33, L_0000023a0c68d680, L_0000023a0c6338e0;
L_0000023a0c68c5a0 .concat [ 8 0 0 0], L_0000023a0c68d180;
L_0000023a0c68bce0 .array/port v0000023a0c627520, L_0000023a0c68cbe0;
L_0000023a0c68c960 .concat [ 5 28 0 0], L_0000023a0c6900e0, L_0000023a0c633928;
L_0000023a0c68c640 .part L_0000023a0c68c960, 0, 31;
L_0000023a0c68d360 .concat [ 2 31 0 0], L_0000023a0c633970, L_0000023a0c68c640;
L_0000023a0c68cbe0 .arith/sum 33, L_0000023a0c68d360, L_0000023a0c6339b8;
L_0000023a0c68b9c0 .concat [ 8 0 0 0], L_0000023a0c68bce0;
L_0000023a0c68bba0 .array/port v0000023a0c627520, L_0000023a0c68b6a0;
L_0000023a0c68d9a0 .concat [ 5 28 0 0], L_0000023a0c6900e0, L_0000023a0c633a00;
L_0000023a0c68d2c0 .part L_0000023a0c68d9a0, 0, 31;
L_0000023a0c68c6e0 .concat [ 2 31 0 0], L_0000023a0c633a48, L_0000023a0c68d2c0;
L_0000023a0c68b6a0 .arith/sum 33, L_0000023a0c68c6e0, L_0000023a0c633a90;
L_0000023a0c68cdc0 .concat [ 8 0 0 0], L_0000023a0c68bba0;
L_0000023a0c68b380 .concat [ 8 8 8 8], L_0000023a0c68cdc0, L_0000023a0c68b9c0, L_0000023a0c68c5a0, L_0000023a0c68c500;
L_0000023a0c68cc80 .array/port v0000023a0c627520, L_0000023a0c68cd20;
L_0000023a0c68c780 .part L_0000023a0c68fa50, 0, 3;
L_0000023a0c68c8c0 .concat [ 2 3 0 0], L_0000023a0c633ad8, L_0000023a0c68c780;
L_0000023a0c68cd20 .concat [ 5 2 0 0], L_0000023a0c68c8c0, L_0000023a0c633b20;
L_0000023a0c68ce60 .concat [ 8 0 0 0], L_0000023a0c68cc80;
L_0000023a0c68bd80 .array/port v0000023a0c627520, L_0000023a0c68bec0;
L_0000023a0c68cf00 .concat [ 5 28 0 0], L_0000023a0c68fa50, L_0000023a0c633b68;
L_0000023a0c68b420 .part L_0000023a0c68cf00, 0, 31;
L_0000023a0c68b560 .concat [ 2 31 0 0], L_0000023a0c633bb0, L_0000023a0c68b420;
L_0000023a0c68bec0 .arith/sum 33, L_0000023a0c68b560, L_0000023a0c633bf8;
L_0000023a0c68cfa0 .concat [ 8 0 0 0], L_0000023a0c68bd80;
L_0000023a0c68b600 .array/port v0000023a0c627520, L_0000023a0c68b920;
L_0000023a0c68d0e0 .concat [ 5 28 0 0], L_0000023a0c68fa50, L_0000023a0c633c40;
L_0000023a0c68b7e0 .part L_0000023a0c68d0e0, 0, 31;
L_0000023a0c68b880 .concat [ 2 31 0 0], L_0000023a0c633c88, L_0000023a0c68b7e0;
L_0000023a0c68b920 .arith/sum 33, L_0000023a0c68b880, L_0000023a0c633cd0;
L_0000023a0c68ba60 .concat [ 8 0 0 0], L_0000023a0c68b600;
L_0000023a0c68bc40 .array/port v0000023a0c627520, L_0000023a0c68eee0;
L_0000023a0c68bf60 .concat [ 5 28 0 0], L_0000023a0c68fa50, L_0000023a0c633d18;
L_0000023a0c68c000 .part L_0000023a0c68bf60, 0, 31;
L_0000023a0c68f160 .concat [ 2 31 0 0], L_0000023a0c633d60, L_0000023a0c68c000;
L_0000023a0c68eee0 .arith/sum 33, L_0000023a0c68f160, L_0000023a0c633da8;
L_0000023a0c68dea0 .concat [ 8 0 0 0], L_0000023a0c68bc40;
L_0000023a0c68e800 .concat [ 8 8 8 8], L_0000023a0c68dea0, L_0000023a0c68ba60, L_0000023a0c68cfa0, L_0000023a0c68ce60;
S_0000023a0c62a020 .scope module, "shl2_26" "SHL2_26" 3 45, 24 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 28 "out";
v0000023a0c627480_0 .net *"_ivl_0", 25 0, L_0000023a0c68f020;  1 drivers
L_0000023a0c633df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c626ee0_0 .net/2u *"_ivl_2", 1 0, L_0000023a0c633df0;  1 drivers
v0000023a0c6264e0_0 .net "in", 25 0, L_0000023a0c68fc80;  alias, 1 drivers
v0000023a0c627fc0_0 .net "out", 27 0, L_0000023a0c68ee40;  alias, 1 drivers
L_0000023a0c68f020 .concat [ 26 0 0 0], L_0000023a0c68fc80;
L_0000023a0c68ee40 .concat [ 2 26 0 0], L_0000023a0c633df0, L_0000023a0c68f020;
S_0000023a0c6296c0 .scope module, "shl2_32" "SHL2_32" 3 46, 25 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0000023a0c626f80_0 .net *"_ivl_2", 29 0, L_0000023a0c68e3a0;  1 drivers
L_0000023a0c633e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023a0c627020_0 .net *"_ivl_4", 1 0, L_0000023a0c633e38;  1 drivers
v0000023a0c6270c0_0 .net "in", 31 0, L_0000023a0c68f740;  alias, 1 drivers
v0000023a0c627660_0 .net "out", 31 0, L_0000023a0c68dfe0;  alias, 1 drivers
L_0000023a0c68e3a0 .part L_0000023a0c68f740, 0, 30;
L_0000023a0c68dfe0 .concat [ 2 30 0 0], L_0000023a0c633e38, L_0000023a0c68e3a0;
S_0000023a0c6299e0 .scope module, "sigext" "SigExt" 3 47, 26 2 0, S_0000023a0c1eec80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0000023a0c633e80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a0c6277a0_0 .net/2u *"_ivl_0", 15 0, L_0000023a0c633e80;  1 drivers
v0000023a0c627de0_0 .net *"_ivl_2", 15 0, L_0000023a0c68dd60;  1 drivers
v0000023a0c627a20_0 .net "in", 15 0, L_0000023a0c68fcf0;  alias, 1 drivers
v0000023a0c628060_0 .net "out", 31 0, L_0000023a0c68e260;  alias, 1 drivers
L_0000023a0c68dd60 .concat [ 16 0 0 0], L_0000023a0c68fcf0;
L_0000023a0c68e260 .concat [ 16 16 0 0], L_0000023a0c68dd60, L_0000023a0c633e80;
    .scope S_0000023a0c16c010;
T_0 ;
    %wait E_0000023a0c1c85f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a0c1ed570_0, 0, 32;
    %load/vec4 v0000023a0c1ecd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0000023a0c1ed7f0_0;
    %load/vec4 v0000023a0c1ec2b0_0;
    %and;
    %store/vec4 v0000023a0c1ed570_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0000023a0c1ed7f0_0;
    %load/vec4 v0000023a0c1ec2b0_0;
    %or;
    %store/vec4 v0000023a0c1ed570_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000023a0c1ed7f0_0;
    %load/vec4 v0000023a0c1ec2b0_0;
    %add;
    %store/vec4 v0000023a0c1ed570_0, 0, 32;
    %load/vec4 v0000023a0c1ed7f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000023a0c1ec2b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023a0c1ed570_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000023a0c1ed7f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %pad/s 1;
    %store/vec4 v0000023a0c1edd90_0, 0, 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000023a0c1ed7f0_0;
    %load/vec4 v0000023a0c1ec2b0_0;
    %add;
    %store/vec4 v0000023a0c1ed570_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000023a0c1ed7f0_0;
    %load/vec4 v0000023a0c1ec2b0_0;
    %sub;
    %store/vec4 v0000023a0c1ed570_0, 0, 32;
    %load/vec4 v0000023a0c1ed7f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000023a0c1ec2b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000023a0c1ed570_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000023a0c1ec2b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %pad/s 1;
    %store/vec4 v0000023a0c1edd90_0, 0, 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0000023a0c1ed7f0_0;
    %load/vec4 v0000023a0c1ec2b0_0;
    %or;
    %inv;
    %store/vec4 v0000023a0c1ed570_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v0000023a0c1ed570_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %pad/s 1;
    %store/vec4 v0000023a0c1ecdf0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023a0c16c1a0;
T_1 ;
    %wait E_0000023a0c1c8270;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023a0c1eded0_0, 0, 3;
    %load/vec4 v0000023a0c1ed070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0000023a0c1ed930_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023a0c1eded0_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023a0c1eded0_0, 0, 3;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023a0c1eded0_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023a0c1eded0_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a0c1eded0_0, 0, 3;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023a0c1eded0_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023a0c1eded0_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023a0c1eded0_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023a0c16c330;
T_2 ;
    %vpi_call 7 13 "$readmemb", "DM.txt", v0000023a0c1ed610 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000023a0c16c330;
T_3 ;
    %wait E_0000023a0c1c7f30;
    %load/vec4 v0000023a0c1ec530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000023a0c1ed390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 32, 0, 33;
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000023a0c1ed610, 4;
    %pushi/vec4 32, 0, 34;
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 34;
    %add;
    %addi 1, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0000023a0c1ed610, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 32, 0, 34;
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 34;
    %add;
    %addi 2, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0000023a0c1ed610, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 32, 0, 34;
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 34;
    %add;
    %addi 3, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0000023a0c1ed610, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a0c1ec990_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000023a0c1ed110_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %load/vec4a v0000023a0c1ed610, 4;
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023a0c1ed610, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023a0c1ed610, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023a0c1ed610, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a0c1ec990_0, 0;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0000023a0c1ed430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0000023a0c1edf70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000023a0c1ed110_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %store/vec4a v0000023a0c1ed610, 4, 0;
    %load/vec4 v0000023a0c1edf70_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000023a0c1ed610, 4, 0;
    %load/vec4 v0000023a0c1edf70_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000023a0c1ed610, 4, 0;
    %load/vec4 v0000023a0c1edf70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000023a0c1ed110_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000023a0c1ed610, 4, 0;
    %vpi_func 7 28 "$fopen" 32, "DM.txt" {0 0 0};
    %store/vec4 v0000023a0c1ee010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a0c1ec170_0, 0, 32;
T_3.6 ;
    %load/vec4 v0000023a0c1ec170_0;
    %cmpi/s 95, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.7, 5;
    %vpi_call 7 30 "$fdisplay", v0000023a0c1ee010_0, "%b", &A<v0000023a0c1ed610, v0000023a0c1ec170_0 > {0 0 0};
    %load/vec4 v0000023a0c1ec170_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %vpi_call 7 32 "$fdisplay", v0000023a0c1ee010_0, "\000" {0 0 0};
T_3.8 ;
    %load/vec4 v0000023a0c1ec170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a0c1ec170_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %vpi_call 7 34 "$fclose", v0000023a0c1ee010_0 {0 0 0};
T_3.4 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023a0c16adf0;
T_4 ;
    %wait E_0000023a0c1c7d30;
    %load/vec4 v0000023a0c616ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000023a0c1ec8f0_0;
    %assign/vec4 v0000023a0c1ecad0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023a0c16adf0;
T_5 ;
    %wait E_0000023a0c1c8030;
    %load/vec4 v0000023a0c1ecad0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0000023a0c1eda70_0, 0;
    %load/vec4 v0000023a0c1ecad0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000023a0c19c900_0, 0;
    %load/vec4 v0000023a0c1ecad0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000023a0c19d260_0, 0;
    %load/vec4 v0000023a0c1ecad0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000023a0c19e480_0, 0;
    %load/vec4 v0000023a0c1ecad0_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v0000023a0c1dd7b0_0, 0;
    %load/vec4 v0000023a0c1ecad0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000023a0c1ed9d0_0, 0;
    %load/vec4 v0000023a0c1ecad0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000023a0c1eca30_0, 0;
    %load/vec4 v0000023a0c1ecad0_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v0000023a0c1ec850_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023a0c167280;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a0c616420_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0000023a0c167280;
T_7 ;
    %wait E_0000023a0c1c8030;
    %load/vec4 v0000023a0c615d40_0;
    %assign/vec4 v0000023a0c616420_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023a0c159100;
T_8 ;
    %wait E_0000023a0c1c86b0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a0c615520_0, 0, 4;
    %load/vec4 v0000023a0c615840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a0c615520_0, 0, 4;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023a0c615520_0, 0, 4;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023a0c615520_0, 0, 4;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a0c615520_0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a0c615520_0, 0, 4;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023a0c159290;
T_9 ;
    %wait E_0000023a0c1c86b0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a0c616a60_0, 0, 4;
    %load/vec4 v0000023a0c616b00_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023a0c616a60_0, 0, 4;
    %jmp T_9.2;
T_9.1 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023a0c616a60_0, 0, 4;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023a0c15b360;
T_10 ;
    %wait E_0000023a0c1c87b0;
    %load/vec4 v0000023a0c6169c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.0 ;
    %pushi/vec4 19987, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.1 ;
    %pushi/vec4 49, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.2 ;
    %pushi/vec4 42, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.3 ;
    %pushi/vec4 6147, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 1028, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.5 ;
    %pushi/vec4 5376, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 139, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 260, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 8776, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 17152, 0, 15;
    %store/vec4 v0000023a0c616240_0, 0, 15;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023a0c159420;
T_11 ;
    %wait E_0000023a0c1c8670;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a0c615ca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a0c616ec0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a0c616ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a0c6170a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a0c6155c0_0, 0, 1;
    %load/vec4 v0000023a0c616f60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a0c615ca0_0, 0, 1;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a0c616ec0_0, 4, 1;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023a0c616ec0_0, 4, 1;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a0c616ba0_0, 0, 1;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a0c6170a0_0, 0, 1;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a0c6155c0_0, 0, 1;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000023a0c619220;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a0c61b450_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000023a0c61a370_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000023a0c619220;
T_13 ;
    %wait E_0000023a0c1c8030;
    %load/vec4 v0000023a0c61b810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000023a0c61a370_0;
    %assign/vec4 v0000023a0c61b450_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023a0c619220;
T_14 ;
    %wait E_0000023a0c1c82f0;
    %load/vec4 v0000023a0c61b590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000023a0c61aeb0_0;
    %assign/vec4 v0000023a0c61a370_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023a0c6196d0;
T_15 ;
    %vpi_call 23 15 "$readmemb", "RF.txt", v0000023a0c627520 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000023a0c6196d0;
T_16 ;
    %wait E_0000023a0c1c82f0;
    %load/vec4 v0000023a0c61a9b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000023a0c61ab90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000023a0c61aaf0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000023a0c627520, 4, 0;
    %load/vec4 v0000023a0c61ab90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000023a0c61aaf0_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000023a0c627520, 4, 0;
    %load/vec4 v0000023a0c61ab90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000023a0c61aaf0_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000023a0c627520, 4, 0;
    %load/vec4 v0000023a0c61ab90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000023a0c61aaf0_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000023a0c627520, 4, 0;
T_16.0 ;
    %vpi_func 23 27 "$fopen" 32, "RF.txt" {0 0 0};
    %store/vec4 v0000023a0c627200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a0c627d40_0, 0, 32;
T_16.2 ;
    %load/vec4 v0000023a0c627d40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %vpi_call 23 29 "$fdisplay", v0000023a0c627200_0, "%b", &A<v0000023a0c627520, v0000023a0c627d40_0 > {0 0 0};
    %load/vec4 v0000023a0c627d40_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %vpi_call 23 31 "$fdisplay", v0000023a0c627200_0, "\000" {0 0 0};
T_16.4 ;
    %load/vec4 v0000023a0c627d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a0c627d40_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call 23 33 "$fclose", v0000023a0c627200_0 {0 0 0};
    %jmp T_16;
    .thread T_16;
    .scope S_0000023a0c619540;
T_17 ;
    %wait E_0000023a0c1c8030;
    %load/vec4 v0000023a0c61bdb0_0;
    %assign/vec4 v0000023a0c61a2d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023a0c619ea0;
T_18 ;
    %wait E_0000023a0c1c8030;
    %load/vec4 v0000023a0c61a4b0_0;
    %assign/vec4 v0000023a0c61aff0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000023a0c1eee10;
T_19 ;
    %wait E_0000023a0c1c8030;
    %load/vec4 v0000023a0c1edbb0_0;
    %assign/vec4 v0000023a0c1edc50_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023a0c153c60;
T_20 ;
    %wait E_0000023a0c1c8030;
    %load/vec4 v0000023a0c618930_0;
    %assign/vec4 v0000023a0c6181b0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000023a0c1ee7a0;
T_21 ;
    %vpi_call 2 10 "$dumpfile", "./build/mc_wave.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023a0c1ee7a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a0c62e400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a0c62ec20_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a0c62ec20_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a0c62ea40_0, 0, 32;
T_21.0 ;
    %load/vec4 v0000023a0c62ea40_0;
    %cmpi/s 114, 0, 32;
    %jmp/0xz T_21.1, 5;
    %load/vec4 v0000023a0c62e400_0;
    %inv;
    %store/vec4 v0000023a0c62e400_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0000023a0c62ea40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a0c62ea40_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "./src/MC_CPU_tb.v";
    "./src/MC_CPU.v";
    "./src/TMPREG.v";
    "./src/ALU.v";
    "./src/ALUCU.v";
    "./src/DM.v";
    "./src/IR.v";
    "./src/MCU.v";
    "./src/ADD4.v";
    "./src/CMAR.v";
    "./src/muIR.v";
    "./src/MUX4.v";
    "./src/ROM.v";
    "./src/ROM1.v";
    "./src/ROM2.v";
    "./src/TRANS.v";
    "./src/MDR.v";
    "./src/MUX32_2.v";
    "./src/MUX32_4.v";
    "./src/MUX5.v";
    "./src/PC.v";
    "./src/RF.v";
    "./src/SHL2_26.v";
    "./src/SHL2_32.v";
    "./src/SigExt.v";
