Fitter report for testingigo_all
Tue Oct 07 18:54:43 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Netlist Optimizations
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Delay Chain Summary
 15. Pad To Core Delay Chain Fanout
 16. Control Signals
 17. Global & Other Fast Signals
 18. Non-Global High Fan-Out Signals
 19. Fitter RAM Summary
 20. Interconnect Usage Summary
 21. LAB Logic Elements
 22. LAB-wide Signals
 23. LAB Signals Sourced
 24. LAB Signals Sourced Out
 25. LAB Distinct Inputs
 26. Fitter Device Options
 27. Operating Settings and Conditions
 28. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Tue Oct 07 18:54:43 2008        ;
; Quartus II Version                 ; 8.0 Build 231 07/10/2008 SP 1 SJ Web Edition ;
; Revision Name                      ; testingigo_all                               ;
; Top-level Entity Name              ; testingigo_all                               ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C5T144C8                                  ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 619 / 4,608 ( 13 % )                         ;
;     Total combinational functions  ; 550 / 4,608 ( 12 % )                         ;
;     Dedicated logic registers      ; 368 / 4,608 ( 8 % )                          ;
; Total registers                    ; 368                                          ;
; Total pins                         ; 31 / 89 ( 35 % )                             ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 50,176 / 119,808 ( 42 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                               ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5T144C8                    ;                                ;
; Router Timing Optimization Level                                   ; MAXIMUM                        ; Normal                         ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Optimize Timing                                                    ; Extra effort                   ; Normal compilation             ;
; Auto Packed Registers                                              ; Normal                         ; Auto                           ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                             ; Off                            ;
; Perform Register Duplication for Performance                       ; On                             ; Off                            ;
; Perform Register Retiming for Performance                          ; On                             ; Off                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Maximum processors allowed for parallel compilation                ; 1                              ; 1                              ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                                        ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Maximum number of global clocks allowed                            ; -1                             ; -1                             ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                       ; Action           ; Operation          ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                         ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[0]                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[0]_OTERM185                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[0]_OTERM201                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[1]                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[1]_OTERM195                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[2]                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[2]_OTERM189                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[3]                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[3]_OTERM193                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[4]                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[4]_OTERM191                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[5]                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[5]_OTERM197                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[6]                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[6]_OTERM183                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7]                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7]_OTERM187                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity_ff                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity_ff_OTERM199                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|rdcnt_addr_ena~47                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|rdcnt_addr_ena~47_wirecell                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter|counter_comb_bita0                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter|counter_comb_bita1                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter|counter_comb_bita2                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter|counter_comb_bita3                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter|counter_comb_bita4                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter|counter_comb_bita5                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter|counter_comb_bita6                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter|counter_comb_bita7                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter|counter_comb_bita8                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_comb_bita0~COUT                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[0]_OTERM267                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[1]_OTERM265                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[2]_OTERM263                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[3]_OTERM261                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[4]_OTERM259                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[5]_OTERM257                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[6]_OTERM255                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[7]_OTERM253                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[8]_OTERM251                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|empty_dff~10                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|usedw_will_be_2~20_RTM0224                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|wait_state~1                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|wait_state~1_OTERM249                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|wait_state~1_RTM0221                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|wait_state~1_RTM0225                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|wrreq_delaya[1]_RTM0220                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~732                                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~732_RTM0212                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~732_RTM0212                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~735                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~735_RTM0213                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_comb_bita0~COUT                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[0]_OTERM231                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[1]_OTERM233                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[2]_OTERM235                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[3]_OTERM237                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[4]_OTERM239                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[5]_OTERM241                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[6]_OTERM243                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[7]_OTERM245                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb|counter_reg_bit5a[8]_OTERM247                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|empty_dff                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|empty_dff_OTERM211                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|LessThan0~466_OTERM51                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[1]_OTERM53                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[2]_OTERM55                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[3]_OTERM57                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[4]_OTERM59                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[5]_OTERM61                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[6]_OTERM73                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[7]_OTERM71                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[8]_OTERM69                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[9]_OTERM67                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[10]_OTERM65                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[11]_OTERM63                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[12]_OTERM181                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[13]_OTERM179                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[14]_OTERM177                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[15]_OTERM175                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[16]_OTERM173                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[17]_OTERM171                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[18]_OTERM169                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[19]_OTERM167                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[20]_OTERM165                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[21]_OTERM163                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[22]_OTERM161                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[23]                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[23]_OTERM159                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[23]_OTERM227                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[23]_OTERM229                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[0]_OTERM81                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[0]~617                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[1]_OTERM89                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[2]_OTERM97                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[3]_OTERM105                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[4]_OTERM113                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[5]_OTERM121                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[6]_OTERM129                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[7]_OTERM137                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[8]_OTERM85                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[9]_OTERM93                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[10]_OTERM101                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[11]_OTERM109                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[12]_OTERM117                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[13]_OTERM125                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[14]_OTERM133                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[15]_OTERM141                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[16]_OTERM83                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[17]_OTERM91                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[18]_OTERM99                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[19]_OTERM107                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[20]_OTERM115                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[21]_OTERM123                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[22]_OTERM131                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[23]_OTERM139                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[24]_OTERM79                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[25]_OTERM87                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[26]_OTERM95                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[27]_OTERM103                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[28]_OTERM111                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[29]_OTERM119                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[30]_OTERM127                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|integrator[31]_OTERM135                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|max[0]_OTERM143                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|max[1]_OTERM145                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|max[2]_OTERM147                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|max[3]_OTERM149                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|max[4]_OTERM151                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|max[5]_OTERM153                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|max[6]_OTERM155                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|max[7]_OTERM157                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; inst8~_wirecell                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|Add0~359                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[0]_OTERM75                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[1]_OTERM77                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[2]                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[2]_OTERM207                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[2]_OTERM209                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[3]                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[3]_OTERM203                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[3]_OTERM205                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[4]                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[4]_OTERM47                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[4]_OTERM49                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[5]                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[5]_OTERM43                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[5]_OTERM45                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[6]                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[6]_OTERM39                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[6]_OTERM41                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[7]                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[7]_OTERM35                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[7]_OTERM37                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[8]                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[8]_OTERM31                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[8]_OTERM33                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[9]                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[9]_OTERM27                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[9]_OTERM29                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[10]                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[10]_OTERM23                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[10]_OTERM25                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[11]                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[11]_OTERM19                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[11]_OTERM21                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[12]                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[12]_OTERM15                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[12]_OTERM17                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[13]                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[13]_OTERM11                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[13]_OTERM13                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[14]                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[14]_OTERM7                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[14]_OTERM9                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[15]                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[15]_OTERM1                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[15]_OTERM3                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[15]_OTERM5                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe6|dffe8a[0]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; REGOUT    ;                ; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe6|dffe8a[0]~_Duplicate_25 ; REGOUT           ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe6|dffe8a[0]                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe6|dffe8a[7]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; REGOUT    ;                ; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe6|dffe8a[7]~_Duplicate_26 ; REGOUT           ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe6|dffe8a[7]                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|rdptr_g[0]                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; REGOUT    ;                ; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|rdptr_g[0]~_Duplicate_17                                                ; REGOUT           ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|rdptr_g[2]                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; REGOUT    ;                ; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|rdptr_g[2]~_Duplicate_19                                                ; REGOUT           ;                       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|rdptr_g[6]                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; REGOUT    ;                ; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|rdptr_g[6]~_Duplicate_18                                                ; REGOUT           ;                       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~84                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~84_Duplicate_493                                 ; COMBOUT          ;                       ;
; flashy_talk:inst12|buffer:inst1|dataout[3]                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; REGOUT    ;                ; flashy_talk:inst12|buffer:inst1|dataout[3]~_Duplicate_38                                                                                 ; REGOUT           ;                       ;
; flashy_talk:inst12|datafilter:inst4|LessThan0~322                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; flashy_talk:inst12|datafilter:inst4|LessThan0~322_Duplicate_324                                                                          ; COMBOUT          ;                       ;
; flashy_talk:inst12|datafilter:inst4|LessThan0~322                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|datafilter:inst4|LessThan0~322_Duplicate_324                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|_~79                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|_~79_Duplicate_536              ; COMBOUT          ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|_~79                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|_~79_Duplicate_536                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|_~528                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|counter_comb_bita0         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|counter_comb_bita0_RTM0308 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|counter_comb_bita0_RTM0308 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|counter_comb_bita0_RTM0309 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[0]                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[0]_OTERM307         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[1]                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[1]_OTERM291         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[2]                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[2]_OTERM305         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[3]                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[3]_OTERM303         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[4]                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[4]_OTERM301         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[5]                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[5]_OTERM299         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[6]                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[6]_OTERM297         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[7]                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[7]_OTERM289         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[7]_OTERM295         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[8]                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter|safe_q[8]_OTERM293         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[19]                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[19]_OTERM317                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[20]                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[20]_OTERM313                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[21]                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[21]_OTERM315                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[22]                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[22]_OTERM311                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; flashy_talk:inst12|process_adc:inst|counter[23]_OTERM227                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; REGOUT    ;                ; flashy_talk:inst12|process_adc:inst|counter[23]_OTERM227~_Duplicate                                                                      ; REGOUT           ;                       ;
; summator:inst3|sum[1]                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[1]_OTERM285                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
; summator:inst3|sum[1]_OTERM287                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                          ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in //Elwood/84_pl/844/internal/OTD Public/844.03/Aaron/_development_fpga/verilog/Flashy-getter2/testingigo_all.pin.


+-----------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                           ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Total logic elements                        ; 619 / 4,608 ( 13 % )                      ;
;     -- Combinational with no register       ; 251                                       ;
;     -- Register only                        ; 69                                        ;
;     -- Combinational with a register        ; 299                                       ;
;                                             ;                                           ;
; Logic element usage by number of LUT inputs ;                                           ;
;     -- 4 input functions                    ; 178                                       ;
;     -- 3 input functions                    ; 174                                       ;
;     -- <=2 input functions                  ; 198                                       ;
;     -- Register only                        ; 69                                        ;
;                                             ;                                           ;
; Logic elements by mode                      ;                                           ;
;     -- normal mode                          ; 383                                       ;
;     -- arithmetic mode                      ; 167                                       ;
;                                             ;                                           ;
; Total registers*                            ; 368 / 4,851 ( 8 % )                       ;
;     -- Dedicated logic registers            ; 368 / 4,608 ( 8 % )                       ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )                           ;
;                                             ;                                           ;
; Total LABs:  partially or completely used   ; 57 / 288 ( 20 % )                         ;
; User inserted logic elements                ; 0                                         ;
; Virtual pins                                ; 0                                         ;
; I/O pins                                    ; 31 / 89 ( 35 % )                          ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )                            ;
; Global signals                              ; 3                                         ;
; M4Ks                                        ; 13 / 26 ( 50 % )                          ;
; Total memory bits                           ; 50,176 / 119,808 ( 42 % )                 ;
; Total RAM block bits                        ; 59,904 / 119,808 ( 50 % )                 ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )                            ;
; PLLs                                        ; 0 / 2 ( 0 % )                             ;
; Global clocks                               ; 3 / 8 ( 38 % )                            ;
; JTAGs                                       ; 0 / 1 ( 0 % )                             ;
; Average interconnect usage (total/H/V)      ; 4% / 5% / 4%                              ;
; Peak interconnect usage (total/H/V)         ; 7% / 7% / 6%                              ;
; Maximum fan-out node                        ; FX2_CLK~clkctrl                           ;
; Maximum fan-out                             ; 195                                       ;
; Highest non-global fan-out signal           ; flashy_talk:inst12|process_adc:inst|state ;
; Highest non-global fan-out                  ; 58                                        ;
; Total fan-out                               ; 2919                                      ;
; Average fan-out                             ; 2.88                                      ;
+---------------------------------------------+-------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; DA0            ; 132   ; 2        ; 9            ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DA1            ; 133   ; 2        ; 7            ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DA2            ; 114   ; 2        ; 26           ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DA3            ; 113   ; 2        ; 26           ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DA4            ; 112   ; 2        ; 26           ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DA5            ; 97    ; 3        ; 28           ; 9            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DA6            ; 104   ; 3        ; 28           ; 12           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DA7            ; 100   ; 3        ; 28           ; 11           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; External_clock ; 88    ; 3        ; 28           ; 7            ; 3           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; FX2_CLK        ; 17    ; 1        ; 0            ; 6            ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; FX2_PA_7       ; 26    ; 1        ; 0            ; 5            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; FX2_flags[0]   ; 18    ; 1        ; 0            ; 6            ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; FX2_flags[1]   ; 21    ; 1        ; 0            ; 6            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; FX2_flags[2]   ; 22    ; 1        ; 0            ; 6            ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; FX2_PA_2 ; 32    ; 1        ; 0            ; 2            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_PA_3 ; 31    ; 1        ; 0            ; 2            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_PA_4 ; 30    ; 1        ; 0            ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_PA_5 ; 28    ; 1        ; 0            ; 4            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_PA_6 ; 27    ; 1        ; 0            ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_SLRD ; 24    ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_SLWR ; 25    ; 1        ; 0            ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; test1    ; 79    ; 3        ; 28           ; 5            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; test2    ; 74    ; 3        ; 28           ; 1            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                        ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; FX2_FD[0] ; 4     ; 1        ; 0            ; 13           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_FD[1] ; 7     ; 1        ; 0            ; 11           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_FD[2] ; 8     ; 1        ; 0            ; 11           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_FD[3] ; 9     ; 1        ; 0            ; 11           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_FD[4] ; 43    ; 4        ; 3            ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_FD[5] ; 42    ; 4        ; 1            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_FD[6] ; 41    ; 4        ; 1            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FX2_FD[7] ; 40    ; 4        ; 1            ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 18 / 19 ( 95 % ) ; 3.3V          ; --           ;
; 2        ; 5 / 23 ( 22 % )  ; 3.3V          ; --           ;
; 3        ; 7 / 23 ( 30 % )  ; 3.3V          ; --           ;
; 4        ; 4 / 24 ( 17 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; FX2_FD[0]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; FX2_FD[1]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 11         ; 1        ; FX2_FD[2]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ; 12         ; 1        ; FX2_FD[3]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; FX2_CLK                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 21         ; 1        ; FX2_flags[0]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; FX2_flags[1]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 24         ; 1        ; FX2_flags[2]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; FX2_SLRD                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 1        ; FX2_SLWR                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ; 27         ; 1        ; FX2_PA_7                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 27       ; 28         ; 1        ; FX2_PA_6                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 32         ; 1        ; FX2_PA_5                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; FX2_PA_4                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 41         ; 1        ; FX2_PA_3                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 42         ; 1        ; FX2_PA_2                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; FX2_FD[7]                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 41       ; 44         ; 4        ; FX2_FD[6]                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 42       ; 45         ; 4        ; FX2_FD[5]                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 46         ; 4        ; FX2_FD[4]                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 53         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 57         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 63         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 64         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 75         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 85         ; 3        ; test2                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; test1                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 97         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ; 98         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 104        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 105        ; 3        ; External_clock                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 94       ; 111        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 97       ; 113        ; 3        ; DA5                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 120        ; 3        ; DA7                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 121        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 126        ; 3        ; DA6                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; DA4                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 128        ; 2        ; DA3                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 129        ; 2        ; DA2                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 130        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 135        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 137        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 138        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 139        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 145        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; DA0                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 154        ; 2        ; DA1                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ; 155        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 135      ; 162        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 163        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 137      ; 164        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 167        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |testingigo_all                                    ; 619 (2)     ; 368 (0)                   ; 0 (0)         ; 50176       ; 13   ; 0            ; 0       ; 0         ; 31   ; 0            ; 251 (1)      ; 69 (0)            ; 299 (1)          ; |testingigo_all                                                                                                                                                              ; work         ;
;    |FX2_bidir:inst1|                               ; 38 (38)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 12 (12)          ; |testingigo_all|FX2_bidir:inst1                                                                                                                                              ; work         ;
;    |control:inst|                                  ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 3 (3)            ; |testingigo_all|control:inst                                                                                                                                                 ; work         ;
;    |dcfifo0:inst4|                                 ; 79 (0)      ; 72 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 45 (0)            ; 28 (0)           ; |testingigo_all|dcfifo0:inst4                                                                                                                                                ; work         ;
;       |dcfifo:dcfifo_component|                    ; 79 (0)      ; 72 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 45 (0)            ; 28 (0)           ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component                                                                                                                        ; work         ;
;          |dcfifo_4dj1:auto_generated|              ; 79 (24)     ; 72 (20)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (2)        ; 45 (19)           ; 28 (12)          ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated                                                                                             ; work         ;
;             |a_graycounter_31c:wrptr_gp|           ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_31c:wrptr_gp                                                                  ; work         ;
;             |a_graycounter_f86:rdptr_g1p|          ; 16 (16)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 5 (5)             ; 7 (7)            ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|a_graycounter_f86:rdptr_g1p                                                                 ; work         ;
;             |alt_synch_pipe_7u7:rs_dgwp|           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 6 (0)            ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp                                                                  ; work         ;
;                |dffpipe_1v8:dffpipe6|              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 6 (6)            ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe6                                             ; work         ;
;             |alt_synch_pipe_8u7:ws_dgrp|           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 5 (0)            ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp                                                                  ; work         ;
;                |dffpipe_2v8:dffpipe9|              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 5 (5)            ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe9                                             ; work         ;
;             |altsyncram_dhu:fifo_ram|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|altsyncram_dhu:fifo_ram                                                                     ; work         ;
;             |dffpipe_c2e:rdaclr|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testingigo_all|dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|dffpipe_c2e:rdaclr                                                                          ; work         ;
;    |dcfifo2:inst5|                                 ; 69 (0)      ; 48 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 48 (0)           ; |testingigo_all|dcfifo2:inst5                                                                                                                                                ; work         ;
;       |scfifo:scfifo_component|                    ; 69 (0)      ; 48 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 48 (0)           ; |testingigo_all|dcfifo2:inst5|scfifo:scfifo_component                                                                                                                        ; work         ;
;          |scfifo_on21:auto_generated|              ; 69 (0)      ; 48 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 48 (0)           ; |testingigo_all|dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated                                                                                             ; work         ;
;             |a_dpfifo_vt21:dpfifo|                 ; 69 (31)     ; 48 (19)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (12)      ; 0 (0)             ; 48 (19)          ; |testingigo_all|dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo                                                                        ; work         ;
;                |altsyncram_10e1:FIFOram|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testingigo_all|dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|altsyncram_10e1:FIFOram                                                ; work         ;
;                   |altsyncram_sgj1:altsyncram1|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testingigo_all|dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|altsyncram_10e1:FIFOram|altsyncram_sgj1:altsyncram1                    ; work         ;
;                |cntr_477:usedw_counter|            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |testingigo_all|dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter                                                 ; work         ;
;                |cntr_g5b:rd_ptr_msb|               ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 9 (9)            ; |testingigo_all|dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb                                                    ; work         ;
;                |cntr_o6b:wr_ptr|                   ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |testingigo_all|dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_o6b:wr_ptr                                                        ; work         ;
;    |dcfifo3:inst11|                                ; 69 (0)      ; 47 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 47 (0)           ; |testingigo_all|dcfifo3:inst11                                                                                                                                               ; work         ;
;       |scfifo:scfifo_component|                    ; 69 (0)      ; 47 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 47 (0)           ; |testingigo_all|dcfifo3:inst11|scfifo:scfifo_component                                                                                                                       ; work         ;
;          |scfifo_on21:auto_generated|              ; 69 (0)      ; 47 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 47 (0)           ; |testingigo_all|dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated                                                                                            ; work         ;
;             |a_dpfifo_vt21:dpfifo|                 ; 69 (31)     ; 47 (18)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (13)      ; 0 (0)             ; 47 (18)          ; |testingigo_all|dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo                                                                       ; work         ;
;                |altsyncram_10e1:FIFOram|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testingigo_all|dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|altsyncram_10e1:FIFOram                                               ; work         ;
;                   |altsyncram_sgj1:altsyncram1|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testingigo_all|dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|altsyncram_10e1:FIFOram|altsyncram_sgj1:altsyncram1                   ; work         ;
;                |cntr_477:usedw_counter|            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |testingigo_all|dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_477:usedw_counter                                                ; work         ;
;                |cntr_g5b:rd_ptr_msb|               ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 9 (9)            ; |testingigo_all|dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_g5b:rd_ptr_msb                                                   ; work         ;
;                |cntr_o6b:wr_ptr|                   ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |testingigo_all|dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|cntr_o6b:wr_ptr                                                       ; work         ;
;    |flashy_talk:inst12|                            ; 311 (1)     ; 139 (0)                   ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 168 (1)      ; 11 (0)            ; 132 (0)          ; |testingigo_all|flashy_talk:inst12                                                                                                                                           ; work         ;
;       |buffer:inst1|                               ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 8 (8)            ; |testingigo_all|flashy_talk:inst12|buffer:inst1                                                                                                                              ; work         ;
;       |datafilter:inst4|                           ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 0 (0)            ; |testingigo_all|flashy_talk:inst12|datafilter:inst4                                                                                                                          ; work         ;
;       |dcfifo4:inst2|                              ; 62 (0)      ; 47 (0)                    ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 46 (0)           ; |testingigo_all|flashy_talk:inst12|dcfifo4:inst2                                                                                                                             ; work         ;
;          |scfifo:scfifo_component|                 ; 62 (0)      ; 47 (0)                    ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 46 (0)           ; |testingigo_all|flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component                                                                                                     ; work         ;
;             |scfifo_jm21:auto_generated|           ; 62 (0)      ; 47 (0)                    ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 46 (0)           ; |testingigo_all|flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated                                                                          ; work         ;
;                |a_dpfifo_qs21:dpfifo|              ; 62 (34)     ; 47 (20)                   ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (14)      ; 1 (0)             ; 46 (20)          ; |testingigo_all|flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo                                                     ; work         ;
;                   |altsyncram_ntd1:FIFOram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testingigo_all|flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|altsyncram_ntd1:FIFOram                             ; work         ;
;                      |altsyncram_iej1:altsyncram1| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testingigo_all|flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|altsyncram_ntd1:FIFOram|altsyncram_iej1:altsyncram1 ; work         ;
;                   |cntr_f5b:rd_ptr_msb|            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |testingigo_all|flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_f5b:rd_ptr_msb                                 ; work         ;
;                   |cntr_g5b:wr_ptr|                ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |testingigo_all|flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr                                     ; work         ;
;                   |cntr_s57:usedw_counter|         ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 9 (9)            ; |testingigo_all|flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_s57:usedw_counter                              ; work         ;
;       |lpm_mux2:inst3|                             ; 40 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 0 (0)             ; 1 (0)            ; |testingigo_all|flashy_talk:inst12|lpm_mux2:inst3                                                                                                                            ; work         ;
;          |lpm_mux:lpm_mux_component|               ; 40 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 0 (0)             ; 1 (0)            ; |testingigo_all|flashy_talk:inst12|lpm_mux2:inst3|lpm_mux:lpm_mux_component                                                                                                  ; work         ;
;             |mux_4nc:auto_generated|               ; 40 (40)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 1 (1)            ; |testingigo_all|flashy_talk:inst12|lpm_mux2:inst3|lpm_mux:lpm_mux_component|mux_4nc:auto_generated                                                                           ; work         ;
;       |mycounter:inst12|                           ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |testingigo_all|flashy_talk:inst12|mycounter:inst12                                                                                                                          ; work         ;
;       |process_adc:inst|                           ; 141 (141)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 1 (1)             ; 79 (79)          ; |testingigo_all|flashy_talk:inst12|process_adc:inst                                                                                                                          ; work         ;
;    |summator:inst3|                                ; 57 (57)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 10 (10)           ; 42 (42)          ; |testingigo_all|summator:inst3                                                                                                                                               ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; FX2_PA_7       ; Input    ; 0             ; 0             ; --                    ; --  ;
; FX2_flags[1]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; FX2_flags[2]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; FX2_flags[0]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; DA7            ; Input    ; 6             ; 6             ; --                    ; --  ;
; FX2_CLK        ; Input    ; 0             ; 0             ; --                    ; --  ;
; External_clock ; Input    ; 0             ; 0             ; --                    ; --  ;
; DA6            ; Input    ; 6             ; 6             ; --                    ; --  ;
; DA5            ; Input    ; 6             ; 6             ; --                    ; --  ;
; DA4            ; Input    ; 6             ; 6             ; --                    ; --  ;
; DA3            ; Input    ; 6             ; 6             ; --                    ; --  ;
; DA1            ; Input    ; 6             ; 6             ; --                    ; --  ;
; DA0            ; Input    ; 6             ; 6             ; --                    ; --  ;
; DA2            ; Input    ; 6             ; 6             ; --                    ; --  ;
; FX2_PA_2       ; Output   ; --            ; --            ; --                    ; --  ;
; FX2_PA_5       ; Output   ; --            ; --            ; --                    ; --  ;
; FX2_PA_3       ; Output   ; --            ; --            ; --                    ; --  ;
; FX2_PA_4       ; Output   ; --            ; --            ; --                    ; --  ;
; FX2_PA_6       ; Output   ; --            ; --            ; --                    ; --  ;
; FX2_SLWR       ; Output   ; --            ; --            ; --                    ; --  ;
; FX2_SLRD       ; Output   ; --            ; --            ; --                    ; --  ;
; test1          ; Output   ; --            ; --            ; --                    ; --  ;
; test2          ; Output   ; --            ; --            ; --                    ; --  ;
; FX2_FD[7]      ; Bidir    ; 6             ; 6             ; --                    ; --  ;
; FX2_FD[6]      ; Bidir    ; 6             ; 6             ; --                    ; --  ;
; FX2_FD[5]      ; Bidir    ; 6             ; 6             ; --                    ; --  ;
; FX2_FD[4]      ; Bidir    ; 6             ; 6             ; --                    ; --  ;
; FX2_FD[3]      ; Bidir    ; 6             ; 6             ; --                    ; --  ;
; FX2_FD[2]      ; Bidir    ; 6             ; 6             ; --                    ; --  ;
; FX2_FD[1]      ; Bidir    ; 6             ; 6             ; --                    ; --  ;
; FX2_FD[0]      ; Bidir    ; 6             ; 6             ; --                    ; --  ;
+----------------+----------+---------------+---------------+-----------------------+-----+


+------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                           ;
+------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------+-------------------+---------+
; FX2_PA_7                                                   ;                   ;         ;
; FX2_flags[1]                                               ;                   ;         ;
; FX2_flags[2]                                               ;                   ;         ;
; FX2_flags[0]                                               ;                   ;         ;
; DA7                                                        ;                   ;         ;
;      - test2                                               ; 1                 ; 6       ;
;      - flashy_talk:inst12|buffer:inst1|datastore[7]        ; 1                 ; 6       ;
; FX2_CLK                                                    ;                   ;         ;
; External_clock                                             ;                   ;         ;
; DA6                                                        ;                   ;         ;
;      - flashy_talk:inst12|buffer:inst1|datastore[6]        ; 0                 ; 6       ;
; DA5                                                        ;                   ;         ;
;      - flashy_talk:inst12|buffer:inst1|datastore[5]        ; 0                 ; 6       ;
; DA4                                                        ;                   ;         ;
;      - flashy_talk:inst12|buffer:inst1|datastore[4]~feeder ; 1                 ; 6       ;
; DA3                                                        ;                   ;         ;
;      - flashy_talk:inst12|buffer:inst1|datastore[3]~feeder ; 0                 ; 6       ;
; DA1                                                        ;                   ;         ;
;      - flashy_talk:inst12|buffer:inst1|datastore[1]        ; 0                 ; 6       ;
; DA0                                                        ;                   ;         ;
;      - flashy_talk:inst12|buffer:inst1|datastore[0]        ; 1                 ; 6       ;
; DA2                                                        ;                   ;         ;
;      - flashy_talk:inst12|buffer:inst1|datastore[2]~feeder ; 1                 ; 6       ;
; FX2_FD[7]                                                  ;                   ;         ;
;      - control:inst|discriminator[7]                       ; 0                 ; 6       ;
; FX2_FD[6]                                                  ;                   ;         ;
;      - control:inst|discriminator[6]                       ; 1                 ; 6       ;
; FX2_FD[5]                                                  ;                   ;         ;
;      - control:inst|discriminator[5]~feeder                ; 0                 ; 6       ;
; FX2_FD[4]                                                  ;                   ;         ;
;      - control:inst|discriminator[4]                       ; 1                 ; 6       ;
; FX2_FD[3]                                                  ;                   ;         ;
;      - control:inst|discriminator[3]                       ; 0                 ; 6       ;
; FX2_FD[2]                                                  ;                   ;         ;
;      - control:inst|pcstatus~123                           ; 0                 ; 6       ;
; FX2_FD[1]                                                  ;                   ;         ;
;      - control:inst|pcstatus~123                           ; 0                 ; 6       ;
; FX2_FD[0]                                                  ;                   ;         ;
;      - FX2_bidir:inst1|PCINSTRUCTION[0]~30                 ; 1                 ; 6       ;
+------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                          ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; External_clock                                                                                                                ; PIN_88            ; 187     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; FX2_CLK                                                                                                                       ; PIN_17            ; 195     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; FX2_bidir:inst1|FIFO_WR~37                                                                                                    ; LCCOMB_X15_Y8_N14 ; 9       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FX2_bidir:inst1|PCINSTRUCTION[0]~30                                                                                           ; LCCOMB_X7_Y5_N16  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|dffpipe_c2e:rdaclr|dffe7a[0]                                 ; LCFF_X1_Y6_N1     ; 11      ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~84                                    ; LCCOMB_X19_Y8_N20 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|pulse_ram_output~150                    ; LCCOMB_X15_Y7_N26 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~84                                   ; LCCOMB_X20_Y7_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|pulse_ram_output~160                   ; LCCOMB_X19_Y7_N6  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|valid_wreq~29                          ; LCCOMB_X19_Y7_N12 ; 36      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|_~63                 ; LCCOMB_X24_Y7_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|_~79                 ; LCCOMB_X21_Y6_N2  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|_~79_Duplicate_536   ; LCCOMB_X22_Y6_N26 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|pulse_ram_output~153 ; LCCOMB_X24_Y6_N10 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|valid_wreq           ; LCCOMB_X24_Y6_N8  ; 23      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; flashy_talk:inst12|inst13~52                                                                                                  ; LCCOMB_X17_Y5_N22 ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; flashy_talk:inst12|process_adc:inst|counter[0]~662                                                                            ; LCCOMB_X22_Y5_N8  ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flashy_talk:inst12|process_adc:inst|max[0]~167                                                                                ; LCCOMB_X21_Y5_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flashy_talk:inst12|process_adc:inst|state                                                                                     ; LCFF_X19_Y5_N9    ; 58      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; inst8                                                                                                                         ; LCCOMB_X18_Y7_N26 ; 39      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; summator:inst3|state.01                                                                                                       ; LCFF_X15_Y8_N25   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+---------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                          ; Location      ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------+---------------+---------+----------------------+------------------+---------------------------+
; External_clock                                                                                ; PIN_88        ; 187     ; Global Clock         ; GCLK7            ; --                        ;
; FX2_CLK                                                                                       ; PIN_17        ; 195     ; Global Clock         ; GCLK2            ; --                        ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|dffpipe_c2e:rdaclr|dffe7a[0] ; LCFF_X1_Y6_N1 ; 11      ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------+---------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                               ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; flashy_talk:inst12|process_adc:inst|state                                                                                          ; 58      ;
; flashy_talk:inst12|process_adc:inst|counter[22]_OTERM161                                                                           ; 49      ;
; flashy_talk:inst12|process_adc:inst|counter[23]_OTERM159                                                                           ; 49      ;
; flashy_talk:inst12|datafilter:inst4|LessThan0~321                                                                                  ; 47      ;
; inst8                                                                                                                              ; 41      ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|valid_wreq~29                               ; 38      ;
; flashy_talk:inst12|process_adc:inst|max[0]~167                                                                                     ; 32      ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|valid_wreq                ; 31      ;
; flashy_talk:inst12|mycounter:inst12|count[0]                                                                                       ; 28      ;
; flashy_talk:inst12|mycounter:inst12|count[1]                                                                                       ; 27      ;
; flashy_talk:inst12|process_adc:inst|counter[0]~662                                                                                 ; 26      ;
; summator:inst3|state.01                                                                                                            ; 20      ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|pulse_ram_output~153      ; 19      ;
; summator:inst3|sum[15]_OTERM3                                                                                                      ; 15      ;
; summator:inst3|state.10                                                                                                            ; 15      ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|pulse_ram_output~150                         ; 14      ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|pulse_ram_output~160                        ; 14      ;
; FX2_bidir:inst1|state[2]                                                                                                           ; 14      ;
; FX2_bidir:inst1|state[1]                                                                                                           ; 12      ;
; FX2_bidir:inst1|state[3]                                                                                                           ; 12      ;
; flashy_talk:inst12|mycounter:inst12|cout~38                                                                                        ; 11      ;
; FX2_bidir:inst1|state[0]                                                                                                           ; 11      ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~84                                        ; 10      ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~84                                         ; 10      ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr|safe_q[8] ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr|safe_q[7] ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr|safe_q[6] ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr|safe_q[5] ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr|safe_q[4] ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr|safe_q[3] ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr|safe_q[2] ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr|safe_q[1] ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|cntr_g5b:wr_ptr|safe_q[0] ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|ram_read_address[8]~1630  ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|ram_read_address[7]~1629  ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|ram_read_address[6]~1628  ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|ram_read_address[5]~1627  ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|ram_read_address[4]~1626  ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|ram_read_address[3]~1625  ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|ram_read_address[2]~1624  ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|ram_read_address[1]~1623  ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|ram_read_address[0]~1622  ; 9       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~68                                         ; 9       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|_~68                                        ; 9       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|_~79                      ; 9       ;
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|rdempty_eq_comp_aeb_int~43                                        ; 9       ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|full_dff                                     ; 9       ;
; FX2_bidir:inst1|FIFO_WR~37                                                                                                         ; 9       ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|valid_rreq~25                               ; 9       ;
; FX2_bidir:inst1|Equal2~24                                                                                                          ; 9       ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                    ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------+
; dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|altsyncram_dhu:fifo_ram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None ; M4K_X11_Y5                                                                                     ;
; dcfifo2:inst5|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|altsyncram_10e1:FIFOram|altsyncram_sgj1:altsyncram1|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 2    ; None ; M4K_X11_Y8, M4K_X11_Y7                                                                         ;
; dcfifo3:inst11|scfifo:scfifo_component|scfifo_on21:auto_generated|a_dpfifo_vt21:dpfifo|altsyncram_10e1:FIFOram|altsyncram_sgj1:altsyncram1|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 2    ; None ; M4K_X23_Y10, M4K_X23_Y11                                                                       ;
; flashy_talk:inst12|dcfifo4:inst2|scfifo:scfifo_component|scfifo_jm21:auto_generated|a_dpfifo_qs21:dpfifo|altsyncram_ntd1:FIFOram|altsyncram_iej1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks ; 512          ; 64           ; 512          ; 64           ; yes                    ; yes                     ; yes                    ; no                      ; 32768 ; 512                         ; 64                          ; 512                         ; 64                          ; 32768               ; 8    ; None ; M4K_X23_Y8, M4K_X23_Y5, M4K_X23_Y9, M4K_X23_Y6, M4K_X23_Y7, M4K_X23_Y3, M4K_X23_Y4, M4K_X23_Y2 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,097 / 15,666 ( 7 % ) ;
; C16 interconnects          ; 10 / 812 ( 1 % )       ;
; C4 interconnects           ; 444 / 11,424 ( 4 % )   ;
; Direct links               ; 240 / 15,666 ( 2 % )   ;
; Global clocks              ; 3 / 8 ( 38 % )         ;
; Local interconnects        ; 295 / 4,608 ( 6 % )    ;
; R24 interconnects          ; 22 / 652 ( 3 % )       ;
; R4 interconnects           ; 643 / 13,328 ( 5 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.86) ; Number of LABs  (Total = 57) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 8                            ;
; 2                                           ; 3                            ;
; 3                                           ; 2                            ;
; 4                                           ; 2                            ;
; 5                                           ; 1                            ;
; 6                                           ; 3                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 2                            ;
; 14                                          ; 4                            ;
; 15                                          ; 2                            ;
; 16                                          ; 26                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.30) ; Number of LABs  (Total = 57) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 2                            ;
; 1 Clock                            ; 43                           ;
; 1 Clock enable                     ; 24                           ;
; 1 Sync. load                       ; 1                            ;
; 2 Clocks                           ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.72) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 3                            ;
; 2                                            ; 6                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 4                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 4                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 5                            ;
; 23                                           ; 3                            ;
; 24                                           ; 3                            ;
; 25                                           ; 1                            ;
; 26                                           ; 6                            ;
; 27                                           ; 1                            ;
; 28                                           ; 2                            ;
; 29                                           ; 0                            ;
; 30                                           ; 4                            ;
; 31                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.63) ; Number of LABs  (Total = 57) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 7                            ;
; 2                                               ; 4                            ;
; 3                                               ; 2                            ;
; 4                                               ; 5                            ;
; 5                                               ; 2                            ;
; 6                                               ; 2                            ;
; 7                                               ; 2                            ;
; 8                                               ; 3                            ;
; 9                                               ; 2                            ;
; 10                                              ; 1                            ;
; 11                                              ; 2                            ;
; 12                                              ; 6                            ;
; 13                                              ; 6                            ;
; 14                                              ; 2                            ;
; 15                                              ; 3                            ;
; 16                                              ; 6                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.18) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 3                            ;
; 3                                            ; 3                            ;
; 4                                            ; 4                            ;
; 5                                            ; 4                            ;
; 6                                            ; 3                            ;
; 7                                            ; 3                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 4                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 1                            ;
; 17                                           ; 4                            ;
; 18                                           ; 3                            ;
; 19                                           ; 2                            ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 3                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 07 18:54:21 2008
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off flashy_get -c testingigo_all
Info: Selected device EP2C5T144C8 for design "testingigo_all"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock incremental compilation is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5T144I8 is compatible
    Info: Device EP2C8T144C8 is compatible
    Info: Device EP2C8T144I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 76
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node External_clock (placed in PIN 88 (CLK7, LVDSCLK3n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info: Automatically promoted node FX2_CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node dcfifo0:inst4|dcfifo:dcfifo_component|dcfifo_4dj1:auto_generated|dffpipe_c2e:rdaclr|dffe7a[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 1281 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info: Fitter preparation operations ending: elapsed time is 00:00:08
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 730 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 720 ps
Info: Starting physical synthesis algorithm fanout splitting
Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:07
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:08
Info: Estimated most critical path is register to register delay of 8.253 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y5; Fanout = 1; REG Node = 'flashy_talk:inst12|process_adc:inst|LessThan0~466_OTERM51'
    Info: 2: + IC(0.511 ns) + CELL(0.370 ns) = 0.881 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'flashy_talk:inst12|process_adc:inst|LessThan0~467'
    Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 1.692 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'flashy_talk:inst12|process_adc:inst|LessThan0~468'
    Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 2.503 ns; Loc. = LAB_X21_Y5; Fanout = 7; COMB Node = 'flashy_talk:inst12|process_adc:inst|LessThan0~471'
    Info: 5: + IC(1.666 ns) + CELL(0.621 ns) = 4.790 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[0]~649'
    Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.876 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[1]~651'
    Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.962 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[2]~653'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.048 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[3]~655'
    Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.134 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[4]~657'
    Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.220 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[5]~659'
    Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.306 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[6]~661'
    Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.392 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[7]~664'
    Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.478 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[8]~666'
    Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.564 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[9]~668'
    Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 5.650 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[10]~670'
    Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 5.736 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[11]~672'
    Info: 17: + IC(0.107 ns) + CELL(0.086 ns) = 5.929 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[12]~674'
    Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 6.015 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[13]~676'
    Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 6.101 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[14]~678'
    Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 6.187 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[15]~680'
    Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 6.273 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[16]~682'
    Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 6.359 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[17]~684'
    Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 6.445 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[18]~686'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 6.531 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[19]~688'
    Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 6.617 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[20]~690'
    Info: 26: + IC(0.000 ns) + CELL(0.506 ns) = 7.123 ns; Loc. = LAB_X25_Y5; Fanout = 1; COMB Node = 'flashy_talk:inst12|process_adc:inst|counter[21]~691'
    Info: 27: + IC(1.022 ns) + CELL(0.108 ns) = 8.253 ns; Loc. = LAB_X24_Y5; Fanout = 1; REG Node = 'flashy_talk:inst12|process_adc:inst|counter[21]_OTERM315'
    Info: Total cell delay = 4.319 ns ( 52.33 % )
    Info: Total interconnect delay = 3.934 ns ( 47.67 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 4% of the available device resources
    Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 17 output pins without output pin load capacitance assignment
    Info: Pin "FX2_PA_2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_PA_5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_PA_3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_PA_4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_PA_6" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_SLWR" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_SLRD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "test1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "test2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_FD[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_FD[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_FD[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_FD[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_FD[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_FD[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_FD[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FX2_FD[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin FX2_PA_3 has VCC driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: FX2_bidir:inst1|FIFO_WR~37
        Info: Type bidirectional pin FX2_FD[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FX2_FD[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FX2_FD[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FX2_FD[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FX2_FD[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FX2_FD[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FX2_FD[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bidirectional pin FX2_FD[1] uses the 3.3-V LVTTL I/O standard
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Tue Oct 07 18:54:44 2008
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:16


