#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Oct 21 15:22:41 2024
# Process ID: 8608
# Current directory: C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_auto_pc_8_synth_1
# Command line: vivado.exe -log base_auto_pc_8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_auto_pc_8.tcl
# Log file: C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_auto_pc_8_synth_1/base_auto_pc_8.vds
# Journal file: C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_auto_pc_8_synth_1\vivado.jou
# Running On        :Beta
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 7640U w/ Radeon 760M Graphics      
# CPU Frequency     :3493 MHz
# CPU Physical cores:6
# CPU Logical cores :11
# Host memory       :33492 MB
# Swap memory       :5411 MB
# Total Virtual     :38903 MB
# Available Virtual :4749 MB
#-----------------------------------------------------------
source base_auto_pc_8.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 487.855 ; gain = 202.688
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/XilinxDev/PBEAI3/PYNQ-master/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_auto_pc_8
Command: synth_design -top base_auto_pc_8 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22408
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1379.246 ; gain = 446.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_8' [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_auto_pc_8/synth/base_auto_pc_8.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' (0#1) [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_8' (0#1) [c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_auto_pc_8/synth/base_auto_pc_8.v:53]
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1622.160 ; gain = 689.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1622.160 ; gain = 689.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1622.160 ; gain = 689.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1622.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file 'c:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.gen/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8_ooc.xdc'.
Parsing XDC File [C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_auto_pc_8_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_auto_pc_8_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1627.230 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_auto_pc_8_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_protocol_converter_v2_1_31_axi_protocol_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1627.230 ; gain = 694.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1627.230 ; gain = 689.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1627.230 ; gain = 694.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1627.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 50100d96
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1627.230 ; gain = 1123.840
INFO: [Common 17-1381] The checkpoint 'C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_auto_pc_8_synth_1/base_auto_pc_8.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_auto_pc_8, cache-ID = c84b34ef69242a50
INFO: [Common 17-1381] The checkpoint 'C:/XilinxDev/PBEAI3/HDMI_test_base1/HDMI_test2/HDMI_test2.runs/base_auto_pc_8_synth_1/base_auto_pc_8.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_auto_pc_8_utilization_synth.rpt -pb base_auto_pc_8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 15:24:00 2024...
