.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LCD_tx */
.set LCD_tx__0__DR, CYREG_GPIO_PRT0_DR
.set LCD_tx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_tx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_tx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_tx__0__HSIOM_MASK, 0x000000F0
.set LCD_tx__0__HSIOM_SHIFT, 4
.set LCD_tx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_tx__0__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_tx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_tx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_tx__0__MASK, 0x02
.set LCD_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_tx__0__PC, CYREG_GPIO_PRT0_PC
.set LCD_tx__0__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_tx__0__PORT, 0
.set LCD_tx__0__PS, CYREG_GPIO_PRT0_PS
.set LCD_tx__0__SHIFT, 1
.set LCD_tx__DR, CYREG_GPIO_PRT0_DR
.set LCD_tx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_tx__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_tx__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_tx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_tx__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_tx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_tx__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_tx__MASK, 0x02
.set LCD_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_tx__PC, CYREG_GPIO_PRT0_PC
.set LCD_tx__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_tx__PORT, 0
.set LCD_tx__PS, CYREG_GPIO_PRT0_PS
.set LCD_tx__SHIFT, 1

/* sw0 */
.set sw0__0__DR, CYREG_GPIO_PRT2_DR
.set sw0__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set sw0__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set sw0__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set sw0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set sw0__0__HSIOM_MASK, 0x0000000F
.set sw0__0__HSIOM_SHIFT, 0
.set sw0__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set sw0__0__INTR, CYREG_GPIO_PRT2_INTR
.set sw0__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set sw0__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set sw0__0__MASK, 0x01
.set sw0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set sw0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set sw0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set sw0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set sw0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set sw0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set sw0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set sw0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set sw0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set sw0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set sw0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set sw0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set sw0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set sw0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set sw0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set sw0__0__PC, CYREG_GPIO_PRT2_PC
.set sw0__0__PC2, CYREG_GPIO_PRT2_PC2
.set sw0__0__PORT, 2
.set sw0__0__PS, CYREG_GPIO_PRT2_PS
.set sw0__0__SHIFT, 0
.set sw0__DR, CYREG_GPIO_PRT2_DR
.set sw0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set sw0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set sw0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set sw0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set sw0__INTR, CYREG_GPIO_PRT2_INTR
.set sw0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set sw0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set sw0__MASK, 0x01
.set sw0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set sw0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set sw0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set sw0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set sw0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set sw0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set sw0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set sw0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set sw0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set sw0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set sw0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set sw0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set sw0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set sw0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set sw0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set sw0__PC, CYREG_GPIO_PRT2_PC
.set sw0__PC2, CYREG_GPIO_PRT2_PC2
.set sw0__PORT, 2
.set sw0__PS, CYREG_GPIO_PRT2_PS
.set sw0__SHIFT, 0

/* sw1 */
.set sw1__0__DR, CYREG_GPIO_PRT2_DR
.set sw1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set sw1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set sw1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set sw1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set sw1__0__HSIOM_MASK, 0x000000F0
.set sw1__0__HSIOM_SHIFT, 4
.set sw1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set sw1__0__INTR, CYREG_GPIO_PRT2_INTR
.set sw1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set sw1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set sw1__0__MASK, 0x02
.set sw1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set sw1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set sw1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set sw1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set sw1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set sw1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set sw1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set sw1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set sw1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set sw1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set sw1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set sw1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set sw1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set sw1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set sw1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set sw1__0__PC, CYREG_GPIO_PRT2_PC
.set sw1__0__PC2, CYREG_GPIO_PRT2_PC2
.set sw1__0__PORT, 2
.set sw1__0__PS, CYREG_GPIO_PRT2_PS
.set sw1__0__SHIFT, 1
.set sw1__DR, CYREG_GPIO_PRT2_DR
.set sw1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set sw1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set sw1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set sw1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set sw1__INTR, CYREG_GPIO_PRT2_INTR
.set sw1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set sw1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set sw1__MASK, 0x02
.set sw1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set sw1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set sw1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set sw1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set sw1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set sw1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set sw1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set sw1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set sw1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set sw1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set sw1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set sw1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set sw1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set sw1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set sw1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set sw1__PC, CYREG_GPIO_PRT2_PC
.set sw1__PC2, CYREG_GPIO_PRT2_PC2
.set sw1__PORT, 2
.set sw1__PS, CYREG_GPIO_PRT2_PS
.set sw1__SHIFT, 1

/* sw2 */
.set sw2__0__DR, CYREG_GPIO_PRT0_DR
.set sw2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set sw2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set sw2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set sw2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set sw2__0__HSIOM_MASK, 0x0000000F
.set sw2__0__HSIOM_SHIFT, 0
.set sw2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set sw2__0__INTR, CYREG_GPIO_PRT0_INTR
.set sw2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set sw2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set sw2__0__MASK, 0x01
.set sw2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set sw2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set sw2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set sw2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set sw2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set sw2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set sw2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set sw2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set sw2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set sw2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set sw2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set sw2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set sw2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set sw2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set sw2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set sw2__0__PC, CYREG_GPIO_PRT0_PC
.set sw2__0__PC2, CYREG_GPIO_PRT0_PC2
.set sw2__0__PORT, 0
.set sw2__0__PS, CYREG_GPIO_PRT0_PS
.set sw2__0__SHIFT, 0
.set sw2__DR, CYREG_GPIO_PRT0_DR
.set sw2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set sw2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set sw2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set sw2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set sw2__INTR, CYREG_GPIO_PRT0_INTR
.set sw2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set sw2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set sw2__MASK, 0x01
.set sw2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set sw2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set sw2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set sw2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set sw2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set sw2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set sw2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set sw2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set sw2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set sw2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set sw2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set sw2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set sw2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set sw2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set sw2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set sw2__PC, CYREG_GPIO_PRT0_PC
.set sw2__PC2, CYREG_GPIO_PRT0_PC2
.set sw2__PORT, 0
.set sw2__PS, CYREG_GPIO_PRT0_PS
.set sw2__SHIFT, 0

/* P4_4 */
.set P4_4__0__DR, CYREG_GPIO_PRT4_DR
.set P4_4__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P4_4__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P4_4__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P4_4__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set P4_4__0__HSIOM_MASK, 0x000F0000
.set P4_4__0__HSIOM_SHIFT, 16
.set P4_4__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P4_4__0__INTR, CYREG_GPIO_PRT4_INTR
.set P4_4__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P4_4__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P4_4__0__MASK, 0x10
.set P4_4__0__PC, CYREG_GPIO_PRT4_PC
.set P4_4__0__PC2, CYREG_GPIO_PRT4_PC2
.set P4_4__0__PORT, 4
.set P4_4__0__PS, CYREG_GPIO_PRT4_PS
.set P4_4__0__SHIFT, 4
.set P4_4__DR, CYREG_GPIO_PRT4_DR
.set P4_4__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P4_4__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P4_4__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P4_4__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P4_4__INTR, CYREG_GPIO_PRT4_INTR
.set P4_4__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P4_4__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P4_4__LED1__DR, CYREG_GPIO_PRT4_DR
.set P4_4__LED1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P4_4__LED1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P4_4__LED1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P4_4__LED1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P4_4__LED1__INTR, CYREG_GPIO_PRT4_INTR
.set P4_4__LED1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P4_4__LED1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P4_4__LED1__MASK, 0x10
.set P4_4__LED1__PC, CYREG_GPIO_PRT4_PC
.set P4_4__LED1__PC2, CYREG_GPIO_PRT4_PC2
.set P4_4__LED1__PORT, 4
.set P4_4__LED1__PS, CYREG_GPIO_PRT4_PS
.set P4_4__LED1__SHIFT, 4
.set P4_4__MASK, 0x10
.set P4_4__PC, CYREG_GPIO_PRT4_PC
.set P4_4__PC2, CYREG_GPIO_PRT4_PC2
.set P4_4__PORT, 4
.set P4_4__PS, CYREG_GPIO_PRT4_PS
.set P4_4__SHIFT, 4

/* P7_1 */
.set P7_1__0__DR, CYREG_GPIO_PRT7_DR
.set P7_1__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set P7_1__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set P7_1__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set P7_1__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set P7_1__0__HSIOM_MASK, 0x000000F0
.set P7_1__0__HSIOM_SHIFT, 4
.set P7_1__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set P7_1__0__INTR, CYREG_GPIO_PRT7_INTR
.set P7_1__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set P7_1__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set P7_1__0__MASK, 0x02
.set P7_1__0__PC, CYREG_GPIO_PRT7_PC
.set P7_1__0__PC2, CYREG_GPIO_PRT7_PC2
.set P7_1__0__PORT, 7
.set P7_1__0__PS, CYREG_GPIO_PRT7_PS
.set P7_1__0__SHIFT, 1
.set P7_1__DR, CYREG_GPIO_PRT7_DR
.set P7_1__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set P7_1__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set P7_1__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set P7_1__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set P7_1__INTR, CYREG_GPIO_PRT7_INTR
.set P7_1__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set P7_1__INTSTAT, CYREG_GPIO_PRT7_INTR
.set P7_1__MASK, 0x02
.set P7_1__PC, CYREG_GPIO_PRT7_PC
.set P7_1__PC2, CYREG_GPIO_PRT7_PC2
.set P7_1__PORT, 7
.set P7_1__PS, CYREG_GPIO_PRT7_PS
.set P7_1__SHIFT, 1
.set P7_1__SNAP, CYREG_GPIO_PRT7_INTR

/* crdy */
.set crdy__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set crdy__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set crdy__INTC_MASK, 0x100
.set crdy__INTC_NUMBER, 8
.set crdy__INTC_PRIOR_MASK, 0xC0
.set crdy__INTC_PRIOR_NUM, 3
.set crdy__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set crdy__INTC_SET_EN_REG, CYREG_CM0_ISER
.set crdy__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* dio0 */
.set dio0__0__DR, CYREG_GPIO_PRT3_DR
.set dio0__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set dio0__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set dio0__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set dio0__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set dio0__0__HSIOM_MASK, 0x00F00000
.set dio0__0__HSIOM_SHIFT, 20
.set dio0__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio0__0__INTR, CYREG_GPIO_PRT3_INTR
.set dio0__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio0__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set dio0__0__MASK, 0x20
.set dio0__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set dio0__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set dio0__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set dio0__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set dio0__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set dio0__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set dio0__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set dio0__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set dio0__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set dio0__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set dio0__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set dio0__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set dio0__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set dio0__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set dio0__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set dio0__0__PC, CYREG_GPIO_PRT3_PC
.set dio0__0__PC2, CYREG_GPIO_PRT3_PC2
.set dio0__0__PORT, 3
.set dio0__0__PS, CYREG_GPIO_PRT3_PS
.set dio0__0__SHIFT, 5
.set dio0__DR, CYREG_GPIO_PRT3_DR
.set dio0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set dio0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set dio0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set dio0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio0__INTR, CYREG_GPIO_PRT3_INTR
.set dio0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set dio0__MASK, 0x20
.set dio0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set dio0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set dio0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set dio0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set dio0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set dio0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set dio0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set dio0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set dio0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set dio0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set dio0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set dio0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set dio0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set dio0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set dio0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set dio0__PC, CYREG_GPIO_PRT3_PC
.set dio0__PC2, CYREG_GPIO_PRT3_PC2
.set dio0__PORT, 3
.set dio0__PS, CYREG_GPIO_PRT3_PS
.set dio0__SHIFT, 5

/* dio1 */
.set dio1__0__DR, CYREG_GPIO_PRT3_DR
.set dio1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set dio1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set dio1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set dio1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set dio1__0__HSIOM_MASK, 0x0F000000
.set dio1__0__HSIOM_SHIFT, 24
.set dio1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio1__0__INTR, CYREG_GPIO_PRT3_INTR
.set dio1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set dio1__0__MASK, 0x40
.set dio1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set dio1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set dio1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set dio1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set dio1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set dio1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set dio1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set dio1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set dio1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set dio1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set dio1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set dio1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set dio1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set dio1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set dio1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set dio1__0__PC, CYREG_GPIO_PRT3_PC
.set dio1__0__PC2, CYREG_GPIO_PRT3_PC2
.set dio1__0__PORT, 3
.set dio1__0__PS, CYREG_GPIO_PRT3_PS
.set dio1__0__SHIFT, 6
.set dio1__DR, CYREG_GPIO_PRT3_DR
.set dio1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set dio1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set dio1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set dio1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio1__INTR, CYREG_GPIO_PRT3_INTR
.set dio1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set dio1__MASK, 0x40
.set dio1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set dio1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set dio1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set dio1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set dio1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set dio1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set dio1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set dio1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set dio1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set dio1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set dio1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set dio1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set dio1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set dio1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set dio1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set dio1__PC, CYREG_GPIO_PRT3_PC
.set dio1__PC2, CYREG_GPIO_PRT3_PC2
.set dio1__PORT, 3
.set dio1__PS, CYREG_GPIO_PRT3_PS
.set dio1__SHIFT, 6

/* dio2 */
.set dio2__0__DR, CYREG_GPIO_PRT3_DR
.set dio2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set dio2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set dio2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set dio2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set dio2__0__HSIOM_MASK, 0xF0000000
.set dio2__0__HSIOM_SHIFT, 28
.set dio2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio2__0__INTR, CYREG_GPIO_PRT3_INTR
.set dio2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set dio2__0__MASK, 0x80
.set dio2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set dio2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set dio2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set dio2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set dio2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set dio2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set dio2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set dio2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set dio2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set dio2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set dio2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set dio2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set dio2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set dio2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set dio2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set dio2__0__PC, CYREG_GPIO_PRT3_PC
.set dio2__0__PC2, CYREG_GPIO_PRT3_PC2
.set dio2__0__PORT, 3
.set dio2__0__PS, CYREG_GPIO_PRT3_PS
.set dio2__0__SHIFT, 7
.set dio2__DR, CYREG_GPIO_PRT3_DR
.set dio2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set dio2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set dio2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set dio2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio2__INTR, CYREG_GPIO_PRT3_INTR
.set dio2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set dio2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set dio2__MASK, 0x80
.set dio2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set dio2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set dio2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set dio2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set dio2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set dio2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set dio2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set dio2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set dio2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set dio2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set dio2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set dio2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set dio2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set dio2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set dio2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set dio2__PC, CYREG_GPIO_PRT3_PC
.set dio2__PC2, CYREG_GPIO_PRT3_PC2
.set dio2__PORT, 3
.set dio2__PS, CYREG_GPIO_PRT3_PS
.set dio2__SHIFT, 7

/* flow_cy_m0s8_tcpwm_1 */
.set flow_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set flow_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set flow_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set flow_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set flow_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set flow_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set flow_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set flow_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set flow_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set flow_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set flow_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set flow_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set flow_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set flow_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set flow_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set flow_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set flow_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set flow_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set flow_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set flow_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set flow_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set flow_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set flow_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set flow_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set flow_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set flow_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set flow_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set flow_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set flow_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set flow_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* nrst */
.set nrst__0__DR, CYREG_GPIO_PRT3_DR
.set nrst__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set nrst__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set nrst__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set nrst__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set nrst__0__HSIOM_MASK, 0x000F0000
.set nrst__0__HSIOM_SHIFT, 16
.set nrst__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set nrst__0__INTR, CYREG_GPIO_PRT3_INTR
.set nrst__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set nrst__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set nrst__0__MASK, 0x10
.set nrst__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set nrst__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set nrst__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set nrst__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set nrst__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set nrst__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set nrst__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set nrst__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set nrst__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set nrst__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set nrst__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set nrst__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set nrst__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set nrst__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set nrst__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set nrst__0__PC, CYREG_GPIO_PRT3_PC
.set nrst__0__PC2, CYREG_GPIO_PRT3_PC2
.set nrst__0__PORT, 3
.set nrst__0__PS, CYREG_GPIO_PRT3_PS
.set nrst__0__SHIFT, 4
.set nrst__DR, CYREG_GPIO_PRT3_DR
.set nrst__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set nrst__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set nrst__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set nrst__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set nrst__INTR, CYREG_GPIO_PRT3_INTR
.set nrst__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set nrst__INTSTAT, CYREG_GPIO_PRT3_INTR
.set nrst__MASK, 0x10
.set nrst__PA__CFG0, CYREG_UDB_PA3_CFG0
.set nrst__PA__CFG1, CYREG_UDB_PA3_CFG1
.set nrst__PA__CFG10, CYREG_UDB_PA3_CFG10
.set nrst__PA__CFG11, CYREG_UDB_PA3_CFG11
.set nrst__PA__CFG12, CYREG_UDB_PA3_CFG12
.set nrst__PA__CFG13, CYREG_UDB_PA3_CFG13
.set nrst__PA__CFG14, CYREG_UDB_PA3_CFG14
.set nrst__PA__CFG2, CYREG_UDB_PA3_CFG2
.set nrst__PA__CFG3, CYREG_UDB_PA3_CFG3
.set nrst__PA__CFG4, CYREG_UDB_PA3_CFG4
.set nrst__PA__CFG5, CYREG_UDB_PA3_CFG5
.set nrst__PA__CFG6, CYREG_UDB_PA3_CFG6
.set nrst__PA__CFG7, CYREG_UDB_PA3_CFG7
.set nrst__PA__CFG8, CYREG_UDB_PA3_CFG8
.set nrst__PA__CFG9, CYREG_UDB_PA3_CFG9
.set nrst__PC, CYREG_GPIO_PRT3_PC
.set nrst__PC2, CYREG_GPIO_PRT3_PC2
.set nrst__PORT, 3
.set nrst__PS, CYREG_GPIO_PRT3_PS
.set nrst__SHIFT, 4

/* ubut */
.set ubut__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ubut__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ubut__INTC_MASK, 0x02
.set ubut__INTC_NUMBER, 1
.set ubut__INTC_PRIOR_MASK, 0xC000
.set ubut__INTC_PRIOR_NUM, 3
.set ubut__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set ubut__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ubut__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* wdog */
.set wdog__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set wdog__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set wdog__INTC_MASK, 0x80
.set wdog__INTC_NUMBER, 7
.set wdog__INTC_PRIOR_MASK, 0xC0000000
.set wdog__INTC_PRIOR_NUM, 3
.set wdog__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set wdog__INTC_SET_EN_REG, CYREG_CM0_ISER
.set wdog__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ADC_1_cy_psoc4_sar */
.set ADC_1_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_1_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_1_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_1_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_1_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_1_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_1_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_1_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_1_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING

/* ADC_1_cy_psoc4_sarmux_8 */
.set ADC_1_cy_psoc4_sarmux_8__CH_0_PIN, 2
.set ADC_1_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_1_cy_psoc4_sarmux_8__CH_1_PIN, 0
.set ADC_1_cy_psoc4_sarmux_8__CH_1_PORT, 7
.set ADC_1_cy_psoc4_sarmux_8__CH_2_PIN, 4
.set ADC_1_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_1_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_1_cy_psoc4_sarmux_8__VNEG, 0

/* ADC_1_intClock */
.set ADC_1_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_1_intClock__DIV_ID, 0x00000043
.set ADC_1_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set ADC_1_intClock__PA_DIV_ID, 0x000000FF

/* ADC_1_IRQ */
.set ADC_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_1_IRQ__INTC_MASK, 0x10000
.set ADC_1_IRQ__INTC_NUMBER, 16
.set ADC_1_IRQ__INTC_PRIOR_MASK, 0xC0
.set ADC_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SPI_1_miso_s */
.set SPI_1_miso_s__0__DR, CYREG_GPIO_PRT3_DR
.set SPI_1_miso_s__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPI_1_miso_s__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPI_1_miso_s__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPI_1_miso_s__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_1_miso_s__0__HSIOM_GPIO, 0
.set SPI_1_miso_s__0__HSIOM_I2C, 14
.set SPI_1_miso_s__0__HSIOM_I2C_SDA, 14
.set SPI_1_miso_s__0__HSIOM_MASK, 0x000000F0
.set SPI_1_miso_s__0__HSIOM_SHIFT, 4
.set SPI_1_miso_s__0__HSIOM_SPI, 15
.set SPI_1_miso_s__0__HSIOM_SPI_MISO, 15
.set SPI_1_miso_s__0__HSIOM_UART, 9
.set SPI_1_miso_s__0__HSIOM_UART_TX, 9
.set SPI_1_miso_s__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPI_1_miso_s__0__INTR, CYREG_GPIO_PRT3_INTR
.set SPI_1_miso_s__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPI_1_miso_s__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPI_1_miso_s__0__MASK, 0x02
.set SPI_1_miso_s__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set SPI_1_miso_s__0__OUT_SEL_SHIFT, 2
.set SPI_1_miso_s__0__OUT_SEL_VAL, -1
.set SPI_1_miso_s__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_1_miso_s__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_1_miso_s__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_1_miso_s__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_1_miso_s__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_1_miso_s__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_1_miso_s__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_1_miso_s__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_1_miso_s__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_1_miso_s__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_1_miso_s__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_1_miso_s__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_1_miso_s__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_1_miso_s__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_1_miso_s__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_1_miso_s__0__PC, CYREG_GPIO_PRT3_PC
.set SPI_1_miso_s__0__PC2, CYREG_GPIO_PRT3_PC2
.set SPI_1_miso_s__0__PORT, 3
.set SPI_1_miso_s__0__PS, CYREG_GPIO_PRT3_PS
.set SPI_1_miso_s__0__SHIFT, 1
.set SPI_1_miso_s__DR, CYREG_GPIO_PRT3_DR
.set SPI_1_miso_s__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPI_1_miso_s__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPI_1_miso_s__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPI_1_miso_s__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPI_1_miso_s__INTR, CYREG_GPIO_PRT3_INTR
.set SPI_1_miso_s__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPI_1_miso_s__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPI_1_miso_s__MASK, 0x02
.set SPI_1_miso_s__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_1_miso_s__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_1_miso_s__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_1_miso_s__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_1_miso_s__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_1_miso_s__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_1_miso_s__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_1_miso_s__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_1_miso_s__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_1_miso_s__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_1_miso_s__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_1_miso_s__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_1_miso_s__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_1_miso_s__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_1_miso_s__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_1_miso_s__PC, CYREG_GPIO_PRT3_PC
.set SPI_1_miso_s__PC2, CYREG_GPIO_PRT3_PC2
.set SPI_1_miso_s__PORT, 3
.set SPI_1_miso_s__PS, CYREG_GPIO_PRT3_PS
.set SPI_1_miso_s__SHIFT, 1

/* SPI_1_mosi_s */
.set SPI_1_mosi_s__0__DR, CYREG_GPIO_PRT3_DR
.set SPI_1_mosi_s__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPI_1_mosi_s__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPI_1_mosi_s__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPI_1_mosi_s__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_1_mosi_s__0__HSIOM_GPIO, 0
.set SPI_1_mosi_s__0__HSIOM_I2C, 14
.set SPI_1_mosi_s__0__HSIOM_I2C_SCL, 14
.set SPI_1_mosi_s__0__HSIOM_MASK, 0x0000000F
.set SPI_1_mosi_s__0__HSIOM_SHIFT, 0
.set SPI_1_mosi_s__0__HSIOM_SPI, 15
.set SPI_1_mosi_s__0__HSIOM_SPI_MOSI, 15
.set SPI_1_mosi_s__0__HSIOM_UART, 9
.set SPI_1_mosi_s__0__HSIOM_UART_RX, 9
.set SPI_1_mosi_s__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPI_1_mosi_s__0__INTR, CYREG_GPIO_PRT3_INTR
.set SPI_1_mosi_s__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPI_1_mosi_s__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPI_1_mosi_s__0__MASK, 0x01
.set SPI_1_mosi_s__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_1_mosi_s__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_1_mosi_s__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_1_mosi_s__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_1_mosi_s__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_1_mosi_s__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_1_mosi_s__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_1_mosi_s__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_1_mosi_s__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_1_mosi_s__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_1_mosi_s__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_1_mosi_s__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_1_mosi_s__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_1_mosi_s__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_1_mosi_s__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_1_mosi_s__0__PC, CYREG_GPIO_PRT3_PC
.set SPI_1_mosi_s__0__PC2, CYREG_GPIO_PRT3_PC2
.set SPI_1_mosi_s__0__PORT, 3
.set SPI_1_mosi_s__0__PS, CYREG_GPIO_PRT3_PS
.set SPI_1_mosi_s__0__SHIFT, 0
.set SPI_1_mosi_s__DR, CYREG_GPIO_PRT3_DR
.set SPI_1_mosi_s__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPI_1_mosi_s__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPI_1_mosi_s__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPI_1_mosi_s__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPI_1_mosi_s__INTR, CYREG_GPIO_PRT3_INTR
.set SPI_1_mosi_s__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPI_1_mosi_s__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPI_1_mosi_s__MASK, 0x01
.set SPI_1_mosi_s__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_1_mosi_s__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_1_mosi_s__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_1_mosi_s__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_1_mosi_s__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_1_mosi_s__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_1_mosi_s__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_1_mosi_s__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_1_mosi_s__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_1_mosi_s__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_1_mosi_s__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_1_mosi_s__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_1_mosi_s__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_1_mosi_s__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_1_mosi_s__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_1_mosi_s__PC, CYREG_GPIO_PRT3_PC
.set SPI_1_mosi_s__PC2, CYREG_GPIO_PRT3_PC2
.set SPI_1_mosi_s__PORT, 3
.set SPI_1_mosi_s__PS, CYREG_GPIO_PRT3_PS
.set SPI_1_mosi_s__SHIFT, 0

/* SPI_1_SCB */
.set SPI_1_SCB__CTRL, CYREG_SCB1_CTRL
.set SPI_1_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set SPI_1_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set SPI_1_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set SPI_1_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set SPI_1_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set SPI_1_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set SPI_1_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set SPI_1_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set SPI_1_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set SPI_1_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set SPI_1_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set SPI_1_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set SPI_1_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set SPI_1_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set SPI_1_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set SPI_1_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set SPI_1_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set SPI_1_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set SPI_1_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set SPI_1_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set SPI_1_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set SPI_1_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set SPI_1_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set SPI_1_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set SPI_1_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set SPI_1_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set SPI_1_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set SPI_1_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set SPI_1_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set SPI_1_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set SPI_1_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set SPI_1_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set SPI_1_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPI_1_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPI_1_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPI_1_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPI_1_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPI_1_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPI_1_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPI_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPI_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPI_1_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPI_1_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPI_1_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPI_1_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPI_1_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPI_1_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPI_1_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPI_1_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPI_1_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPI_1_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPI_1_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPI_1_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPI_1_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPI_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPI_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPI_1_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPI_1_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPI_1_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPI_1_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPI_1_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPI_1_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPI_1_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPI_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPI_1_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPI_1_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPI_1_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPI_1_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPI_1_SCB__SS0_POSISTION, 0
.set SPI_1_SCB__SS1_POSISTION, 1
.set SPI_1_SCB__SS2_POSISTION, 2
.set SPI_1_SCB__SS3_POSISTION, 3
.set SPI_1_SCB__STATUS, CYREG_SCB1_STATUS
.set SPI_1_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPI_1_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPI_1_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPI_1_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPI_1_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPI_1_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set SPI_1_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPI_1_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPI_1_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* SPI_1_SCBCLK */
.set SPI_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set SPI_1_SCBCLK__DIV_ID, 0x00000040
.set SPI_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set SPI_1_SCBCLK__PA_DIV_ID, 0x000000FF

/* SPI_1_sclk_s */
.set SPI_1_sclk_s__0__DR, CYREG_GPIO_PRT0_DR
.set SPI_1_sclk_s__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_1_sclk_s__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_1_sclk_s__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_1_sclk_s__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_1_sclk_s__0__HSIOM_GPIO, 0
.set SPI_1_sclk_s__0__HSIOM_MASK, 0x0F000000
.set SPI_1_sclk_s__0__HSIOM_SHIFT, 24
.set SPI_1_sclk_s__0__HSIOM_SPI, 15
.set SPI_1_sclk_s__0__HSIOM_SPI_CLK, 15
.set SPI_1_sclk_s__0__HSIOM_UART, 9
.set SPI_1_sclk_s__0__HSIOM_UART_CTS, 9
.set SPI_1_sclk_s__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_1_sclk_s__0__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_1_sclk_s__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_1_sclk_s__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_1_sclk_s__0__MASK, 0x40
.set SPI_1_sclk_s__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_1_sclk_s__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_1_sclk_s__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_1_sclk_s__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_1_sclk_s__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_1_sclk_s__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_1_sclk_s__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_1_sclk_s__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_1_sclk_s__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_1_sclk_s__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_1_sclk_s__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_1_sclk_s__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_1_sclk_s__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_1_sclk_s__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_1_sclk_s__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_1_sclk_s__0__PC, CYREG_GPIO_PRT0_PC
.set SPI_1_sclk_s__0__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_1_sclk_s__0__PORT, 0
.set SPI_1_sclk_s__0__PS, CYREG_GPIO_PRT0_PS
.set SPI_1_sclk_s__0__SHIFT, 6
.set SPI_1_sclk_s__DR, CYREG_GPIO_PRT0_DR
.set SPI_1_sclk_s__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_1_sclk_s__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_1_sclk_s__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_1_sclk_s__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_1_sclk_s__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_1_sclk_s__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_1_sclk_s__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_1_sclk_s__MASK, 0x40
.set SPI_1_sclk_s__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_1_sclk_s__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_1_sclk_s__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_1_sclk_s__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_1_sclk_s__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_1_sclk_s__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_1_sclk_s__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_1_sclk_s__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_1_sclk_s__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_1_sclk_s__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_1_sclk_s__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_1_sclk_s__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_1_sclk_s__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_1_sclk_s__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_1_sclk_s__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_1_sclk_s__PC, CYREG_GPIO_PRT0_PC
.set SPI_1_sclk_s__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_1_sclk_s__PORT, 0
.set SPI_1_sclk_s__PS, CYREG_GPIO_PRT0_PS
.set SPI_1_sclk_s__SHIFT, 6

/* SPI_1_ss_s */
.set SPI_1_ss_s__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_1_ss_s__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_1_ss_s__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_1_ss_s__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_1_ss_s__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_1_ss_s__0__HSIOM_GPIO, 0
.set SPI_1_ss_s__0__HSIOM_MASK, 0x0000F000
.set SPI_1_ss_s__0__HSIOM_SHIFT, 12
.set SPI_1_ss_s__0__HSIOM_SPI, 15
.set SPI_1_ss_s__0__HSIOM_SPI_SELECT0, 15
.set SPI_1_ss_s__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_1_ss_s__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_1_ss_s__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_1_ss_s__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_1_ss_s__0__MASK, 0x08
.set SPI_1_ss_s__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_1_ss_s__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_1_ss_s__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_1_ss_s__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_1_ss_s__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_1_ss_s__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_1_ss_s__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_1_ss_s__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_1_ss_s__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_1_ss_s__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_1_ss_s__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_1_ss_s__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_1_ss_s__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_1_ss_s__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_1_ss_s__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_1_ss_s__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_1_ss_s__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_1_ss_s__0__PORT, 2
.set SPI_1_ss_s__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_1_ss_s__0__SHIFT, 3
.set SPI_1_ss_s__DR, CYREG_GPIO_PRT2_DR
.set SPI_1_ss_s__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_1_ss_s__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_1_ss_s__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_1_ss_s__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_1_ss_s__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_1_ss_s__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_1_ss_s__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_1_ss_s__MASK, 0x08
.set SPI_1_ss_s__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_1_ss_s__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_1_ss_s__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_1_ss_s__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_1_ss_s__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_1_ss_s__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_1_ss_s__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_1_ss_s__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_1_ss_s__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_1_ss_s__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_1_ss_s__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_1_ss_s__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_1_ss_s__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_1_ss_s__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_1_ss_s__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_1_ss_s__PC, CYREG_GPIO_PRT2_PC
.set SPI_1_ss_s__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_1_ss_s__PORT, 2
.set SPI_1_ss_s__PS, CYREG_GPIO_PRT2_PS
.set SPI_1_ss_s__SHIFT, 3

/* chan1 */
.set chan1__0__DR, CYREG_GPIO_PRT2_DR
.set chan1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set chan1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set chan1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set chan1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set chan1__0__HSIOM_MASK, 0x00000F00
.set chan1__0__HSIOM_SHIFT, 8
.set chan1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set chan1__0__INTR, CYREG_GPIO_PRT2_INTR
.set chan1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set chan1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set chan1__0__MASK, 0x04
.set chan1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set chan1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set chan1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set chan1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set chan1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set chan1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set chan1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set chan1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set chan1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set chan1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set chan1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set chan1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set chan1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set chan1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set chan1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set chan1__0__PC, CYREG_GPIO_PRT2_PC
.set chan1__0__PC2, CYREG_GPIO_PRT2_PC2
.set chan1__0__PORT, 2
.set chan1__0__PS, CYREG_GPIO_PRT2_PS
.set chan1__0__SHIFT, 2
.set chan1__DR, CYREG_GPIO_PRT2_DR
.set chan1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set chan1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set chan1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set chan1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set chan1__INTR, CYREG_GPIO_PRT2_INTR
.set chan1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set chan1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set chan1__MASK, 0x04
.set chan1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set chan1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set chan1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set chan1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set chan1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set chan1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set chan1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set chan1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set chan1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set chan1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set chan1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set chan1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set chan1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set chan1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set chan1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set chan1__PC, CYREG_GPIO_PRT2_PC
.set chan1__PC2, CYREG_GPIO_PRT2_PC2
.set chan1__PORT, 2
.set chan1__PS, CYREG_GPIO_PRT2_PS
.set chan1__SHIFT, 2

/* gpio1_led */
.set gpio1_led__0__DR, CYREG_GPIO_PRT5_DR
.set gpio1_led__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set gpio1_led__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set gpio1_led__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set gpio1_led__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set gpio1_led__0__HSIOM_MASK, 0x000F0000
.set gpio1_led__0__HSIOM_SHIFT, 16
.set gpio1_led__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_led__0__INTR, CYREG_GPIO_PRT5_INTR
.set gpio1_led__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_led__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set gpio1_led__0__MASK, 0x10
.set gpio1_led__0__PC, CYREG_GPIO_PRT5_PC
.set gpio1_led__0__PC2, CYREG_GPIO_PRT5_PC2
.set gpio1_led__0__PORT, 5
.set gpio1_led__0__PS, CYREG_GPIO_PRT5_PS
.set gpio1_led__0__SHIFT, 4
.set gpio1_led__DR, CYREG_GPIO_PRT5_DR
.set gpio1_led__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set gpio1_led__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set gpio1_led__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set gpio1_led__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_led__INTR, CYREG_GPIO_PRT5_INTR
.set gpio1_led__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_led__INTSTAT, CYREG_GPIO_PRT5_INTR
.set gpio1_led__MASK, 0x10
.set gpio1_led__PC, CYREG_GPIO_PRT5_PC
.set gpio1_led__PC2, CYREG_GPIO_PRT5_PC2
.set gpio1_led__PORT, 5
.set gpio1_led__PS, CYREG_GPIO_PRT5_PS
.set gpio1_led__SHIFT, 4

/* gpio1_SCB */
.set gpio1_SCB__CTRL, CYREG_SCB2_CTRL
.set gpio1_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set gpio1_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set gpio1_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set gpio1_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set gpio1_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set gpio1_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set gpio1_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set gpio1_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set gpio1_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set gpio1_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set gpio1_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set gpio1_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set gpio1_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set gpio1_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set gpio1_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set gpio1_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set gpio1_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set gpio1_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set gpio1_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set gpio1_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set gpio1_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set gpio1_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set gpio1_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set gpio1_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set gpio1_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set gpio1_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set gpio1_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set gpio1_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set gpio1_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set gpio1_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set gpio1_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set gpio1_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set gpio1_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set gpio1_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set gpio1_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set gpio1_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set gpio1_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set gpio1_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set gpio1_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set gpio1_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set gpio1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set gpio1_SCB__INTR_M, CYREG_SCB2_INTR_M
.set gpio1_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set gpio1_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set gpio1_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set gpio1_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set gpio1_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set gpio1_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set gpio1_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set gpio1_SCB__INTR_S, CYREG_SCB2_INTR_S
.set gpio1_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set gpio1_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set gpio1_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set gpio1_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set gpio1_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set gpio1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set gpio1_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set gpio1_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set gpio1_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set gpio1_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set gpio1_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set gpio1_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set gpio1_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set gpio1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set gpio1_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set gpio1_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set gpio1_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set gpio1_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set gpio1_SCB__SS0_POSISTION, 0
.set gpio1_SCB__SS1_POSISTION, 1
.set gpio1_SCB__SS2_POSISTION, 2
.set gpio1_SCB__SS3_POSISTION, 3
.set gpio1_SCB__STATUS, CYREG_SCB2_STATUS
.set gpio1_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set gpio1_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set gpio1_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set gpio1_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set gpio1_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set gpio1_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set gpio1_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set gpio1_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set gpio1_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL

/* gpio1_SCB_IRQ */
.set gpio1_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set gpio1_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set gpio1_SCB_IRQ__INTC_MASK, 0x400
.set gpio1_SCB_IRQ__INTC_NUMBER, 10
.set gpio1_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set gpio1_SCB_IRQ__INTC_PRIOR_NUM, 3
.set gpio1_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set gpio1_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set gpio1_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* gpio1_SCBCLK */
.set gpio1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set gpio1_SCBCLK__DIV_ID, 0x00000042
.set gpio1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set gpio1_SCBCLK__PA_DIV_ID, 0x000000FF

/* gpio1_scl */
.set gpio1_scl__0__DR, CYREG_GPIO_PRT5_DR
.set gpio1_scl__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set gpio1_scl__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set gpio1_scl__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set gpio1_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set gpio1_scl__0__HSIOM_GPIO, 0
.set gpio1_scl__0__HSIOM_I2C, 14
.set gpio1_scl__0__HSIOM_I2C_SCL, 14
.set gpio1_scl__0__HSIOM_MASK, 0x0000000F
.set gpio1_scl__0__HSIOM_SHIFT, 0
.set gpio1_scl__0__HSIOM_SPI, 15
.set gpio1_scl__0__HSIOM_SPI_MOSI, 15
.set gpio1_scl__0__HSIOM_UART, 9
.set gpio1_scl__0__HSIOM_UART_RX, 9
.set gpio1_scl__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_scl__0__INTR, CYREG_GPIO_PRT5_INTR
.set gpio1_scl__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_scl__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set gpio1_scl__0__MASK, 0x01
.set gpio1_scl__0__PC, CYREG_GPIO_PRT5_PC
.set gpio1_scl__0__PC2, CYREG_GPIO_PRT5_PC2
.set gpio1_scl__0__PORT, 5
.set gpio1_scl__0__PS, CYREG_GPIO_PRT5_PS
.set gpio1_scl__0__SHIFT, 0
.set gpio1_scl__DR, CYREG_GPIO_PRT5_DR
.set gpio1_scl__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set gpio1_scl__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set gpio1_scl__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set gpio1_scl__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_scl__INTR, CYREG_GPIO_PRT5_INTR
.set gpio1_scl__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_scl__INTSTAT, CYREG_GPIO_PRT5_INTR
.set gpio1_scl__MASK, 0x01
.set gpio1_scl__PC, CYREG_GPIO_PRT5_PC
.set gpio1_scl__PC2, CYREG_GPIO_PRT5_PC2
.set gpio1_scl__PORT, 5
.set gpio1_scl__PS, CYREG_GPIO_PRT5_PS
.set gpio1_scl__SHIFT, 0

/* gpio1_sda */
.set gpio1_sda__0__DR, CYREG_GPIO_PRT5_DR
.set gpio1_sda__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set gpio1_sda__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set gpio1_sda__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set gpio1_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set gpio1_sda__0__HSIOM_GPIO, 0
.set gpio1_sda__0__HSIOM_I2C, 14
.set gpio1_sda__0__HSIOM_I2C_SDA, 14
.set gpio1_sda__0__HSIOM_MASK, 0x000000F0
.set gpio1_sda__0__HSIOM_SHIFT, 4
.set gpio1_sda__0__HSIOM_SPI, 15
.set gpio1_sda__0__HSIOM_SPI_MISO, 15
.set gpio1_sda__0__HSIOM_UART, 9
.set gpio1_sda__0__HSIOM_UART_TX, 9
.set gpio1_sda__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_sda__0__INTR, CYREG_GPIO_PRT5_INTR
.set gpio1_sda__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_sda__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set gpio1_sda__0__MASK, 0x02
.set gpio1_sda__0__PC, CYREG_GPIO_PRT5_PC
.set gpio1_sda__0__PC2, CYREG_GPIO_PRT5_PC2
.set gpio1_sda__0__PORT, 5
.set gpio1_sda__0__PS, CYREG_GPIO_PRT5_PS
.set gpio1_sda__0__SHIFT, 1
.set gpio1_sda__DR, CYREG_GPIO_PRT5_DR
.set gpio1_sda__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set gpio1_sda__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set gpio1_sda__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set gpio1_sda__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_sda__INTR, CYREG_GPIO_PRT5_INTR
.set gpio1_sda__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set gpio1_sda__INTSTAT, CYREG_GPIO_PRT5_INTR
.set gpio1_sda__MASK, 0x02
.set gpio1_sda__PC, CYREG_GPIO_PRT5_PC
.set gpio1_sda__PC2, CYREG_GPIO_PRT5_PC2
.set gpio1_sda__PORT, 5
.set gpio1_sda__PS, CYREG_GPIO_PRT5_PS
.set gpio1_sda__SHIFT, 1

/* sticks */
.set sticks__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set sticks__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set sticks__INTC_MASK, 0x01
.set sticks__INTC_NUMBER, 0
.set sticks__INTC_PRIOR_MASK, 0xC0
.set sticks__INTC_PRIOR_NUM, 3
.set sticks__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set sticks__INTC_SET_EN_REG, CYREG_CM0_ISER
.set sticks__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_2__DIV_ID, 0x00000041
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_2__PA_DIV_ID, 0x000000FF

/* console_rx */
.set console_rx__0__DR, CYREG_GPIO_PRT4_DR
.set console_rx__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set console_rx__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set console_rx__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set console_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set console_rx__0__HSIOM_GPIO, 0
.set console_rx__0__HSIOM_I2C, 14
.set console_rx__0__HSIOM_I2C_SCL, 14
.set console_rx__0__HSIOM_MASK, 0x0000000F
.set console_rx__0__HSIOM_SHIFT, 0
.set console_rx__0__HSIOM_SPI, 15
.set console_rx__0__HSIOM_SPI_MOSI, 15
.set console_rx__0__HSIOM_UART, 9
.set console_rx__0__HSIOM_UART_RX, 9
.set console_rx__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set console_rx__0__INTR, CYREG_GPIO_PRT4_INTR
.set console_rx__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set console_rx__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set console_rx__0__MASK, 0x01
.set console_rx__0__PC, CYREG_GPIO_PRT4_PC
.set console_rx__0__PC2, CYREG_GPIO_PRT4_PC2
.set console_rx__0__PORT, 4
.set console_rx__0__PS, CYREG_GPIO_PRT4_PS
.set console_rx__0__SHIFT, 0
.set console_rx__DR, CYREG_GPIO_PRT4_DR
.set console_rx__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set console_rx__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set console_rx__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set console_rx__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set console_rx__INTR, CYREG_GPIO_PRT4_INTR
.set console_rx__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set console_rx__INTSTAT, CYREG_GPIO_PRT4_INTR
.set console_rx__MASK, 0x01
.set console_rx__PC, CYREG_GPIO_PRT4_PC
.set console_rx__PC2, CYREG_GPIO_PRT4_PC2
.set console_rx__PORT, 4
.set console_rx__PS, CYREG_GPIO_PRT4_PS
.set console_rx__SHIFT, 0

/* console_SCB */
.set console_SCB__CTRL, CYREG_SCB0_CTRL
.set console_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set console_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set console_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set console_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set console_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set console_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set console_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set console_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set console_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set console_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set console_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set console_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set console_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set console_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set console_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set console_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set console_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set console_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set console_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set console_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set console_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set console_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set console_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set console_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set console_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set console_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set console_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set console_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set console_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set console_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set console_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set console_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set console_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set console_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set console_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set console_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set console_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set console_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set console_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set console_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set console_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set console_SCB__INTR_M, CYREG_SCB0_INTR_M
.set console_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set console_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set console_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set console_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set console_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set console_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set console_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set console_SCB__INTR_S, CYREG_SCB0_INTR_S
.set console_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set console_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set console_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set console_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set console_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set console_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set console_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set console_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set console_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set console_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set console_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set console_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set console_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set console_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set console_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set console_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set console_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set console_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set console_SCB__SS0_POSISTION, 0
.set console_SCB__SS1_POSISTION, 1
.set console_SCB__SS2_POSISTION, 2
.set console_SCB__SS3_POSISTION, 3
.set console_SCB__STATUS, CYREG_SCB0_STATUS
.set console_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set console_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set console_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set console_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set console_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set console_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set console_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set console_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set console_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* console_SCBCLK */
.set console_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set console_SCBCLK__DIV_ID, 0x00000044
.set console_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set console_SCBCLK__PA_DIV_ID, 0x000000FF

/* console_tx */
.set console_tx__0__DR, CYREG_GPIO_PRT4_DR
.set console_tx__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set console_tx__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set console_tx__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set console_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set console_tx__0__HSIOM_GPIO, 0
.set console_tx__0__HSIOM_I2C, 14
.set console_tx__0__HSIOM_I2C_SDA, 14
.set console_tx__0__HSIOM_MASK, 0x000000F0
.set console_tx__0__HSIOM_SHIFT, 4
.set console_tx__0__HSIOM_SPI, 15
.set console_tx__0__HSIOM_SPI_MISO, 15
.set console_tx__0__HSIOM_UART, 9
.set console_tx__0__HSIOM_UART_TX, 9
.set console_tx__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set console_tx__0__INTR, CYREG_GPIO_PRT4_INTR
.set console_tx__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set console_tx__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set console_tx__0__MASK, 0x02
.set console_tx__0__PC, CYREG_GPIO_PRT4_PC
.set console_tx__0__PC2, CYREG_GPIO_PRT4_PC2
.set console_tx__0__PORT, 4
.set console_tx__0__PS, CYREG_GPIO_PRT4_PS
.set console_tx__0__SHIFT, 1
.set console_tx__DR, CYREG_GPIO_PRT4_DR
.set console_tx__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set console_tx__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set console_tx__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set console_tx__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set console_tx__INTR, CYREG_GPIO_PRT4_INTR
.set console_tx__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set console_tx__INTSTAT, CYREG_GPIO_PRT4_INTR
.set console_tx__MASK, 0x02
.set console_tx__PC, CYREG_GPIO_PRT4_PC
.set console_tx__PC2, CYREG_GPIO_PRT4_PC2
.set console_tx__PORT, 4
.set console_tx__PS, CYREG_GPIO_PRT4_PS
.set console_tx__SHIFT, 1

/* flow2_7 */
.set flow2_7__0__DR, CYREG_GPIO_PRT2_DR
.set flow2_7__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set flow2_7__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set flow2_7__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set flow2_7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set flow2_7__0__HSIOM_MASK, 0x00F00000
.set flow2_7__0__HSIOM_SHIFT, 20
.set flow2_7__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set flow2_7__0__INTR, CYREG_GPIO_PRT2_INTR
.set flow2_7__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set flow2_7__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set flow2_7__0__MASK, 0x20
.set flow2_7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set flow2_7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set flow2_7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set flow2_7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set flow2_7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set flow2_7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set flow2_7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set flow2_7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set flow2_7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set flow2_7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set flow2_7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set flow2_7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set flow2_7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set flow2_7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set flow2_7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set flow2_7__0__PC, CYREG_GPIO_PRT2_PC
.set flow2_7__0__PC2, CYREG_GPIO_PRT2_PC2
.set flow2_7__0__PORT, 2
.set flow2_7__0__PS, CYREG_GPIO_PRT2_PS
.set flow2_7__0__SHIFT, 5
.set flow2_7__DR, CYREG_GPIO_PRT2_DR
.set flow2_7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set flow2_7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set flow2_7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set flow2_7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set flow2_7__INTR, CYREG_GPIO_PRT2_INTR
.set flow2_7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set flow2_7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set flow2_7__MASK, 0x20
.set flow2_7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set flow2_7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set flow2_7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set flow2_7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set flow2_7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set flow2_7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set flow2_7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set flow2_7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set flow2_7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set flow2_7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set flow2_7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set flow2_7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set flow2_7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set flow2_7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set flow2_7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set flow2_7__PC, CYREG_GPIO_PRT2_PC
.set flow2_7__PC2, CYREG_GPIO_PRT2_PC2
.set flow2_7__PORT, 2
.set flow2_7__PS, CYREG_GPIO_PRT2_PS
.set flow2_7__SHIFT, 5

/* gpio2_2 */
.set gpio2_2__0__DR, CYREG_GPIO_PRT6_DR
.set gpio2_2__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set gpio2_2__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set gpio2_2__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set gpio2_2__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set gpio2_2__0__HSIOM_MASK, 0x00000F00
.set gpio2_2__0__HSIOM_SHIFT, 8
.set gpio2_2__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_2__0__INTR, CYREG_GPIO_PRT6_INTR
.set gpio2_2__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_2__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set gpio2_2__0__MASK, 0x04
.set gpio2_2__0__PC, CYREG_GPIO_PRT6_PC
.set gpio2_2__0__PC2, CYREG_GPIO_PRT6_PC2
.set gpio2_2__0__PORT, 6
.set gpio2_2__0__PS, CYREG_GPIO_PRT6_PS
.set gpio2_2__0__SHIFT, 2
.set gpio2_2__DR, CYREG_GPIO_PRT6_DR
.set gpio2_2__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set gpio2_2__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set gpio2_2__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set gpio2_2__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_2__INTR, CYREG_GPIO_PRT6_INTR
.set gpio2_2__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_2__INTSTAT, CYREG_GPIO_PRT6_INTR
.set gpio2_2__MASK, 0x04
.set gpio2_2__PC, CYREG_GPIO_PRT6_PC
.set gpio2_2__PC2, CYREG_GPIO_PRT6_PC2
.set gpio2_2__PORT, 6
.set gpio2_2__PS, CYREG_GPIO_PRT6_PS
.set gpio2_2__SHIFT, 2

/* gpio2_3 */
.set gpio2_3__0__DR, CYREG_GPIO_PRT6_DR
.set gpio2_3__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set gpio2_3__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set gpio2_3__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set gpio2_3__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set gpio2_3__0__HSIOM_MASK, 0x0000000F
.set gpio2_3__0__HSIOM_SHIFT, 0
.set gpio2_3__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_3__0__INTR, CYREG_GPIO_PRT6_INTR
.set gpio2_3__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_3__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set gpio2_3__0__MASK, 0x01
.set gpio2_3__0__PC, CYREG_GPIO_PRT6_PC
.set gpio2_3__0__PC2, CYREG_GPIO_PRT6_PC2
.set gpio2_3__0__PORT, 6
.set gpio2_3__0__PS, CYREG_GPIO_PRT6_PS
.set gpio2_3__0__SHIFT, 0
.set gpio2_3__DR, CYREG_GPIO_PRT6_DR
.set gpio2_3__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set gpio2_3__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set gpio2_3__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set gpio2_3__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_3__INTR, CYREG_GPIO_PRT6_INTR
.set gpio2_3__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_3__INTSTAT, CYREG_GPIO_PRT6_INTR
.set gpio2_3__MASK, 0x01
.set gpio2_3__PC, CYREG_GPIO_PRT6_PC
.set gpio2_3__PC2, CYREG_GPIO_PRT6_PC2
.set gpio2_3__PORT, 6
.set gpio2_3__PS, CYREG_GPIO_PRT6_PS
.set gpio2_3__SHIFT, 0

/* gpio2_4 */
.set gpio2_4__0__DR, CYREG_GPIO_PRT6_DR
.set gpio2_4__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set gpio2_4__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set gpio2_4__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set gpio2_4__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set gpio2_4__0__HSIOM_MASK, 0x000000F0
.set gpio2_4__0__HSIOM_SHIFT, 4
.set gpio2_4__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_4__0__INTR, CYREG_GPIO_PRT6_INTR
.set gpio2_4__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_4__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set gpio2_4__0__MASK, 0x02
.set gpio2_4__0__PC, CYREG_GPIO_PRT6_PC
.set gpio2_4__0__PC2, CYREG_GPIO_PRT6_PC2
.set gpio2_4__0__PORT, 6
.set gpio2_4__0__PS, CYREG_GPIO_PRT6_PS
.set gpio2_4__0__SHIFT, 1
.set gpio2_4__DR, CYREG_GPIO_PRT6_DR
.set gpio2_4__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set gpio2_4__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set gpio2_4__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set gpio2_4__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_4__INTR, CYREG_GPIO_PRT6_INTR
.set gpio2_4__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_4__INTSTAT, CYREG_GPIO_PRT6_INTR
.set gpio2_4__MASK, 0x02
.set gpio2_4__PC, CYREG_GPIO_PRT6_PC
.set gpio2_4__PC2, CYREG_GPIO_PRT6_PC2
.set gpio2_4__PORT, 6
.set gpio2_4__PS, CYREG_GPIO_PRT6_PS
.set gpio2_4__SHIFT, 1

/* gpio2_5 */
.set gpio2_5__0__DR, CYREG_GPIO_PRT6_DR
.set gpio2_5__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set gpio2_5__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set gpio2_5__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set gpio2_5__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set gpio2_5__0__HSIOM_MASK, 0x0000F000
.set gpio2_5__0__HSIOM_SHIFT, 12
.set gpio2_5__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_5__0__INTR, CYREG_GPIO_PRT6_INTR
.set gpio2_5__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_5__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set gpio2_5__0__MASK, 0x08
.set gpio2_5__0__PC, CYREG_GPIO_PRT6_PC
.set gpio2_5__0__PC2, CYREG_GPIO_PRT6_PC2
.set gpio2_5__0__PORT, 6
.set gpio2_5__0__PS, CYREG_GPIO_PRT6_PS
.set gpio2_5__0__SHIFT, 3
.set gpio2_5__DR, CYREG_GPIO_PRT6_DR
.set gpio2_5__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set gpio2_5__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set gpio2_5__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set gpio2_5__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_5__INTR, CYREG_GPIO_PRT6_INTR
.set gpio2_5__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set gpio2_5__INTSTAT, CYREG_GPIO_PRT6_INTR
.set gpio2_5__MASK, 0x08
.set gpio2_5__PC, CYREG_GPIO_PRT6_PC
.set gpio2_5__PC2, CYREG_GPIO_PRT6_PC2
.set gpio2_5__PORT, 6
.set gpio2_5__PS, CYREG_GPIO_PRT6_PS
.set gpio2_5__SHIFT, 3

/* gpio2_8 */
.set gpio2_8__0__DR, CYREG_GPIO_PRT0_DR
.set gpio2_8__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set gpio2_8__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set gpio2_8__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set gpio2_8__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set gpio2_8__0__HSIOM_MASK, 0x00000F00
.set gpio2_8__0__HSIOM_SHIFT, 8
.set gpio2_8__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set gpio2_8__0__INTR, CYREG_GPIO_PRT0_INTR
.set gpio2_8__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set gpio2_8__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set gpio2_8__0__MASK, 0x04
.set gpio2_8__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set gpio2_8__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set gpio2_8__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set gpio2_8__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set gpio2_8__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set gpio2_8__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set gpio2_8__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set gpio2_8__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set gpio2_8__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set gpio2_8__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set gpio2_8__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set gpio2_8__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set gpio2_8__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set gpio2_8__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set gpio2_8__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set gpio2_8__0__PC, CYREG_GPIO_PRT0_PC
.set gpio2_8__0__PC2, CYREG_GPIO_PRT0_PC2
.set gpio2_8__0__PORT, 0
.set gpio2_8__0__PS, CYREG_GPIO_PRT0_PS
.set gpio2_8__0__SHIFT, 2
.set gpio2_8__DR, CYREG_GPIO_PRT0_DR
.set gpio2_8__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set gpio2_8__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set gpio2_8__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set gpio2_8__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set gpio2_8__INTR, CYREG_GPIO_PRT0_INTR
.set gpio2_8__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set gpio2_8__INTSTAT, CYREG_GPIO_PRT0_INTR
.set gpio2_8__MASK, 0x04
.set gpio2_8__PA__CFG0, CYREG_UDB_PA0_CFG0
.set gpio2_8__PA__CFG1, CYREG_UDB_PA0_CFG1
.set gpio2_8__PA__CFG10, CYREG_UDB_PA0_CFG10
.set gpio2_8__PA__CFG11, CYREG_UDB_PA0_CFG11
.set gpio2_8__PA__CFG12, CYREG_UDB_PA0_CFG12
.set gpio2_8__PA__CFG13, CYREG_UDB_PA0_CFG13
.set gpio2_8__PA__CFG14, CYREG_UDB_PA0_CFG14
.set gpio2_8__PA__CFG2, CYREG_UDB_PA0_CFG2
.set gpio2_8__PA__CFG3, CYREG_UDB_PA0_CFG3
.set gpio2_8__PA__CFG4, CYREG_UDB_PA0_CFG4
.set gpio2_8__PA__CFG5, CYREG_UDB_PA0_CFG5
.set gpio2_8__PA__CFG6, CYREG_UDB_PA0_CFG6
.set gpio2_8__PA__CFG7, CYREG_UDB_PA0_CFG7
.set gpio2_8__PA__CFG8, CYREG_UDB_PA0_CFG8
.set gpio2_8__PA__CFG9, CYREG_UDB_PA0_CFG9
.set gpio2_8__PC, CYREG_GPIO_PRT0_PC
.set gpio2_8__PC2, CYREG_GPIO_PRT0_PC2
.set gpio2_8__PORT, 0
.set gpio2_8__PS, CYREG_GPIO_PRT0_PS
.set gpio2_8__SHIFT, 2

/* gpio2_9 */
.set gpio2_9__0__DR, CYREG_GPIO_PRT0_DR
.set gpio2_9__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set gpio2_9__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set gpio2_9__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set gpio2_9__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set gpio2_9__0__HSIOM_MASK, 0x0000F000
.set gpio2_9__0__HSIOM_SHIFT, 12
.set gpio2_9__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set gpio2_9__0__INTR, CYREG_GPIO_PRT0_INTR
.set gpio2_9__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set gpio2_9__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set gpio2_9__0__MASK, 0x08
.set gpio2_9__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set gpio2_9__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set gpio2_9__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set gpio2_9__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set gpio2_9__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set gpio2_9__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set gpio2_9__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set gpio2_9__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set gpio2_9__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set gpio2_9__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set gpio2_9__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set gpio2_9__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set gpio2_9__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set gpio2_9__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set gpio2_9__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set gpio2_9__0__PC, CYREG_GPIO_PRT0_PC
.set gpio2_9__0__PC2, CYREG_GPIO_PRT0_PC2
.set gpio2_9__0__PORT, 0
.set gpio2_9__0__PS, CYREG_GPIO_PRT0_PS
.set gpio2_9__0__SHIFT, 3
.set gpio2_9__DR, CYREG_GPIO_PRT0_DR
.set gpio2_9__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set gpio2_9__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set gpio2_9__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set gpio2_9__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set gpio2_9__INTR, CYREG_GPIO_PRT0_INTR
.set gpio2_9__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set gpio2_9__INTSTAT, CYREG_GPIO_PRT0_INTR
.set gpio2_9__MASK, 0x08
.set gpio2_9__PA__CFG0, CYREG_UDB_PA0_CFG0
.set gpio2_9__PA__CFG1, CYREG_UDB_PA0_CFG1
.set gpio2_9__PA__CFG10, CYREG_UDB_PA0_CFG10
.set gpio2_9__PA__CFG11, CYREG_UDB_PA0_CFG11
.set gpio2_9__PA__CFG12, CYREG_UDB_PA0_CFG12
.set gpio2_9__PA__CFG13, CYREG_UDB_PA0_CFG13
.set gpio2_9__PA__CFG14, CYREG_UDB_PA0_CFG14
.set gpio2_9__PA__CFG2, CYREG_UDB_PA0_CFG2
.set gpio2_9__PA__CFG3, CYREG_UDB_PA0_CFG3
.set gpio2_9__PA__CFG4, CYREG_UDB_PA0_CFG4
.set gpio2_9__PA__CFG5, CYREG_UDB_PA0_CFG5
.set gpio2_9__PA__CFG6, CYREG_UDB_PA0_CFG6
.set gpio2_9__PA__CFG7, CYREG_UDB_PA0_CFG7
.set gpio2_9__PA__CFG8, CYREG_UDB_PA0_CFG8
.set gpio2_9__PA__CFG9, CYREG_UDB_PA0_CFG9
.set gpio2_9__PC, CYREG_GPIO_PRT0_PC
.set gpio2_9__PC2, CYREG_GPIO_PRT0_PC2
.set gpio2_9__PORT, 0
.set gpio2_9__PS, CYREG_GPIO_PRT0_PS
.set gpio2_9__SHIFT, 3

/* press2_6 */
.set press2_6__0__DR, CYREG_GPIO_PRT2_DR
.set press2_6__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set press2_6__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set press2_6__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set press2_6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set press2_6__0__HSIOM_MASK, 0x000F0000
.set press2_6__0__HSIOM_SHIFT, 16
.set press2_6__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set press2_6__0__INTR, CYREG_GPIO_PRT2_INTR
.set press2_6__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set press2_6__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set press2_6__0__MASK, 0x10
.set press2_6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set press2_6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set press2_6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set press2_6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set press2_6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set press2_6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set press2_6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set press2_6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set press2_6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set press2_6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set press2_6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set press2_6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set press2_6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set press2_6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set press2_6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set press2_6__0__PC, CYREG_GPIO_PRT2_PC
.set press2_6__0__PC2, CYREG_GPIO_PRT2_PC2
.set press2_6__0__PORT, 2
.set press2_6__0__PS, CYREG_GPIO_PRT2_PS
.set press2_6__0__SHIFT, 4
.set press2_6__DR, CYREG_GPIO_PRT2_DR
.set press2_6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set press2_6__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set press2_6__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set press2_6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set press2_6__INTR, CYREG_GPIO_PRT2_INTR
.set press2_6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set press2_6__INTSTAT, CYREG_GPIO_PRT2_INTR
.set press2_6__MASK, 0x10
.set press2_6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set press2_6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set press2_6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set press2_6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set press2_6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set press2_6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set press2_6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set press2_6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set press2_6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set press2_6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set press2_6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set press2_6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set press2_6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set press2_6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set press2_6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set press2_6__PC, CYREG_GPIO_PRT2_PC
.set press2_6__PC2, CYREG_GPIO_PRT2_PC2
.set press2_6__PORT, 2
.set press2_6__PS, CYREG_GPIO_PRT2_PS
.set press2_6__SHIFT, 4

/* sectimer_TimerUDB */
.set sectimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set sectimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set sectimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set sectimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set sectimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set sectimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set sectimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set sectimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set sectimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set sectimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK2
.set sectimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set sectimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set sectimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set sectimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set sectimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set sectimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set sectimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set sectimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set sectimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_UDB_W8_A02
.set sectimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_UDB_W8_A12
.set sectimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set sectimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_UDB_W8_D02
.set sectimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_UDB_W8_D12
.set sectimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set sectimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set sectimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_UDB_W8_F02
.set sectimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_UDB_W8_F12
.set sectimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set sectimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set sectimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A3
.set sectimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_UDB_W8_A03
.set sectimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_UDB_W8_A13
.set sectimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D3
.set sectimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_UDB_W8_D03
.set sectimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_UDB_W8_D13
.set sectimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set sectimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F3
.set sectimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_UDB_W8_F03
.set sectimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_UDB_W8_F13

/* switches */
.set switches_sts_sts_reg__0__MASK, 0x01
.set switches_sts_sts_reg__0__POS, 0
.set switches_sts_sts_reg__1__MASK, 0x02
.set switches_sts_sts_reg__1__POS, 1
.set switches_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set switches_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set switches_sts_sts_reg__2__MASK, 0x04
.set switches_sts_sts_reg__2__POS, 2
.set switches_sts_sts_reg__MASK, 0x07
.set switches_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK2
.set switches_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set switches_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set switches_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set switches_sts_sts_reg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST2
.set switches_sts_sts_reg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST2
.set switches_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST2

/* en5v_gpio0 */
.set en5v_gpio0__0__DR, CYREG_GPIO_PRT5_DR
.set en5v_gpio0__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set en5v_gpio0__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set en5v_gpio0__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set en5v_gpio0__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set en5v_gpio0__0__HSIOM_MASK, 0x0000F000
.set en5v_gpio0__0__HSIOM_SHIFT, 12
.set en5v_gpio0__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set en5v_gpio0__0__INTR, CYREG_GPIO_PRT5_INTR
.set en5v_gpio0__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set en5v_gpio0__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set en5v_gpio0__0__MASK, 0x08
.set en5v_gpio0__0__PC, CYREG_GPIO_PRT5_PC
.set en5v_gpio0__0__PC2, CYREG_GPIO_PRT5_PC2
.set en5v_gpio0__0__PORT, 5
.set en5v_gpio0__0__PS, CYREG_GPIO_PRT5_PS
.set en5v_gpio0__0__SHIFT, 3
.set en5v_gpio0__DR, CYREG_GPIO_PRT5_DR
.set en5v_gpio0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set en5v_gpio0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set en5v_gpio0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set en5v_gpio0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set en5v_gpio0__INTR, CYREG_GPIO_PRT5_INTR
.set en5v_gpio0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set en5v_gpio0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set en5v_gpio0__MASK, 0x08
.set en5v_gpio0__PC, CYREG_GPIO_PRT5_PC
.set en5v_gpio0__PC2, CYREG_GPIO_PRT5_PC2
.set en5v_gpio0__PORT, 5
.set en5v_gpio0__PS, CYREG_GPIO_PRT5_PS
.set en5v_gpio0__SHIFT, 3

/* en5v_gpio1 */
.set en5v_gpio1__0__DR, CYREG_GPIO_PRT4_DR
.set en5v_gpio1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set en5v_gpio1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set en5v_gpio1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set en5v_gpio1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set en5v_gpio1__0__HSIOM_MASK, 0x00F00000
.set en5v_gpio1__0__HSIOM_SHIFT, 20
.set en5v_gpio1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set en5v_gpio1__0__INTR, CYREG_GPIO_PRT4_INTR
.set en5v_gpio1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set en5v_gpio1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set en5v_gpio1__0__MASK, 0x20
.set en5v_gpio1__0__PC, CYREG_GPIO_PRT4_PC
.set en5v_gpio1__0__PC2, CYREG_GPIO_PRT4_PC2
.set en5v_gpio1__0__PORT, 4
.set en5v_gpio1__0__PS, CYREG_GPIO_PRT4_PS
.set en5v_gpio1__0__SHIFT, 5
.set en5v_gpio1__DR, CYREG_GPIO_PRT4_DR
.set en5v_gpio1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set en5v_gpio1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set en5v_gpio1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set en5v_gpio1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set en5v_gpio1__INTR, CYREG_GPIO_PRT4_INTR
.set en5v_gpio1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set en5v_gpio1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set en5v_gpio1__MASK, 0x20
.set en5v_gpio1__PC, CYREG_GPIO_PRT4_PC
.set en5v_gpio1__PC2, CYREG_GPIO_PRT4_PC2
.set en5v_gpio1__PORT, 4
.set en5v_gpio1__PS, CYREG_GPIO_PRT4_PS
.set en5v_gpio1__SHIFT, 5

/* en33v_gpio1 */
.set en33v_gpio1__0__DR, CYREG_GPIO_PRT4_DR
.set en33v_gpio1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set en33v_gpio1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set en33v_gpio1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set en33v_gpio1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set en33v_gpio1__0__HSIOM_MASK, 0x0F000000
.set en33v_gpio1__0__HSIOM_SHIFT, 24
.set en33v_gpio1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set en33v_gpio1__0__INTR, CYREG_GPIO_PRT4_INTR
.set en33v_gpio1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set en33v_gpio1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set en33v_gpio1__0__MASK, 0x40
.set en33v_gpio1__0__PC, CYREG_GPIO_PRT4_PC
.set en33v_gpio1__0__PC2, CYREG_GPIO_PRT4_PC2
.set en33v_gpio1__0__PORT, 4
.set en33v_gpio1__0__PS, CYREG_GPIO_PRT4_PS
.set en33v_gpio1__0__SHIFT, 6
.set en33v_gpio1__DR, CYREG_GPIO_PRT4_DR
.set en33v_gpio1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set en33v_gpio1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set en33v_gpio1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set en33v_gpio1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set en33v_gpio1__INTR, CYREG_GPIO_PRT4_INTR
.set en33v_gpio1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set en33v_gpio1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set en33v_gpio1__MASK, 0x40
.set en33v_gpio1__PC, CYREG_GPIO_PRT4_PC
.set en33v_gpio1__PC2, CYREG_GPIO_PRT4_PC2
.set en33v_gpio1__PORT, 4
.set en33v_gpio1__PS, CYREG_GPIO_PRT4_PS
.set en33v_gpio1__SHIFT, 6

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112B11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYDEV_WDT0_DIV, 65536
.set CYDEV_WDT1_DIV, 33
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
