<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="SC1A" description="ADC Status and Control Registers 1">
    <alias type="CMSIS" value="SC1[0]"/>
    <bit_field offset="0" width="5" name="ADCH" access="RW" reset_value="0x1F" description="Input channel select">
      <alias type="CMSIS" value="ADC_SC1_ADCH(x)"/>
      <bit_field_value name="SC1_ADCH_0b00000" value="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b00001" value="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b00010" value="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b00011" value="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b00100" value="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b00101" value="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b00110" value="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b00111" value="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01000" value="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01001" value="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01010" value="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01011" value="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01100" value="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01101" value="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01110" value="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01111" value="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10000" value="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10001" value="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10010" value="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10011" value="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10100" value="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10101" value="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10110" value="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10111" value="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b11000" value="0b11000" description="Reserved."/>
      <bit_field_value name="SC1_ADCH_0b11001" value="0b11001" description="Reserved."/>
      <bit_field_value name="SC1_ADCH_0b11010" value="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b11011" value="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b11100" value="0b11100" description="Reserved."/>
      <bit_field_value name="SC1_ADCH_0b11101" value="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
      <bit_field_value name="SC1_ADCH_0b11110" value="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]."/>
      <bit_field_value name="SC1_ADCH_0b11111" value="0b11111" description="Module is disabled."/>
    </bit_field>
    <bit_field offset="5" width="1" name="DIFF" access="RW" reset_value="0" description="Differential Mode Enable">
      <alias type="CMSIS" value="ADC_SC1_DIFF(x)"/>
      <bit_field_value name="SC1_DIFF_0b0" value="0b0" description="Single-ended conversions and input channels are selected."/>
      <bit_field_value name="SC1_DIFF_0b1" value="0b1" description="Differential conversions and input channels are selected."/>
    </bit_field>
    <bit_field offset="6" width="1" name="AIEN" access="RW" reset_value="0" description="Interrupt Enable">
      <alias type="CMSIS" value="ADC_SC1_AIEN(x)"/>
      <bit_field_value name="SC1_AIEN_0b0" value="0b0" description="Conversion complete interrupt is disabled."/>
      <bit_field_value name="SC1_AIEN_0b1" value="0b1" description="Conversion complete interrupt is enabled."/>
    </bit_field>
    <bit_field offset="7" width="1" name="COCO" access="RO" reset_value="0" description="Conversion Complete Flag">
      <alias type="CMSIS" value="ADC_SC1_COCO(x)"/>
      <bit_field_value name="SC1_COCO_0b0" value="0b0" description="Conversion is not completed."/>
      <bit_field_value name="SC1_COCO_0b1" value="0b1" description="Conversion is completed."/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="SC1B" description="ADC Status and Control Registers 1">
    <alias type="CMSIS" value="SC1[1]"/>
    <bit_field offset="0" width="5" name="ADCH" access="RW" reset_value="0x1F" description="Input channel select">
      <alias type="CMSIS" value="ADC_SC1_ADCH(x)"/>
      <bit_field_value name="SC1_ADCH_0b00000" value="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b00001" value="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b00010" value="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b00011" value="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b00100" value="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b00101" value="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b00110" value="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b00111" value="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01000" value="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01001" value="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01010" value="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01011" value="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01100" value="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01101" value="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01110" value="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b01111" value="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10000" value="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10001" value="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10010" value="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10011" value="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10100" value="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10101" value="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10110" value="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b10111" value="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
      <bit_field_value name="SC1_ADCH_0b11000" value="0b11000" description="Reserved."/>
      <bit_field_value name="SC1_ADCH_0b11001" value="0b11001" description="Reserved."/>
      <bit_field_value name="SC1_ADCH_0b11010" value="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b11011" value="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
      <bit_field_value name="SC1_ADCH_0b11100" value="0b11100" description="Reserved."/>
      <bit_field_value name="SC1_ADCH_0b11101" value="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
      <bit_field_value name="SC1_ADCH_0b11110" value="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]."/>
      <bit_field_value name="SC1_ADCH_0b11111" value="0b11111" description="Module is disabled."/>
    </bit_field>
    <bit_field offset="5" width="1" name="DIFF" access="RW" reset_value="0" description="Differential Mode Enable">
      <alias type="CMSIS" value="ADC_SC1_DIFF(x)"/>
      <bit_field_value name="SC1_DIFF_0b0" value="0b0" description="Single-ended conversions and input channels are selected."/>
      <bit_field_value name="SC1_DIFF_0b1" value="0b1" description="Differential conversions and input channels are selected."/>
    </bit_field>
    <bit_field offset="6" width="1" name="AIEN" access="RW" reset_value="0" description="Interrupt Enable">
      <alias type="CMSIS" value="ADC_SC1_AIEN(x)"/>
      <bit_field_value name="SC1_AIEN_0b0" value="0b0" description="Conversion complete interrupt is disabled."/>
      <bit_field_value name="SC1_AIEN_0b1" value="0b1" description="Conversion complete interrupt is enabled."/>
    </bit_field>
    <bit_field offset="7" width="1" name="COCO" access="RO" reset_value="0" description="Conversion Complete Flag">
      <alias type="CMSIS" value="ADC_SC1_COCO(x)"/>
      <bit_field_value name="SC1_COCO_0b0" value="0b0" description="Conversion is not completed."/>
      <bit_field_value name="SC1_COCO_0b1" value="0b1" description="Conversion is completed."/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x8" width="32" name="CFG1" description="ADC Configuration Register 1">
    <alias type="CMSIS" value="CFG1"/>
    <bit_field offset="0" width="2" name="ADICLK" access="RW" reset_value="0" description="Input Clock Select">
      <alias type="CMSIS" value="ADC_CFG1_ADICLK(x)"/>
      <bit_field_value name="CFG1_ADICLK_0b00" value="0b00" description="Bus clock"/>
      <bit_field_value name="CFG1_ADICLK_0b01" value="0b01" description="Bus clock divided by 2(BUSCLK/2)"/>
      <bit_field_value name="CFG1_ADICLK_0b10" value="0b10" description="Alternate clock (ALTCLK)"/>
      <bit_field_value name="CFG1_ADICLK_0b11" value="0b11" description="Asynchronous clock (ADACK)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="MODE" access="RW" reset_value="0" description="Conversion mode selection">
      <alias type="CMSIS" value="ADC_CFG1_MODE(x)"/>
      <bit_field_value name="CFG1_MODE_0b00" value="0b00" description="When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output."/>
      <bit_field_value name="CFG1_MODE_0b01" value="0b01" description="When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output."/>
      <bit_field_value name="CFG1_MODE_0b10" value="0b10" description="When DIFF=0:It is single-ended 10-bit conversion. ; when DIFF=1, it is differential 11-bit conversion with 2's complement output"/>
      <bit_field_value name="CFG1_MODE_0b11" value="0b11" description="When DIFF=0:It is single-ended 16-bit conversion..; when DIFF=1, it is differential 16-bit conversion with 2's complement output"/>
    </bit_field>
    <bit_field offset="4" width="1" name="ADLSMP" access="RW" reset_value="0" description="Sample Time Configuration">
      <alias type="CMSIS" value="ADC_CFG1_ADLSMP(x)"/>
      <bit_field_value name="CFG1_ADLSMP_0b0" value="0b0" description="Short sample time."/>
      <bit_field_value name="CFG1_ADLSMP_0b1" value="0b1" description="Long sample time."/>
    </bit_field>
    <bit_field offset="5" width="2" name="ADIV" access="RW" reset_value="0" description="Clock Divide Select">
      <alias type="CMSIS" value="ADC_CFG1_ADIV(x)"/>
      <bit_field_value name="CFG1_ADIV_0b00" value="0b00" description="The divide ratio is 1 and the clock rate is input clock."/>
      <bit_field_value name="CFG1_ADIV_0b01" value="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2."/>
      <bit_field_value name="CFG1_ADIV_0b10" value="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4."/>
      <bit_field_value name="CFG1_ADIV_0b11" value="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ADLPC" access="RW" reset_value="0" description="Low-Power Configuration">
      <alias type="CMSIS" value="ADC_CFG1_ADLPC(x)"/>
      <bit_field_value name="CFG1_ADLPC_0b0" value="0b0" description="Normal power configuration."/>
      <bit_field_value name="CFG1_ADLPC_0b1" value="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed."/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0xC" width="32" name="CFG2" description="ADC Configuration Register 2">
    <alias type="CMSIS" value="CFG2"/>
    <bit_field offset="0" width="2" name="ADLSTS" access="RW" reset_value="0" description="Long Sample Time Select">
      <alias type="CMSIS" value="ADC_CFG2_ADLSTS(x)"/>
      <bit_field_value name="CFG2_ADLSTS_0b00" value="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total."/>
      <bit_field_value name="CFG2_ADLSTS_0b01" value="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time."/>
      <bit_field_value name="CFG2_ADLSTS_0b10" value="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time."/>
      <bit_field_value name="CFG2_ADLSTS_0b11" value="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time."/>
    </bit_field>
    <bit_field offset="2" width="1" name="ADHSC" access="RW" reset_value="0" description="High-Speed Configuration">
      <alias type="CMSIS" value="ADC_CFG2_ADHSC(x)"/>
      <bit_field_value name="CFG2_ADHSC_0b0" value="0b0" description="Normal conversion sequence selected."/>
      <bit_field_value name="CFG2_ADHSC_0b1" value="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time."/>
    </bit_field>
    <bit_field offset="3" width="1" name="ADACKEN" access="RW" reset_value="0" description="Asynchronous Clock Output Enable">
      <alias type="CMSIS" value="ADC_CFG2_ADACKEN(x)"/>
      <bit_field_value name="CFG2_ADACKEN_0b0" value="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active."/>
      <bit_field_value name="CFG2_ADACKEN_0b1" value="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC."/>
    </bit_field>
    <bit_field offset="4" width="1" name="MUXSEL" access="RW" reset_value="0" description="ADC Mux Select">
      <alias type="CMSIS" value="ADC_CFG2_MUXSEL(x)"/>
      <bit_field_value name="CFG2_MUXSEL_0b0" value="0b0" description="ADxxa channels are selected."/>
      <bit_field_value name="CFG2_MUXSEL_0b1" value="0b1" description="ADxxb channels are selected."/>
    </bit_field>
    <reserved_bit_field offset="5" width="3" reset_value="0"/>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x10" width="32" name="RA" description="ADC Data Result Register">
    <alias type="CMSIS" value="R[0]"/>
    <bit_field offset="0" width="16" name="D" access="RO" reset_value="0" description="Data result">
      <alias type="CMSIS" value="ADC_R_D(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x14" width="32" name="RB" description="ADC Data Result Register">
    <alias type="CMSIS" value="R[1]"/>
    <bit_field offset="0" width="16" name="D" access="RO" reset_value="0" description="Data result">
      <alias type="CMSIS" value="ADC_R_D(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x18" width="32" name="CV1" description="Compare Value Registers">
    <alias type="CMSIS" value="CV1"/>
    <bit_field offset="0" width="16" name="CV" access="RW" reset_value="0" description="Compare Value.">
      <alias type="CMSIS" value="ADC_CV1_CV(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x1C" width="32" name="CV2" description="Compare Value Registers">
    <alias type="CMSIS" value="CV2"/>
    <bit_field offset="0" width="16" name="CV" access="RW" reset_value="0" description="Compare Value.">
      <alias type="CMSIS" value="ADC_CV2_CV(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x20" width="32" name="SC2" description="Status and Control Register 2">
    <alias type="CMSIS" value="SC2"/>
    <bit_field offset="0" width="2" name="REFSEL" access="RW" reset_value="0" description="Voltage Reference Selection">
      <alias type="CMSIS" value="ADC_SC2_REFSEL(x)"/>
      <bit_field_value name="SC2_REFSEL_0b00" value="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL"/>
      <bit_field_value name="SC2_REFSEL_0b01" value="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU"/>
      <bit_field_value name="SC2_REFSEL_0b10" value="0b10" description="Reserved"/>
      <bit_field_value name="SC2_REFSEL_0b11" value="0b11" description="Reserved"/>
    </bit_field>
    <bit_field offset="2" width="1" name="DMAEN" access="RW" reset_value="0" description="DMA Enable">
      <alias type="CMSIS" value="ADC_SC2_DMAEN(x)"/>
      <bit_field_value name="SC2_DMAEN_0b0" value="0b0" description="DMA is disabled."/>
      <bit_field_value name="SC2_DMAEN_0b1" value="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted."/>
    </bit_field>
    <bit_field offset="3" width="1" name="ACREN" access="RW" reset_value="0" description="Compare Function Range Enable">
      <alias type="CMSIS" value="ADC_SC2_ACREN(x)"/>
      <bit_field_value name="SC2_ACREN_0b0" value="0b0" description="Range function disabled. Only CV1 is compared."/>
      <bit_field_value name="SC2_ACREN_0b1" value="0b1" description="Range function enabled. Both CV1 and CV2 are compared."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ACFGT" access="RW" reset_value="0" description="Compare Function Greater Than Enable">
      <alias type="CMSIS" value="ADC_SC2_ACFGT(x)"/>
      <bit_field_value name="SC2_ACFGT_0b0" value="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2."/>
      <bit_field_value name="SC2_ACFGT_0b1" value="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2."/>
    </bit_field>
    <bit_field offset="5" width="1" name="ACFE" access="RW" reset_value="0" description="Compare Function Enable">
      <alias type="CMSIS" value="ADC_SC2_ACFE(x)"/>
      <bit_field_value name="SC2_ACFE_0b0" value="0b0" description="Compare function disabled."/>
      <bit_field_value name="SC2_ACFE_0b1" value="0b1" description="Compare function enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ADTRG" access="RW" reset_value="0" description="Conversion Trigger Select">
      <alias type="CMSIS" value="ADC_SC2_ADTRG(x)"/>
      <bit_field_value name="SC2_ADTRG_0b0" value="0b0" description="Software trigger selected."/>
      <bit_field_value name="SC2_ADTRG_0b1" value="0b1" description="Hardware trigger selected."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ADACT" access="RO" reset_value="0" description="Conversion Active">
      <alias type="CMSIS" value="ADC_SC2_ADACT(x)"/>
      <bit_field_value name="SC2_ADACT_0b0" value="0b0" description="Conversion not in progress."/>
      <bit_field_value name="SC2_ADACT_0b1" value="0b1" description="Conversion in progress."/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x24" width="32" name="SC3" description="Status and Control Register 3">
    <alias type="CMSIS" value="SC3"/>
    <bit_field offset="0" width="2" name="AVGS" access="RW" reset_value="0" description="Hardware Average Select">
      <alias type="CMSIS" value="ADC_SC3_AVGS(x)"/>
      <bit_field_value name="SC3_AVGS_0b00" value="0b00" description="4 samples averaged."/>
      <bit_field_value name="SC3_AVGS_0b01" value="0b01" description="8 samples averaged."/>
      <bit_field_value name="SC3_AVGS_0b10" value="0b10" description="16 samples averaged."/>
      <bit_field_value name="SC3_AVGS_0b11" value="0b11" description="32 samples averaged."/>
    </bit_field>
    <bit_field offset="2" width="1" name="AVGE" access="RW" reset_value="0" description="Hardware Average Enable">
      <alias type="CMSIS" value="ADC_SC3_AVGE(x)"/>
      <bit_field_value name="SC3_AVGE_0b0" value="0b0" description="Hardware average function disabled."/>
      <bit_field_value name="SC3_AVGE_0b1" value="0b1" description="Hardware average function enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="ADCO" access="RW" reset_value="0" description="Continuous Conversion Enable">
      <alias type="CMSIS" value="ADC_SC3_ADCO(x)"/>
      <bit_field_value name="SC3_ADCO_0b0" value="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion."/>
      <bit_field_value name="SC3_ADCO_0b1" value="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion."/>
    </bit_field>
    <reserved_bit_field offset="4" width="2" reset_value="0"/>
    <bit_field offset="6" width="1" name="CALF" access="W1C" reset_value="0" description="Calibration Failed Flag">
      <alias type="CMSIS" value="ADC_SC3_CALF(x)"/>
      <bit_field_value name="SC3_CALF_0b0" value="0b0" description="Calibration completed normally."/>
      <bit_field_value name="SC3_CALF_0b1" value="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed."/>
    </bit_field>
    <bit_field offset="7" width="1" name="CAL" access="RW" reset_value="0" description="Calibration">
      <alias type="CMSIS" value="ADC_SC3_CAL(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x28" width="32" name="OFS" description="ADC Offset Correction Register">
    <alias type="CMSIS" value="OFS"/>
    <bit_field offset="0" width="16" name="OFS" access="RW" reset_value="0x4" description="Offset Error Correction Value">
      <alias type="CMSIS" value="ADC_OFS_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x2C" width="32" name="PG" description="ADC Plus-Side Gain Register">
    <alias type="CMSIS" value="PG"/>
    <bit_field offset="0" width="16" name="PG" access="RW" reset_value="0x8200" description="Plus-Side Gain">
      <alias type="CMSIS" value="ADC_PG_PG(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x30" width="32" name="MG" description="ADC Minus-Side Gain Register">
    <alias type="CMSIS" value="MG"/>
    <bit_field offset="0" width="16" name="MG" access="RW" reset_value="0x8200" description="Minus-Side Gain">
      <alias type="CMSIS" value="ADC_MG_MG(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x34" width="32" name="CLPD" description="ADC Plus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLPD"/>
    <bit_field offset="0" width="6" name="CLPD" access="RW" reset_value="0xA" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLPD_CLPD(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="26" reset_value="0"/>
  </register>
  <register offset="0x38" width="32" name="CLPS" description="ADC Plus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLPS"/>
    <bit_field offset="0" width="6" name="CLPS" access="RW" reset_value="0x20" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLPS_CLPS(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="26" reset_value="0"/>
  </register>
  <register offset="0x3C" width="32" name="CLP4" description="ADC Plus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLP4"/>
    <bit_field offset="0" width="10" name="CLP4" access="RW" reset_value="0x200" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP4_CLP4(x)"/>
    </bit_field>
    <reserved_bit_field offset="10" width="22" reset_value="0"/>
  </register>
  <register offset="0x40" width="32" name="CLP3" description="ADC Plus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLP3"/>
    <bit_field offset="0" width="9" name="CLP3" access="RW" reset_value="0x100" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP3_CLP3(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="23" reset_value="0"/>
  </register>
  <register offset="0x44" width="32" name="CLP2" description="ADC Plus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLP2"/>
    <bit_field offset="0" width="8" name="CLP2" access="RW" reset_value="0x80" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP2_CLP2(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x48" width="32" name="CLP1" description="ADC Plus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLP1"/>
    <bit_field offset="0" width="7" name="CLP1" access="RW" reset_value="0x40" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP1_CLP1(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="25" reset_value="0"/>
  </register>
  <register offset="0x4C" width="32" name="CLP0" description="ADC Plus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLP0"/>
    <bit_field offset="0" width="6" name="CLP0" access="RW" reset_value="0x20" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP0_CLP0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="26" reset_value="0"/>
  </register>
  <register offset="0x54" width="32" name="CLMD" description="ADC Minus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLMD"/>
    <bit_field offset="0" width="6" name="CLMD" access="RW" reset_value="0xA" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLMD_CLMD(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="26" reset_value="0"/>
  </register>
  <register offset="0x58" width="32" name="CLMS" description="ADC Minus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLMS"/>
    <bit_field offset="0" width="6" name="CLMS" access="RW" reset_value="0x20" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLMS_CLMS(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="26" reset_value="0"/>
  </register>
  <register offset="0x5C" width="32" name="CLM4" description="ADC Minus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLM4"/>
    <bit_field offset="0" width="10" name="CLM4" access="RW" reset_value="0x200" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLM4_CLM4(x)"/>
    </bit_field>
    <reserved_bit_field offset="10" width="22" reset_value="0"/>
  </register>
  <register offset="0x60" width="32" name="CLM3" description="ADC Minus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLM3"/>
    <bit_field offset="0" width="9" name="CLM3" access="RW" reset_value="0x100" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLM3_CLM3(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="23" reset_value="0"/>
  </register>
  <register offset="0x64" width="32" name="CLM2" description="ADC Minus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLM2"/>
    <bit_field offset="0" width="8" name="CLM2" access="RW" reset_value="0x80" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLM2_CLM2(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x68" width="32" name="CLM1" description="ADC Minus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLM1"/>
    <bit_field offset="0" width="7" name="CLM1" access="RW" reset_value="0x40" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLM1_CLM1(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="25" reset_value="0"/>
  </register>
  <register offset="0x6C" width="32" name="CLM0" description="ADC Minus-Side General Calibration Value Register">
    <alias type="CMSIS" value="CLM0"/>
    <bit_field offset="0" width="6" name="CLM0" access="RW" reset_value="0x20" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLM0_CLM0(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="26" reset_value="0"/>
  </register>
</regs:peripheral>