<div align="center">
  
"<img width="298" height="169" alt="image" src="https://github.com/user-attachments/assets/0ed573fb-312f-472e-bd25-5a8254a95f00" />


# **THAPAR INSTITUTE OF ENGINEERING & TECHNOLOGY**  
 
*(Deemed to be University)*

### **Department of Electronics & Communication Engineering**

<br>

# ‚ö° **PVL 292: Low Power VLSI Design Project** ‚ö°
### *Energy-Efficient Digital Systems through RTL Optimization*

<br>

| **Project Guide** | **Project Guide** |
|:--:|:--:|
| **Dr. Shireesh Kumar Rai** | **Dr. Amit Munjal** |
| üìß skumar.rai@thapar.edu | üìß amit.munjal@thapar.edu |

<br><h1 align="center">‚ö° PVL 292: Low Power VLSI Design Project ‚ö°</h1>
<h3 align="center">Energy-Efficient Digital Systems through RTL Optimization</h3>

<p align="center">
  <img src="https://img.shields.io/badge/Subject-PVL%20292-blue?style=for-the-badge&logo=github"/>
  <img src="https://img.shields.io/badge/Status-Ongoing-yellow?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Focus-Low%20Power%20VLSI-green?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Design-RTL%20Optimization-orange?style=for-the-badge"/>
  
</p>



<p align="center">
  <b>Architecting Energy-Efficient Digital Systems through RTL Optimization</b>
</p>

<p align="center">
  <i>An Academic Project on Minimizing Dynamic Power in VLSI Circuits</i>
</p>

<hr />

<!-- PROJECT OVERVIEW CARDS -->
<table align="center">
  <tr>
    <td align="center" width="200">
      <img src="https://img.icons8.com/ios-filled/50/000000/goal.png" alt="goal" width="40"/><br />
      <b>Objective</b><br />
      <sub>Analyze & reduce dynamic power at the RTL level</sub>
    </td>
    <td align="center" width="200">
      <img src="https://img.icons8.com/ios-filled/50/000000/maintenance.png" alt="methods" width="40"/><br />
      <b>Methodology</b><br />
      <sub>Clock Gating | Operand Isolation | DVFS</sub>
    </td>
    <td align="center" width="200">
      <img src="https://img.icons8.com/ios-filled/50/000000/combo-chart.png" alt="analysis" width="40"/><br />
      <b>Outcome</b><br />
      <sub>Comparative analysis of power-performance trade-offs</sub>
    </td>
  </tr>
</table>

<br />




<br />

<!-- SECTION: LITERATURE SURVEY -->
<h2>üìñ Literature Survey</h2>

<p>A structured study of existing research papers has been carried out to establish a strong theoretical foundation in:</p>

<ul>
  <li><b>Power Reduction Techniques:</b> Exploring state-of-the-art methods from clock gating to power gating and beyond.</li>
  <li><b>Design Methodologies:</b> Understanding the design flow for low-power ASICs and FPGAs.</li>
  <li><b>Trade-offs in VLSI Systems:</b> Analyzing the delicate balance between speed, area, and energy consumption.</li>
</ul>

<p>üëâ <b>Refer to:</b> <a href="literature_survey/"><code>üìÅ literature_survey/</code></a> for annotated bibliographies and paper summaries.</p>

<br />

<!-- SECTION: PROJECT PROGRESS -->
<h2>üß™ Project Progress</h2>

<!-- PROGRESS BAR STYLING -->
<p>
  <b>Overall Completion</b><br />
  <progress value="30" max="100" style="width: 50%; height: 20px;"></progress> 30%
</p>

<table>
  <thead>
    <tr>
      <th>Status</th>
      <th>Task</th>
      <th>Description</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>‚è≥</td>
      <td><b>Literature collection</b></td>
      <td>Gathered 20+ research papers from IEEE, ACM, and Springer.</td>
    </tr>
    <tr>
      <td>‚è≥</td>
      <td><b>Initial study of low power techniques</b></td>
      <td>Classified techniques into architectural, RTL, and physical design levels.</td>
    </tr>
    <tr>
      <td>‚è≥</td>
      <td><b>Problem statement finalization</b></td>
      <td>Refining scope to focus on "Power-Aware Data Path Units".</td>
    </tr>
    <tr>
      <td>‚¨ú</td>
      <td><b>RTL design implementation</b></td>
      <td>Writing Verilog/VHDL for baseline and optimized modules.</td>
    </tr>
    <tr>
      <td>‚¨ú</td>
      <td><b>Synthesis and power analysis</b></td>
      <td>Using EDA tools (like Genus/Design Compiler) for power estimation.</td>
    </tr>
    <tr>
      <td>‚¨ú</td>
      <td><b>Results documentation</b></td>
      <td>Compiling findings, charts, and final report.</td>
    </tr>
  </tbody>
</table>

<br />

<!-- SECTION: FUTURE WORK -->
<h2>üìå Future Work</h2>

<ul>
  <li>üìä <b>Compare baseline and optimized designs:</b> Quantify power savings against area and delay penalties.</li>
  <li>üöÄ <b>Extend to advanced low power techniques:</b> Explore Power Gating, Multi-Vt, and Adaptive Voltage Scaling (AVS) for deeper power reduction.</li>
</ul>

<br />

<!-- SECTION: CONTRIBUTION & CONTACT -->
<h2>ü§ù Contribution</h2>

<p>This repository is part of an academic project focused on <b>low power VLSI design</b>.<br />
Contributions, suggestions, and discussions are highly welcome! Feel free to open an issue or submit a pull request.</p>

<hr />

<h2>üì¨ Contact</h2>

<p>For any queries or discussion, feel free to connect:</p>

<ul>
  <li><b>Project Maintainer:</b> [Aryan Raj]</li>
  <li><b>Email:</b> <a href="mailto:your.email@example.com">araj1_mtech@thapar.edu</a></li>
  <li><b>Institution:</b> [THAPAR INSTITUTE OF ENGINEERING & TECHNOLOGY]</li>
</ul>

<hr />

<p align="center">
  ‚≠ê If you find this project useful, consider giving it a star! ‚≠ê<br />
  <sub>Let's build energy-efficient hardware, together.</sub>
</p>
