|8Bit_computer_diagram
RegA_1 <= Register:RegisterA.Q1
CLK_swtich => inst71.IN0
CLK_swtich => inst69.IN1
ext_CLK2 => inst70.IN1
Manual_Clk => inst54.IN0
CLR_RAM => RAM:inst2.CLR
PROG => inst118.IN0
PROG => inst51.IN0
PROG => inst115.IN0
PROG => inst88.IN0
PROG => inst82.IN0
PROG => inst80.IN0
PROG => inst78.IN0
PROG => inst75.IN0
PROG => inst110.IN1
PROG => inst108.IN1
PROG => inst106.IN1
PROG => inst104.IN1
PROG => inst98.IN1
PROG => inst96.IN1
PROG => inst94.IN1
PROG => inst92.IN1
PROG => PROG_LED.DATAIN
RAM_PROG_CLOCK => inst118.IN1
RAM_RE => inst88.IN1
MA1 => inst82.IN1
MA2 => inst80.IN1
MA3 => inst78.IN1
MA4 => inst75.IN1
RAM1 => inst110.IN0
RAM2 => inst108.IN0
RAM3 => inst106.IN0
RAM4 => inst104.IN0
RAM5 => inst98.IN0
RAM6 => inst96.IN0
RAM7 => inst94.IN0
RAM8 => inst92.IN0
CLEAR_PROGRAM => inst53.IN0
RegA_2 <= Register:RegisterA.Q2
RegA_3 <= Register:RegisterA.Q3
RegA_4 <= Register:RegisterA.Q4
RegA_5 <= Register:RegisterA.Q5
RegA_6 <= Register:RegisterA.Q6
RegA_7 <= Register:RegisterA.Q7
RegA_8 <= Register:RegisterA.Q8
RegB_1 <= Register:RegisterB.Q1
RegB_2 <= Register:RegisterB.Q2
RegB_3 <= Register:RegisterB.Q3
RegB_4 <= Register:RegisterB.Q4
RegB_5 <= Register:RegisterB.Q5
RegB_6 <= Register:RegisterB.Q6
RegB_7 <= Register:RegisterB.Q7
RegB_8 <= Register:RegisterB.Q8
Substract <= ControlBus[6].DB_MAX_OUTPUT_PORT_TYPE
Microcounter_1 <= MicroInstructionCounter:inst30.C0
Microcounter_2 <= MicroInstructionCounter:inst30.C1
Microcounter_3 <= MicroInstructionCounter:inst30.C2
Microcounter_4 <= MicroInstructionCounter:inst30.C3
Instrution_1 <= Register:InstructionRegister.Q5
Instrution_2 <= Register:InstructionRegister.Q6
Instrution_3 <= Register:InstructionRegister.Q7
Instrution_4 <= Register:InstructionRegister.Q8
BUS_1 <= Bus[0].DB_MAX_OUTPUT_PORT_TYPE
BUS_2 <= Bus[1].DB_MAX_OUTPUT_PORT_TYPE
BUS_3 <= Bus[2].DB_MAX_OUTPUT_PORT_TYPE
BUS_4 <= Bus[3].DB_MAX_OUTPUT_PORT_TYPE
BUS_5 <= Bus[4].DB_MAX_OUTPUT_PORT_TYPE
BUS_6 <= Bus[5].DB_MAX_OUTPUT_PORT_TYPE
BUS_7 <= Bus[6].DB_MAX_OUTPUT_PORT_TYPE
BUS_8 <= Bus[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_1 <= ALU:inst.LED_1
ALU_2 <= ALU:inst.LED_2
ALU_3 <= ALU:inst.LED_3
ALU_4 <= ALU:inst.LED_4
ALU_5 <= ALU:inst.LED_5
ALU_6 <= ALU:inst.LED_6
ALU_7 <= ALU:inst.LED_7
ALU_8 <= ALU:inst.LED_8
PC_1 <= ProgramCounter:inst5.LED_1
PC_2 <= ProgramCounter:inst5.LED_2
PC_3 <= ProgramCounter:inst5.LED_3
PC_4 <= ProgramCounter:inst5.LED_4
CLK <= inst1.DB_MAX_OUTPUT_PORT_TYPE
RAM_LED_1 <= RAM:inst2.LED_1
RAM_LED_2 <= RAM:inst2.LED_2
RAM_LED_3 <= RAM:inst2.LED_3
RAM_LED_4 <= RAM:inst2.LED_4
RAM_LED_5 <= RAM:inst2.LED_5
RAM_LED_6 <= RAM:inst2.LED_6
RAM_LED_7 <= RAM:inst2.LED_7
RAM_LED_8 <= RAM:inst2.LED_8
RUN_LED <= inst51.DB_MAX_OUTPUT_PORT_TYPE
PROG_LED <= PROG.DB_MAX_OUTPUT_PORT_TYPE
Ten_Seg_0 <= 3_7segments_BCD_Display:inst4.Ten_Seg_0
Ten_Seg_1 <= 3_7segments_BCD_Display:inst4.Ten_Seg_1
Ten_Seg_2 <= 3_7segments_BCD_Display:inst4.Ten_Seg_2
Ten_Seg_3 <= 3_7segments_BCD_Display:inst4.Ten_Seg_3
Ten_Seg_4 <= 3_7segments_BCD_Display:inst4.Ten_Seg_4
Ten_Seg_5 <= 3_7segments_BCD_Display:inst4.Ten_Seg_5
Ten_Seg_6 <= 3_7segments_BCD_Display:inst4.Ten_Seg_6
Hun_Seg_0 <= 3_7segments_BCD_Display:inst4.Hun_Seg_0
Hun_Seg_1 <= 3_7segments_BCD_Display:inst4.Hun_Seg_1
Hun_Seg_2 <= 3_7segments_BCD_Display:inst4.Hun_Seg_2
Hun_Seg_3 <= 3_7segments_BCD_Display:inst4.Hun_Seg_3
Hun_Seg_4 <= 3_7segments_BCD_Display:inst4.Hun_Seg_4
Hun_Seg_5 <= 3_7segments_BCD_Display:inst4.Hun_Seg_5
Hun_Seg_6 <= 3_7segments_BCD_Display:inst4.Hun_Seg_6
One_Seg_0 <= 3_7segments_BCD_Display:inst4.One_Seg_0
One_Seg_1 <= 3_7segments_BCD_Display:inst4.One_Seg_1
One_Seg_2 <= 3_7segments_BCD_Display:inst4.One_Seg_2
One_Seg_3 <= 3_7segments_BCD_Display:inst4.One_Seg_3
One_Seg_4 <= 3_7segments_BCD_Display:inst4.One_Seg_4
One_Seg_5 <= 3_7segments_BCD_Display:inst4.One_Seg_5
One_Seg_6 <= 3_7segments_BCD_Display:inst4.One_Seg_6
OUT_1 <= Register:Output_Register.Q1
OUT_2 <= Register:Output_Register.Q2
OUT_3 <= Register:Output_Register.Q3
OUT_4 <= Register:Output_Register.Q4
OUT_5 <= Register:Output_Register.Q5
OUT_6 <= Register:Output_Register.Q6
OUT_7 <= Register:Output_Register.Q7
OUT_8 <= Register:Output_Register.Q8
CTRL_DIS <= inst51.DB_MAX_OUTPUT_PORT_TYPE
ADDR_1 <= inst87.DB_MAX_OUTPUT_PORT_TYPE
ADDR_2 <= inst86.DB_MAX_OUTPUT_PORT_TYPE
ADDR_3 <= inst85.DB_MAX_OUTPUT_PORT_TYPE
ADDR_4 <= inst84.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterA
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|Register:RegisterA|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterA|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterA|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterA|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterA|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterA|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterA|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterA|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ControlUnit:inst31
ALU_Sustract <= inst52.DB_MAX_OUTPUT_PORT_TYPE
CTR_UNIT_DISABLE => inst52.IN0
CTR_UNIT_DISABLE => inst58.IN0
CTR_UNIT_DISABLE => inst64.IN0
CTR_UNIT_DISABLE => inst51.IN0
CTR_UNIT_DISABLE => inst50.IN0
CTR_UNIT_DISABLE => inst53.IN0
CTR_UNIT_DISABLE => inst55.IN0
CTR_UNIT_DISABLE => inst56.IN0
CTR_UNIT_DISABLE => inst57.IN0
CTR_UNIT_DISABLE => inst59.IN0
CTR_UNIT_DISABLE => inst60.IN0
CTR_UNIT_DISABLE => inst61.IN0
CTR_UNIT_DISABLE => inst62.IN0
CTR_UNIT_DISABLE => inst63.IN0
CTR_UNIT_DISABLE => inst37.IN0
CTR_UNIT_DISABLE => inst45.IN0
CTR_UNIT_DISABLE => inst46.IN0
CTR_UNIT_DISABLE => inst47.IN0
CTR_UNIT_DISABLE => inst48.IN0
CTR_UNIT_DISABLE => inst49.IN0
IR_1 => Op_Code:inst85.IR_1
IR_2 => Op_Code:inst85.IR_2
IR_3 => Op_Code:inst85.IR_3
IR_4 => Op_Code:inst85.IR_4
C0 => inst3.IN0
C0 => inst20.IN0
C0 => inst66.IN0
C0 => inst12.IN0
C0 => inst25.IN0
C0 => inst10.IN0
C0 => inst31.IN0
C0 => inst39.IN0
C0 => inst42.IN0
C0 => inst30.IN0
C0 => inst89.IN0
C0 => inst86.IN0
C0 => inst36.IN0
C1 => inst2.IN0
C1 => inst20.IN1
C1 => inst12.IN1
C1 => inst95.IN1
C1 => inst25.IN1
C1 => inst10.IN1
C1 => inst68.IN1
C1 => inst67.IN1
C1 => inst91.IN1
C1 => inst88.IN1
C1 => inst93.IN1
C1 => inst94.IN1
C1 => inst92.IN1
C1 => inst96.IN1
C1 => inst31.IN1
C1 => inst39.IN1
C1 => inst42.IN1
C1 => inst30.IN1
C1 => inst36.IN1
C2 => inst21.IN2
C2 => inst1.IN0
C2 => inst13.IN2
C2 => inst89.IN2
C2 => inst26.IN2
C2 => inst86.IN2
C2 => inst11.IN2
C3 => inst.IN0
EN_PC_CLK <= inst58.DB_MAX_OUTPUT_PORT_TYPE
RE_FLAG_REG <= inst64.DB_MAX_OUTPUT_PORT_TYPE
SUM_OUT <= inst51.DB_MAX_OUTPUT_PORT_TYPE
WE_REG_A <= inst50.DB_MAX_OUTPUT_PORT_TYPE
WE_RAM <= inst53.DB_MAX_OUTPUT_PORT_TYPE
RE_RAM <= inst55.DB_MAX_OUTPUT_PORT_TYPE
WE_MAR <= inst56.DB_MAX_OUTPUT_PORT_TYPE
RE_MAR <= inst57.DB_MAX_OUTPUT_PORT_TYPE
RE_PC <= inst59.DB_MAX_OUTPUT_PORT_TYPE
CarryFlag => inst97.IN1
CarryFlag => inst98.IN1
ZeroFlag => inst99.IN1
ZeroFlag => inst100.IN1
WE_PC <= inst60.DB_MAX_OUTPUT_PORT_TYPE
WE_IR <= inst61.DB_MAX_OUTPUT_PORT_TYPE
RE_IR <= inst62.DB_MAX_OUTPUT_PORT_TYPE
RE_OUTPUT_REG <= inst63.DB_MAX_OUTPUT_PORT_TYPE
HLT <= inst37.DB_MAX_OUTPUT_PORT_TYPE
RESET_Counter <= inst45.DB_MAX_OUTPUT_PORT_TYPE
CLEAR <= inst46.DB_MAX_OUTPUT_PORT_TYPE
RE_REG_B <= inst47.DB_MAX_OUTPUT_PORT_TYPE
WE_REG_B <= inst48.DB_MAX_OUTPUT_PORT_TYPE
RE_REG_A <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ControlUnit:inst31|Op_Code:inst85
LDA_instruction <= inst13.DB_MAX_OUTPUT_PORT_TYPE
IR_1 => inst13.IN0
IR_1 => inst7.IN0
IR_1 => inst15.IN0
IR_1 => inst17.IN0
IR_1 => inst19.IN0
IR_1 => inst21.IN0
IR_2 => inst6.IN0
IR_2 => inst14.IN1
IR_2 => inst15.IN1
IR_2 => inst16.IN1
IR_2 => inst17.IN1
IR_2 => inst20.IN1
IR_2 => inst21.IN1
IR_3 => inst5.IN0
IR_3 => inst16.IN2
IR_3 => inst17.IN2
IR_3 => inst18.IN2
IR_3 => inst19.IN2
IR_3 => inst20.IN2
IR_3 => inst21.IN2
IR_4 => inst4.IN0
IR_4 => inst16.IN3
IR_4 => inst17.IN3
ADD_instruction <= inst14.DB_MAX_OUTPUT_PORT_TYPE
SUB_instruction <= inst15.DB_MAX_OUTPUT_PORT_TYPE
OUT_instruction <= inst16.DB_MAX_OUTPUT_PORT_TYPE
HLT_instruction <= inst17.DB_MAX_OUTPUT_PORT_TYPE
STA_instruction <= inst18.DB_MAX_OUTPUT_PORT_TYPE
LDI_instruction <= inst19.DB_MAX_OUTPUT_PORT_TYPE
JMC_instruction <= inst20.DB_MAX_OUTPUT_PORT_TYPE
JMZ_instruction <= inst21.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:InstructionRegister
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|Register:InstructionRegister|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:InstructionRegister|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:InstructionRegister|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:InstructionRegister|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:InstructionRegister|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:InstructionRegister|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:InstructionRegister|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:InstructionRegister|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ProgramCounter:inst5
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D0 => inst20.IN0
D0 => inst21.IN0
RE => inst20.IN1
RE => inst19.IN1
RE => inst23.IN1
RE => inst22.IN1
RE => inst26.IN1
RE => inst25.IN1
RE => inst29.IN1
RE => inst28.IN1
CLK_Enable => inst31.IN0
CLK => inst31.IN1
RST => inst15.IN1
RST => inst16.IN1
RST => inst17.IN1
RST => inst18.IN1
WE => inst6.OE
WE => inst7.OE
WE => inst8.OE
WE => inst9.OE
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst23.IN0
D1 => inst24.IN0
Q2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst26.IN0
D2 => inst27.IN0
Q3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst29.IN0
D3 => inst30.IN0
LED_1 <= Edge_Tri_D_FlipFlop:inst.Q
LED_2 <= Edge_Tri_D_FlipFlop:inst1.Q
LED_3 <= Edge_Tri_D_FlipFlop:inst2.Q
LED_4 <= Edge_Tri_D_FlipFlop:inst3.Q


|8Bit_computer_diagram|ProgramCounter:inst5|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ProgramCounter:inst5|Edge_Tri_D_FlipFlop:inst1
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ProgramCounter:inst5|Edge_Tri_D_FlipFlop:inst2
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ProgramCounter:inst5|Edge_Tri_D_FlipFlop:inst3
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterB
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|Register:RegisterB|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterB|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterB|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterB|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterB|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterB|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterB|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:RegisterB|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ALU:inst
D1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Substract => Adder:inst.C_In
Substract => inst12.IN0
Substract => inst16.IN0
Substract => inst21.IN0
Substract => inst29.IN0
Substract => inst33.IN0
Substract => inst36.IN0
Substract => inst38.IN0
Substract => inst40.IN0
A1 => Adder:inst.A
B1 => inst12.IN1
Sum_out => inst9.OE
Sum_out => inst11.OE
Sum_out => inst13.OE
Sum_out => inst15.OE
Sum_out => inst17.OE
Sum_out => inst19.OE
Sum_out => inst23.OE
Sum_out => inst27.OE
D2 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
A2 => Adder:inst20.A
B2 => inst16.IN1
D3 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
A3 => Adder:inst22.A
B3 => inst21.IN1
D4 <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A4 => Adder:inst24.A
B4 => inst29.IN1
D5 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
A5 => Adder:inst26.A
B5 => inst33.IN1
D6 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
A6 => Adder:inst28.A
B6 => inst36.IN1
D7 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
A7 => Adder:inst30.A
B7 => inst38.IN1
D8 <= inst27.DB_MAX_OUTPUT_PORT_TYPE
A8 => Adder:inst32.A
B8 => inst40.IN1
C_Out <= Adder:inst32.C_Out
IsZero <= inst34.DB_MAX_OUTPUT_PORT_TYPE
LED_1 <= Adder:inst.SUM
LED_2 <= Adder:inst20.SUM
LED_3 <= Adder:inst22.SUM
LED_4 <= Adder:inst24.SUM
LED_5 <= Adder:inst26.SUM
LED_6 <= Adder:inst28.SUM
LED_7 <= Adder:inst30.SUM
LED_8 <= Adder:inst32.SUM


|8Bit_computer_diagram|ALU:inst|Adder:inst
SUM <= inst.DB_MAX_OUTPUT_PORT_TYPE
C_In => inst.IN0
C_In => inst1.IN0
A => inst7.IN0
A => inst6.IN0
B => inst7.IN1
B => inst6.IN1
C_Out <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ALU:inst|Adder:inst20
SUM <= inst.DB_MAX_OUTPUT_PORT_TYPE
C_In => inst.IN0
C_In => inst1.IN0
A => inst7.IN0
A => inst6.IN0
B => inst7.IN1
B => inst6.IN1
C_Out <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ALU:inst|Adder:inst22
SUM <= inst.DB_MAX_OUTPUT_PORT_TYPE
C_In => inst.IN0
C_In => inst1.IN0
A => inst7.IN0
A => inst6.IN0
B => inst7.IN1
B => inst6.IN1
C_Out <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ALU:inst|Adder:inst24
SUM <= inst.DB_MAX_OUTPUT_PORT_TYPE
C_In => inst.IN0
C_In => inst1.IN0
A => inst7.IN0
A => inst6.IN0
B => inst7.IN1
B => inst6.IN1
C_Out <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ALU:inst|Adder:inst26
SUM <= inst.DB_MAX_OUTPUT_PORT_TYPE
C_In => inst.IN0
C_In => inst1.IN0
A => inst7.IN0
A => inst6.IN0
B => inst7.IN1
B => inst6.IN1
C_Out <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ALU:inst|Adder:inst28
SUM <= inst.DB_MAX_OUTPUT_PORT_TYPE
C_In => inst.IN0
C_In => inst1.IN0
A => inst7.IN0
A => inst6.IN0
B => inst7.IN1
B => inst6.IN1
C_Out <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ALU:inst|Adder:inst30
SUM <= inst.DB_MAX_OUTPUT_PORT_TYPE
C_In => inst.IN0
C_In => inst1.IN0
A => inst7.IN0
A => inst6.IN0
B => inst7.IN1
B => inst6.IN1
C_Out <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|ALU:inst|Adder:inst32
SUM <= inst.DB_MAX_OUTPUT_PORT_TYPE
C_In => inst.IN0
C_In => inst1.IN0
A => inst7.IN0
A => inst6.IN0
B => inst7.IN1
B => inst6.IN1
C_Out <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2
Q0 <= inst58.DB_MAX_OUTPUT_PORT_TYPE
D0 => RAM_Cells:inst.D0
D1 => RAM_Cells:inst.D1
D2 => RAM_Cells:inst.D2
D3 => RAM_Cells:inst.D3
D4 => RAM_Cells:inst.D4
D5 => RAM_Cells:inst.D5
D6 => RAM_Cells:inst.D6
D7 => RAM_Cells:inst.D7
CLR => RAM_Cells:inst.CLR
CLK => RAM_Cells:inst.CLK
RE => inst1.IN0
RE => inst4.IN0
RE => inst7.IN0
RE => inst10.IN0
RE => inst13.IN0
RE => inst16.IN0
RE => inst19.IN0
RE => inst22.IN0
RE => inst25.IN0
RE => inst28.IN0
RE => inst31.IN0
RE => inst34.IN0
RE => inst37.IN0
RE => inst40.IN0
RE => inst43.IN0
RE => inst46.IN0
A0 => inst49.IN0
A0 => inst6.IN0
A0 => inst12.IN0
A0 => inst21.IN0
A0 => inst27.IN0
A0 => inst33.IN0
A0 => inst39.IN0
A0 => inst45.IN0
A0 => inst53.IN0
A1 => inst50.IN0
A1 => inst9.IN1
A1 => inst12.IN1
A1 => inst24.IN1
A1 => inst27.IN1
A1 => inst36.IN1
A1 => inst39.IN1
A1 => inst48.IN1
A1 => inst53.IN1
A2 => inst51.IN0
A2 => inst15.IN2
A2 => inst21.IN2
A2 => inst24.IN2
A2 => inst27.IN2
A2 => inst42.IN2
A2 => inst45.IN2
A2 => inst48.IN2
A2 => inst53.IN2
A3 => inst52.IN0
A3 => inst30.IN3
A3 => inst33.IN3
A3 => inst36.IN3
A3 => inst39.IN3
A3 => inst42.IN3
A3 => inst45.IN3
A3 => inst48.IN3
A3 => inst53.IN3
WE => inst2.IN1
WE => inst5.IN1
WE => inst8.IN1
WE => inst11.IN1
WE => inst14.IN1
WE => inst17.IN1
WE => inst20.IN1
WE => inst23.IN1
WE => inst26.IN1
WE => inst29.IN1
WE => inst32.IN1
WE => inst35.IN1
WE => inst38.IN1
WE => inst41.IN1
WE => inst44.IN1
WE => inst47.IN1
Q1 <= inst69.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= inst60.DB_MAX_OUTPUT_PORT_TYPE
LED_1 <= RAM_Cells:inst.Q0
LED_2 <= RAM_Cells:inst.Q1
LED_3 <= RAM_Cells:inst.Q2
LED_4 <= RAM_Cells:inst.Q3
LED_5 <= RAM_Cells:inst.Q4
LED_6 <= RAM_Cells:inst.Q5
LED_7 <= RAM_Cells:inst.Q6
LED_8 <= RAM_Cells:inst.Q7


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst
Q0 <= Q0.DB_MAX_OUTPUT_PORT_TYPE
WE15 => Register:inst15.WriteEnable
CLR => Register:inst15.CLR
CLR => Register:inst.CLR
CLR => Register:inst1.CLR
CLR => Register:inst2.CLR
CLR => Register:inst3.CLR
CLR => Register:inst4.CLR
CLR => Register:inst5.CLR
CLR => Register:inst6.CLR
CLR => Register:inst7.CLR
CLR => Register:inst8.CLR
CLR => Register:inst9.CLR
CLR => Register:inst10.CLR
CLR => Register:inst11.CLR
CLR => Register:inst12.CLR
CLR => Register:inst13.CLR
CLR => Register:inst14.CLR
CLK => Register:inst15.CLK
CLK => Register:inst.CLK
CLK => Register:inst1.CLK
CLK => Register:inst2.CLK
CLK => Register:inst3.CLK
CLK => Register:inst4.CLK
CLK => Register:inst5.CLK
CLK => Register:inst6.CLK
CLK => Register:inst7.CLK
CLK => Register:inst8.CLK
CLK => Register:inst9.CLK
CLK => Register:inst10.CLK
CLK => Register:inst11.CLK
CLK => Register:inst12.CLK
CLK => Register:inst13.CLK
CLK => Register:inst14.CLK
RE15 => Register:inst15.ReadEnable
D0 => Register:inst15.D1
D0 => Register:inst.D1
D0 => Register:inst1.D1
D0 => Register:inst2.D1
D0 => Register:inst3.D1
D0 => Register:inst4.D1
D0 => Register:inst5.D1
D0 => Register:inst6.D1
D0 => Register:inst7.D1
D0 => Register:inst8.D1
D0 => Register:inst9.D1
D0 => Register:inst10.D1
D0 => Register:inst11.D1
D0 => Register:inst12.D1
D0 => Register:inst13.D1
D0 => Register:inst14.D1
D1 => Register:inst15.D2
D1 => Register:inst.D2
D1 => Register:inst1.D2
D1 => Register:inst2.D2
D1 => Register:inst3.D2
D1 => Register:inst4.D2
D1 => Register:inst5.D2
D1 => Register:inst6.D2
D1 => Register:inst7.D2
D1 => Register:inst8.D2
D1 => Register:inst9.D2
D1 => Register:inst10.D2
D1 => Register:inst11.D2
D1 => Register:inst12.D2
D1 => Register:inst13.D2
D1 => Register:inst14.D2
D2 => Register:inst15.D3
D2 => Register:inst.D3
D2 => Register:inst1.D3
D2 => Register:inst2.D3
D2 => Register:inst3.D3
D2 => Register:inst4.D3
D2 => Register:inst5.D3
D2 => Register:inst6.D3
D2 => Register:inst7.D3
D2 => Register:inst8.D3
D2 => Register:inst9.D3
D2 => Register:inst10.D3
D2 => Register:inst11.D3
D2 => Register:inst12.D3
D2 => Register:inst13.D3
D2 => Register:inst14.D3
D3 => Register:inst15.D4
D3 => Register:inst.D4
D3 => Register:inst1.D4
D3 => Register:inst2.D4
D3 => Register:inst3.D4
D3 => Register:inst4.D4
D3 => Register:inst5.D4
D3 => Register:inst6.D4
D3 => Register:inst7.D4
D3 => Register:inst8.D4
D3 => Register:inst9.D4
D3 => Register:inst10.D4
D3 => Register:inst11.D4
D3 => Register:inst12.D4
D3 => Register:inst13.D4
D3 => Register:inst14.D4
D4 => Register:inst15.D5
D4 => Register:inst.D5
D4 => Register:inst1.D5
D4 => Register:inst2.D5
D4 => Register:inst3.D5
D4 => Register:inst4.D5
D4 => Register:inst5.D5
D4 => Register:inst6.D5
D4 => Register:inst7.D5
D4 => Register:inst8.D5
D4 => Register:inst9.D5
D4 => Register:inst10.D5
D4 => Register:inst11.D5
D4 => Register:inst12.D5
D4 => Register:inst13.D5
D4 => Register:inst14.D5
D5 => Register:inst15.D6
D5 => Register:inst.D6
D5 => Register:inst1.D6
D5 => Register:inst2.D6
D5 => Register:inst3.D6
D5 => Register:inst4.D6
D5 => Register:inst5.D6
D5 => Register:inst6.D6
D5 => Register:inst7.D6
D5 => Register:inst8.D6
D5 => Register:inst9.D6
D5 => Register:inst10.D6
D5 => Register:inst11.D6
D5 => Register:inst12.D6
D5 => Register:inst13.D6
D5 => Register:inst14.D6
D6 => Register:inst15.D7
D6 => Register:inst.D7
D6 => Register:inst1.D7
D6 => Register:inst2.D7
D6 => Register:inst3.D7
D6 => Register:inst4.D7
D6 => Register:inst5.D7
D6 => Register:inst6.D7
D6 => Register:inst7.D7
D6 => Register:inst8.D7
D6 => Register:inst9.D7
D6 => Register:inst10.D7
D6 => Register:inst11.D7
D6 => Register:inst12.D7
D6 => Register:inst13.D7
D6 => Register:inst14.D7
D7 => Register:inst15.D8
D7 => Register:inst.D8
D7 => Register:inst1.D8
D7 => Register:inst2.D8
D7 => Register:inst3.D8
D7 => Register:inst4.D8
D7 => Register:inst5.D8
D7 => Register:inst6.D8
D7 => Register:inst7.D8
D7 => Register:inst8.D8
D7 => Register:inst9.D8
D7 => Register:inst10.D8
D7 => Register:inst11.D8
D7 => Register:inst12.D8
D7 => Register:inst13.D8
D7 => Register:inst14.D8
WE0 => Register:inst.WriteEnable
RE0 => Register:inst.ReadEnable
WE1 => Register:inst1.WriteEnable
RE1 => Register:inst1.ReadEnable
WE2 => Register:inst2.WriteEnable
RE2 => Register:inst2.ReadEnable
WE3 => Register:inst3.WriteEnable
RE3 => Register:inst3.ReadEnable
WE4 => Register:inst4.WriteEnable
RE4 => Register:inst4.ReadEnable
WE5 => Register:inst5.WriteEnable
RE5 => Register:inst5.ReadEnable
WE6 => Register:inst6.WriteEnable
RE6 => Register:inst6.ReadEnable
WE7 => Register:inst7.WriteEnable
RE7 => Register:inst7.ReadEnable
WE8 => Register:inst8.WriteEnable
RE8 => Register:inst8.ReadEnable
WE9 => Register:inst9.WriteEnable
RE9 => Register:inst9.ReadEnable
WE10 => Register:inst10.WriteEnable
RE10 => Register:inst10.ReadEnable
WE11 => Register:inst11.WriteEnable
RE11 => Register:inst11.ReadEnable
WE12 => Register:inst12.WriteEnable
RE12 => Register:inst12.ReadEnable
WE13 => Register:inst13.WriteEnable
RE13 => Register:inst13.ReadEnable
WE14 => Register:inst14.WriteEnable
RE14 => Register:inst14.ReadEnable
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= Q5.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= Q6.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= Q7.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst15|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst1|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst2|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst3|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst4|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst5|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst6|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst7|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst8|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst9|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst10|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst11|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst12|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst13|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|RAM:inst2|RAM_Cells:inst|Register:inst14|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:MAR
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|Register:MAR|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:MAR|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:MAR|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:MAR|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:MAR|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:MAR|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:MAR|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:MAR|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|MicroInstructionCounter:inst30
C0 <= Edge_Tri_D_FlipFlop:inst.Q
CLK => inst5.IN0
RST => Edge_Tri_D_FlipFlop:inst.CLR
RST => Edge_Tri_D_FlipFlop:inst1.CLR
RST => Edge_Tri_D_FlipFlop:inst2.CLR
RST => Edge_Tri_D_FlipFlop:inst3.CLR
C1 <= Edge_Tri_D_FlipFlop:inst1.Q
C2 <= Edge_Tri_D_FlipFlop:inst2.Q
C3 <= Edge_Tri_D_FlipFlop:inst3.Q


|8Bit_computer_diagram|MicroInstructionCounter:inst30|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|MicroInstructionCounter:inst30|Edge_Tri_D_FlipFlop:inst1
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|MicroInstructionCounter:inst30|Edge_Tri_D_FlipFlop:inst2
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|MicroInstructionCounter:inst30|Edge_Tri_D_FlipFlop:inst3
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Edge_Tri_D_FlipFlop:inst28
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:FlagRegister
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|Register:FlagRegister|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:FlagRegister|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:FlagRegister|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:FlagRegister|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:FlagRegister|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:FlagRegister|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:FlagRegister|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:FlagRegister|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4
Hun_Seg_0 <= 7_seg_driver:inst18.Seg_0
Ripple => 7_seg_driver:inst18.Ripple_Blanking
D8 => Double_Dabble:inst.D8
D7 => Double_Dabble:inst.D7
D6 => Double_Dabble:inst.D6
D5 => Double_Dabble:inst.D5
D4 => Double_Dabble:inst.D4
D3 => Double_Dabble:inst.D3
D2 => Double_Dabble:inst.D2
D1 => Double_Dabble:inst.D1
D0 => Double_Dabble:inst.D0
Hun_Seg_1 <= 7_seg_driver:inst18.Seg_1
Hun_Seg_2 <= 7_seg_driver:inst18.Seg_2
Hun_Seg_3 <= 7_seg_driver:inst18.Seg_3
Hun_Seg_4 <= 7_seg_driver:inst18.Seg_4
Hun_Seg_5 <= 7_seg_driver:inst18.Seg_5
Hun_Seg_6 <= 7_seg_driver:inst18.Seg_6
Ten_Seg_0 <= 7_seg_driver:inst17.Seg_0
Ten_Seg_1 <= 7_seg_driver:inst17.Seg_1
Ten_Seg_2 <= 7_seg_driver:inst17.Seg_2
Ten_Seg_3 <= 7_seg_driver:inst17.Seg_3
Ten_Seg_4 <= 7_seg_driver:inst17.Seg_4
Ten_Seg_5 <= 7_seg_driver:inst17.Seg_5
Ten_Seg_6 <= 7_seg_driver:inst17.Seg_6
One_Seg_0 <= 7_seg_driver:inst16.Seg_0
One_Seg_1 <= 7_seg_driver:inst16.Seg_1
One_Seg_2 <= 7_seg_driver:inst16.Seg_2
One_Seg_3 <= 7_seg_driver:inst16.Seg_3
One_Seg_4 <= 7_seg_driver:inst16.Seg_4
One_Seg_5 <= 7_seg_driver:inst16.Seg_5
One_Seg_6 <= 7_seg_driver:inst16.Seg_6


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|7_seg_driver:inst18
Seg_0 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst1.IN0
D3 => inst4.IN0
D3 => inst37.IN0
D1 => inst1.IN1
D1 => inst6.IN0
D1 => inst31.IN2
D1 => inst32.IN2
D1 => inst36.IN2
D1 => inst39.IN2
D1 => inst41.IN2
D1 => inst45.IN2
D1 => inst46.IN2
D1 => inst44.IN2
D1 => inst49.IN2
D0 => inst1.IN2
D0 => inst7.IN0
D0 => inst.IN3
D0 => inst30.IN3
D0 => inst36.IN3
D0 => inst34.IN3
D0 => inst37.IN3
D0 => inst39.IN3
D0 => inst38.IN3
D0 => inst40.IN3
D0 => inst41.IN3
D0 => inst43.IN3
D0 => inst45.IN3
D0 => inst46.IN3
D0 => inst48.IN3
D0 => inst49.IN1
D2 => inst1.IN3
D2 => inst25.IN1
D2 => inst5.IN0
D2 => inst31.IN1
D2 => inst30.IN1
D2 => inst35.IN1
D2 => inst36.IN1
D2 => inst40.IN1
D2 => inst41.IN1
D2 => inst42.IN1
D2 => inst46.IN1
D2 => inst49.IN3
Ripple_Blanking => inst3.IN1
Seg_1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Seg_2 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Seg_3 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Seg_4 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
Seg_5 <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Seg_6 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
Ripple_Blanking_Carry <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst
Ones_0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D0 => Ones_0.DATAIN
Ones_1 <= Dabble:inst9.Q3
D8 => Dabble:inst1.D2
D7 => Dabble:inst1.D1
D6 => Dabble:inst1.D0
D5 => Dabble:inst2.D0
D4 => Dabble:inst3.D0
D3 => Dabble:inst5.D0
D2 => Dabble:inst7.D0
D1 => Dabble:inst9.D0
Ones_2 <= Dabble:inst9.Q2
Ones_3 <= Dabble:inst9.Q1
Tens_0 <= Dabble:inst9.Q0
Tens_1 <= Dabble:inst8.Q3
Tens_2 <= Dabble:inst8.Q2
Tens_3 <= Dabble:inst8.Q1
Hundreds_0 <= Dabble:inst8.Q0
Hundreds_1 <= Dabble:inst6.Q0
Hundreds_2 <= Dabble:inst4.Q0
Hundreds_3 <= <GND>


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst9
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst4.IN0
D3 => inst4.IN1
D3 => inst1.IN0
D3 => inst.IN1
D1 => inst1.IN1
D1 => inst7.IN0
D0 => inst.IN0
D0 => inst3.IN1
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst7
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst4.IN0
D3 => inst4.IN1
D3 => inst1.IN0
D3 => inst.IN1
D1 => inst1.IN1
D1 => inst7.IN0
D0 => inst.IN0
D0 => inst3.IN1
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst5
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst4.IN0
D3 => inst4.IN1
D3 => inst1.IN0
D3 => inst.IN1
D1 => inst1.IN1
D1 => inst7.IN0
D0 => inst.IN0
D0 => inst3.IN1
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst3
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst4.IN0
D3 => inst4.IN1
D3 => inst1.IN0
D3 => inst.IN1
D1 => inst1.IN1
D1 => inst7.IN0
D0 => inst.IN0
D0 => inst3.IN1
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst2
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst4.IN0
D3 => inst4.IN1
D3 => inst1.IN0
D3 => inst.IN1
D1 => inst1.IN1
D1 => inst7.IN0
D0 => inst.IN0
D0 => inst3.IN1
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst1
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst4.IN0
D3 => inst4.IN1
D3 => inst1.IN0
D3 => inst.IN1
D1 => inst1.IN1
D1 => inst7.IN0
D0 => inst.IN0
D0 => inst3.IN1
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst8
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst4.IN0
D3 => inst4.IN1
D3 => inst1.IN0
D3 => inst.IN1
D1 => inst1.IN1
D1 => inst7.IN0
D0 => inst.IN0
D0 => inst3.IN1
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst6
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst4.IN0
D3 => inst4.IN1
D3 => inst1.IN0
D3 => inst.IN1
D1 => inst1.IN1
D1 => inst7.IN0
D0 => inst.IN0
D0 => inst3.IN1
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|Double_Dabble:inst|Dabble:inst4
Q0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst4.IN0
D3 => inst4.IN1
D3 => inst1.IN0
D3 => inst.IN1
D1 => inst1.IN1
D1 => inst7.IN0
D0 => inst.IN0
D0 => inst3.IN1
Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|7_seg_driver:inst17
Seg_0 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst1.IN0
D3 => inst4.IN0
D3 => inst37.IN0
D1 => inst1.IN1
D1 => inst6.IN0
D1 => inst31.IN2
D1 => inst32.IN2
D1 => inst36.IN2
D1 => inst39.IN2
D1 => inst41.IN2
D1 => inst45.IN2
D1 => inst46.IN2
D1 => inst44.IN2
D1 => inst49.IN2
D0 => inst1.IN2
D0 => inst7.IN0
D0 => inst.IN3
D0 => inst30.IN3
D0 => inst36.IN3
D0 => inst34.IN3
D0 => inst37.IN3
D0 => inst39.IN3
D0 => inst38.IN3
D0 => inst40.IN3
D0 => inst41.IN3
D0 => inst43.IN3
D0 => inst45.IN3
D0 => inst46.IN3
D0 => inst48.IN3
D0 => inst49.IN1
D2 => inst1.IN3
D2 => inst25.IN1
D2 => inst5.IN0
D2 => inst31.IN1
D2 => inst30.IN1
D2 => inst35.IN1
D2 => inst36.IN1
D2 => inst40.IN1
D2 => inst41.IN1
D2 => inst42.IN1
D2 => inst46.IN1
D2 => inst49.IN3
Ripple_Blanking => inst3.IN1
Seg_1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Seg_2 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Seg_3 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Seg_4 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
Seg_5 <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Seg_6 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
Ripple_Blanking_Carry <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|3_7segments_BCD_Display:inst4|7_seg_driver:inst16
Seg_0 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst1.IN0
D3 => inst4.IN0
D3 => inst37.IN0
D1 => inst1.IN1
D1 => inst6.IN0
D1 => inst31.IN2
D1 => inst32.IN2
D1 => inst36.IN2
D1 => inst39.IN2
D1 => inst41.IN2
D1 => inst45.IN2
D1 => inst46.IN2
D1 => inst44.IN2
D1 => inst49.IN2
D0 => inst1.IN2
D0 => inst7.IN0
D0 => inst.IN3
D0 => inst30.IN3
D0 => inst36.IN3
D0 => inst34.IN3
D0 => inst37.IN3
D0 => inst39.IN3
D0 => inst38.IN3
D0 => inst40.IN3
D0 => inst41.IN3
D0 => inst43.IN3
D0 => inst45.IN3
D0 => inst46.IN3
D0 => inst48.IN3
D0 => inst49.IN1
D2 => inst1.IN3
D2 => inst25.IN1
D2 => inst5.IN0
D2 => inst31.IN1
D2 => inst30.IN1
D2 => inst35.IN1
D2 => inst36.IN1
D2 => inst40.IN1
D2 => inst41.IN1
D2 => inst42.IN1
D2 => inst46.IN1
D2 => inst49.IN3
Ripple_Blanking => inst3.IN1
Seg_1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Seg_2 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Seg_3 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Seg_4 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
Seg_5 <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Seg_6 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
Ripple_Blanking_Carry <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:Output_Register
Q8 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
ReadEnable => inst37.IN0
ReadEnable => inst4.IN0
ReadEnable => inst32.IN0
ReadEnable => inst27.IN0
ReadEnable => inst22.IN0
ReadEnable => inst17.IN0
ReadEnable => inst12.IN0
ReadEnable => inst7.IN0
ReadEnable => inst2.IN0
D8 => inst37.IN1
CLK => Edge_Tri_D_FlipFlop:inst.CLK
CLK => Edge_Tri_D_FlipFlop:inst54.CLK
CLK => Edge_Tri_D_FlipFlop:inst55.CLK
CLK => Edge_Tri_D_FlipFlop:inst56.CLK
CLK => Edge_Tri_D_FlipFlop:inst57.CLK
CLK => Edge_Tri_D_FlipFlop:inst58.CLK
CLK => Edge_Tri_D_FlipFlop:inst59.CLK
CLK => Edge_Tri_D_FlipFlop:inst60.CLK
CLR => Edge_Tri_D_FlipFlop:inst.CLR
CLR => Edge_Tri_D_FlipFlop:inst54.CLR
CLR => Edge_Tri_D_FlipFlop:inst55.CLR
CLR => Edge_Tri_D_FlipFlop:inst56.CLR
CLR => Edge_Tri_D_FlipFlop:inst57.CLR
CLR => Edge_Tri_D_FlipFlop:inst58.CLR
CLR => Edge_Tri_D_FlipFlop:inst59.CLR
CLR => Edge_Tri_D_FlipFlop:inst60.CLR
WriteEnable => inst68.OE
WriteEnable => inst67.OE
WriteEnable => inst66.OE
WriteEnable => inst65.OE
WriteEnable => inst64.OE
WriteEnable => inst63.OE
WriteEnable => inst61.OE
WriteEnable => inst62.OE
Q7 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
D7 => inst32.IN1
Q6 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
D6 => inst27.IN1
Q5 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
D5 => inst22.IN1
Q4 <= inst64.DB_MAX_OUTPUT_PORT_TYPE
D4 => inst17.IN1
Q3 <= inst63.DB_MAX_OUTPUT_PORT_TYPE
D3 => inst12.IN1
Q2 <= inst61.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst7.IN1
Q1 <= inst62.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN1


|8Bit_computer_diagram|Register:Output_Register|Edge_Tri_D_FlipFlop:inst
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:Output_Register|Edge_Tri_D_FlipFlop:inst54
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:Output_Register|Edge_Tri_D_FlipFlop:inst55
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:Output_Register|Edge_Tri_D_FlipFlop:inst56
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:Output_Register|Edge_Tri_D_FlipFlop:inst57
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:Output_Register|Edge_Tri_D_FlipFlop:inst58
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:Output_Register|Edge_Tri_D_FlipFlop:inst59
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|8Bit_computer_diagram|Register:Output_Register|Edge_Tri_D_FlipFlop:inst60
Q <= inst11.DB_MAX_OUTPUT_PORT_TYPE
S => inst13.IN0
CLK => inst9.IN1
CLK => inst8.IN1
D => inst10.IN1
CLR => inst14.IN0
NQ <= inst12.DB_MAX_OUTPUT_PORT_TYPE


