Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 29 02:07:06 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_flash_seq_wr_control_sets_placed.rpt
| Design       : spi_flash_seq_wr
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |              23 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           17 |
| Yes          | Yes                   | No                     |              25 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------+-------------------------------------+------------------+----------------+
|    Clock Signal    |               Enable Signal               |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------------+-------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | flash_seq_wr_ctrl_inst/cs_n_i_1_n_0       | flash_seq_wr_ctrl_inst/sys_rst_n    |                1 |              1 |
|  sys_clk_IBUF_BUFG | flash_seq_wr_ctrl_inst/mosi0              | flash_seq_wr_ctrl_inst/sys_rst_n    |                1 |              1 |
|  sys_clk_IBUF_BUFG | flash_seq_wr_ctrl_inst/sck_i_1_n_0        | flash_seq_wr_ctrl_inst/sys_rst_n    |                1 |              1 |
|  sys_clk_IBUF_BUFG | flash_seq_wr_ctrl_inst/cnt_byte           | flash_seq_wr_ctrl_inst/sys_rst_n    |                2 |              4 |
|  sys_clk_IBUF_BUFG | flash_seq_wr_ctrl_inst/state[3]_i_1_n_0   | flash_seq_wr_ctrl_inst/sys_rst_n    |                1 |              4 |
|  sys_clk_IBUF_BUFG | uart_rx_inst/rx_cnt                       | uart_rx_inst/rx_cnt[3]_i_1_n_0      |                1 |              4 |
|  sys_clk_IBUF_BUFG | uart_tx_inst/tx_cnt                       | uart_tx_inst/tx_cnt[3]_i_1_n_0      |                1 |              4 |
|  sys_clk_IBUF_BUFG | flash_seq_wr_ctrl_inst/cnt_clk[4]_i_1_n_0 | flash_seq_wr_ctrl_inst/sys_rst_n    |                1 |              5 |
|  sys_clk_IBUF_BUFG | uart_rx_inst/rx_flag0                     | flash_seq_wr_ctrl_inst/sys_rst_n    |                2 |              8 |
|  sys_clk_IBUF_BUFG |                                           |                                     |                5 |              9 |
|  sys_clk_IBUF_BUFG |                                           | uart_rx_inst/baud_cnt[8]_i_1__0_n_0 |                5 |              9 |
|  sys_clk_IBUF_BUFG |                                           | uart_tx_inst/baud_cnt[8]_i_1_n_0    |                3 |              9 |
|  sys_clk_IBUF_BUFG | uart_tx_inst/tx_data_t[7]_i_1_n_0         | flash_seq_wr_ctrl_inst/sys_rst_n    |                2 |              9 |
|  sys_clk_IBUF_BUFG |                                           | flash_seq_wr_ctrl_inst/sys_rst_n    |                5 |             10 |
|  sys_clk_IBUF_BUFG | uart_rx_inst/uart_rx_done                 | flash_seq_wr_ctrl_inst/sys_rst_n    |               10 |             48 |
+--------------------+-------------------------------------------+-------------------------------------+------------------+----------------+


