Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 25 03:41:27 2023
| Host         : DESKTOP-5V7D9OL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7k70t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              16 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                              | reset_IBUF       |                6 |             16 |
|  clk_IBUF_BUFG | register_file/reg_array[1]_1 | reset_IBUF       |                8 |             16 |
|  clk_IBUF_BUFG | register_file/reg_array[3]_0 | reset_IBUF       |                9 |             16 |
|  clk_IBUF_BUFG | register_file/reg_array[4]_2 | reset_IBUF       |                8 |             16 |
|  clk_IBUF_BUFG |                              |                  |               16 |             64 |
+----------------+------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     5 |
+--------+-----------------------+


