

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Sun Mar 15 19:01:26 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      4.78|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    7|    7|         5|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (3)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_mul_stencil_update_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (4)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i72* %p_hw_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_mul_stencil_update_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i72* %p_hw_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (7)  [1/1] 1.59ns  loc: hls_target.cpp:64
newFuncRoot:4  br label %.preheader40


 <State 2>: 2.26ns
ST_2: indvar_flatten (9)  [1/1] 0.00ns
.preheader40:0  %indvar_flatten = phi i3 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader40.preheader ]

ST_2: exitcond_flatten (10)  [1/1] 2.07ns
.preheader40:1  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_2: indvar_flatten_next (11)  [1/1] 2.26ns
.preheader40:2  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_2: StgValue_16 (12)  [1/1] 0.00ns
.preheader40:3  br i1 %exitcond_flatten, label %.preheader39.preheader.0.exitStub, label %.preheader40.preheader


 <State 3>: 4.77ns
ST_3: tmp_value_V (17)  [1/1] 2.45ns  loc: hls_target.cpp:72
.preheader40.preheader:3  %tmp_value_V = call i72 @_ssdm_op_Read.ap_fifo.volatile.i72P(i72* %p_hw_input_stencil_stream_V_value_V)

ST_3: p_238 (18)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader40.preheader:4  %p_238 = trunc i72 %tmp_value_V to i8

ST_3: p_243_cast (19)  [1/1] 0.00ns  loc: hls_target.cpp:84
.preheader40.preheader:5  %p_243_cast = zext i8 %p_238 to i9

ST_3: p_254 (20)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader40.preheader:6  %p_254 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %tmp_value_V, i32 16, i32 23)

ST_3: p_259_cast_cast (21)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader40.preheader:7  %p_259_cast_cast = zext i8 %p_254 to i9

ST_3: p_286 (22)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader40.preheader:8  %p_286 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %tmp_value_V, i32 48, i32 55)

ST_3: p_291_cast_cast (23)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader40.preheader:9  %p_291_cast_cast = zext i8 %p_286 to i9

ST_3: p_302 (24)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader40.preheader:10  %p_302 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %tmp_value_V, i32 64, i32 71)

ST_3: tmp_1 (26)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader40.preheader:12  %tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 8, i32 14)

ST_3: p_250 (27)  [1/1] 0.00ns  loc: hls_target.cpp:92
.preheader40.preheader:13  %p_250 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_1, i1 false)

ST_3: p_251_cast (28)  [1/1] 0.00ns  loc: hls_target.cpp:93
.preheader40.preheader:14  %p_251_cast = zext i8 %p_250 to i9

ST_3: p_252 (29)  [1/1] 2.32ns  loc: hls_target.cpp:94
.preheader40.preheader:15  %p_252 = add i9 %p_243_cast, %p_251_cast

ST_3: tmp_2 (31)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader40.preheader:17  %tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 24, i32 30)

ST_3: p_266 (32)  [1/1] 0.00ns  loc: hls_target.cpp:110
.preheader40.preheader:18  %p_266 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_2, i1 false)

ST_3: p_267_cast_cast (33)  [1/1] 0.00ns  loc: hls_target.cpp:112
.preheader40.preheader:19  %p_267_cast_cast = zext i8 %p_266 to i9

ST_3: tmp1 (34)  [1/1] 2.32ns  loc: hls_target.cpp:112
.preheader40.preheader:20  %tmp1 = add i9 %p_267_cast_cast, %p_259_cast_cast

ST_3: tmp_3 (38)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader40.preheader:24  %tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i72.i32.i32(i72 %tmp_value_V, i32 32, i32 37)

ST_3: tmp_4 (41)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader40.preheader:27  %tmp_4 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 40, i32 46)

ST_3: tmp_5 (44)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader40.preheader:30  %tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 56, i32 62)

ST_3: p_298 (45)  [1/1] 0.00ns  loc: hls_target.cpp:146
.preheader40.preheader:31  %p_298 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_5, i1 false)

ST_3: p_299_cast_cast (46)  [1/1] 0.00ns  loc: hls_target.cpp:148
.preheader40.preheader:32  %p_299_cast_cast = zext i8 %p_298 to i9

ST_3: tmp4 (48)  [1/1] 2.32ns  loc: hls_target.cpp:148
.preheader40.preheader:34  %tmp4 = add i9 %p_299_cast_cast, %p_291_cast_cast


 <State 4>: 2.32ns
ST_4: p_252_cast (30)  [1/1] 0.00ns  loc: hls_target.cpp:94
.preheader40.preheader:16  %p_252_cast = zext i9 %p_252 to i10

ST_4: tmp1_cast (35)  [1/1] 0.00ns  loc: hls_target.cpp:112
.preheader40.preheader:21  %tmp1_cast = zext i9 %tmp1 to i10

ST_4: p_268 (36)  [1/1] 2.32ns  loc: hls_target.cpp:112
.preheader40.preheader:22  %p_268 = add i10 %p_252_cast, %tmp1_cast

ST_4: p_282 (42)  [1/1] 0.00ns  loc: hls_target.cpp:128
.preheader40.preheader:28  %p_282 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_4, i1 false)

ST_4: p_283_cast_cast (43)  [1/1] 0.00ns  loc: hls_target.cpp:128
.preheader40.preheader:29  %p_283_cast_cast = zext i8 %p_282 to i10

ST_4: tmp4_cast (49)  [1/1] 0.00ns  loc: hls_target.cpp:148
.preheader40.preheader:35  %tmp4_cast = zext i9 %tmp4 to i10

ST_4: tmp3 (50)  [1/1] 2.32ns  loc: hls_target.cpp:148
.preheader40.preheader:36  %tmp3 = add i10 %p_283_cast_cast, %tmp4_cast


 <State 5>: 3.76ns
ST_5: p_268_cast (37)  [1/1] 0.00ns  loc: hls_target.cpp:112
.preheader40.preheader:23  %p_268_cast = zext i10 %p_268 to i11

ST_5: p_274 (39)  [1/1] 0.00ns  loc: hls_target.cpp:119
.preheader40.preheader:25  %p_274 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_3, i2 0)

ST_5: p_275_cast (40)  [1/1] 0.00ns  loc: hls_target.cpp:120
.preheader40.preheader:26  %p_275_cast = zext i8 %p_274 to i11

ST_5: tmp2 (47)  [1/1] 1.88ns  loc: hls_target.cpp:148
.preheader40.preheader:33  %tmp2 = add i11 %p_275_cast, %p_268_cast

ST_5: tmp3_cast (51)  [1/1] 0.00ns  loc: hls_target.cpp:148
.preheader40.preheader:37  %tmp3_cast = zext i10 %tmp3 to i11

ST_5: p_300 (52)  [1/1] 1.88ns  loc: hls_target.cpp:148
.preheader40.preheader:38  %p_300 = add i11 %tmp2, %tmp3_cast


 <State 6>: 4.78ns
ST_6: empty (14)  [1/1] 0.00ns
.preheader40.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: tmp (15)  [1/1] 0.00ns  loc: hls_target.cpp:67
.preheader40.preheader:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_6: StgValue_54 (16)  [1/1] 0.00ns  loc: hls_target.cpp:68
.preheader40.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: p_307_cast (25)  [1/1] 0.00ns  loc: hls_target.cpp:156
.preheader40.preheader:11  %p_307_cast = zext i8 %p_302 to i12

ST_6: p_300_cast (53)  [1/1] 0.00ns  loc: hls_target.cpp:148
.preheader40.preheader:39  %p_300_cast = zext i11 %p_300 to i12

ST_6: p_308 (54)  [1/1] 2.33ns  loc: hls_target.cpp:157
.preheader40.preheader:40  %p_308 = add i12 %p_307_cast, %p_300_cast

ST_6: tmp_value_V_5 (55)  [1/1] 0.00ns  loc: hls_target.cpp:157
.preheader40.preheader:41  %tmp_value_V_5 = zext i12 %p_308 to i32

ST_6: StgValue_59 (56)  [1/1] 2.45ns  loc: hls_target.cpp:159
.preheader40.preheader:42  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %p_mul_stencil_update_stream_V_value_V, i32 %tmp_value_V_5)

ST_6: empty_98 (57)  [1/1] 0.00ns  loc: hls_target.cpp:161
.preheader40.preheader:43  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

ST_6: StgValue_61 (58)  [1/1] 0.00ns  loc: hls_target.cpp:66
.preheader40.preheader:44  br label %.preheader40


 <State 7>: 0.00ns
ST_7: StgValue_62 (60)  [1/1] 0.00ns
.preheader39.preheader.0.exitStub:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [9]  (1.59 ns)

 <State 2>: 2.26ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [9]  (0 ns)
	'add' operation ('indvar_flatten_next') [11]  (2.26 ns)

 <State 3>: 4.77ns
The critical path consists of the following:
	fifo read on port 'p_hw_input_stencil_stream_V_value_V' (hls_target.cpp:72) [17]  (2.45 ns)
	'add' operation ('tmp4', hls_target.cpp:148) [48]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'add' operation ('_268', hls_target.cpp:112) [36]  (2.32 ns)

 <State 5>: 3.76ns
The critical path consists of the following:
	'add' operation ('tmp2', hls_target.cpp:148) [47]  (1.88 ns)
	'add' operation ('_300', hls_target.cpp:148) [52]  (1.88 ns)

 <State 6>: 4.78ns
The critical path consists of the following:
	'add' operation ('_308', hls_target.cpp:157) [54]  (2.33 ns)
	fifo write on port 'p_mul_stencil_update_stream_V_value_V' (hls_target.cpp:159) [56]  (2.45 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
