
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003563                       # Number of seconds simulated
sim_ticks                                  3562985193                       # Number of ticks simulated
final_tick                               530555423805                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75325                       # Simulator instruction rate (inst/s)
host_op_rate                                    95261                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 132984                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889136                       # Number of bytes of host memory used
host_seconds                                 26792.64                       # Real time elapsed on the host
sim_insts                                  2018165796                       # Number of instructions simulated
sim_ops                                    2552300976                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       233728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        80768                       # Number of bytes read from this memory
system.physmem.bytes_read::total               324992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       118784                       # Number of bytes written to this memory
system.physmem.bytes_written::total            118784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1826                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          631                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2539                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             928                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  928                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1472922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65598925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1472922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22668632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                91213402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1472922                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1472922                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2945844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33338337                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33338337                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33338337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1472922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65598925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1472922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22668632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              124551738                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8544330                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3142109                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2548931                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214317                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1296951                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1240278                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334152                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9282                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3292560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17318664                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3142109                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1574430                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3657426                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126489                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        561586                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621067                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99534                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8418863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.536653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.327112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4761437     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228372      2.71%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260163      3.09%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          476932      5.67%     68.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214965      2.55%     70.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328746      3.90%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179389      2.13%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154556      1.84%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814303     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8418863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367742                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.026919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474824                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       513177                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490540                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35144                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905177                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535359                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2099                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20622990                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4955                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905177                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664178                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         136167                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       118942                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331901                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       262493                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19816304                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3680                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        140957                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          836                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27747236                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92303575                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92303575                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060664                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10686536                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4098                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2439                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           673731                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1848177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13581                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       280552                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18611620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4098                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14985509                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29812                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6287474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18822721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          729                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8418863                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779992                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.925175                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2937271     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1792721     21.29%     56.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1209482     14.37%     70.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       844452     10.03%     80.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       712546      8.46%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381264      4.53%     93.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378747      4.50%     98.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87558      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74822      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8418863                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108891     76.32%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15578     10.92%     87.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18207     12.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492029     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212195      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492787      9.96%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786848      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14985509                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753854                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142678                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009521                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38562369                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24903352                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14549492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15128187                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29045                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       722837                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239357                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905177                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54467                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9009                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18615723                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        66231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1848177                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944574                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2418                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6621                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          169                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123469                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249780                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14700313                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393031                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       285194                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2147553                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082016                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754522                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720476                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14560869                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14549492                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9524567                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26723619                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.702824                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356410                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6334083                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217041                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7513686                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634576                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.163977                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2954185     39.32%     39.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052089     27.31%     66.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842368     11.21%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420126      5.59%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428102      5.70%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167035      2.22%     91.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183183      2.44%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94976      1.26%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371622      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7513686                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125340                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064717                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249907                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371622                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25757670                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38137567                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 125467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854433                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854433                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170367                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170367                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66084338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20110724                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19074685                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3360                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8544330                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3242925                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2641868                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214551                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1319450                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1257552                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345764                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9466                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3336176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17715724                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3242925                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1603316                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3711574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1158899                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        464441                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1637217                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8453441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.596861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.377159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4741867     56.09%     56.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          259487      3.07%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269154      3.18%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425294      5.03%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          200992      2.38%     69.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          284904      3.37%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          191112      2.26%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141472      1.67%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1939159     22.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8453441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.379541                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.073389                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3513752                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       418753                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3551315                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29546                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        940069                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       550264                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1156                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21168659                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        940069                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3691289                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101121                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        88370                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3401130                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       231456                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20404086                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133696                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28562709                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95126214                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95126214                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17417344                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11145291                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3495                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1781                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           608706                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1902517                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       982237                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10656                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       294530                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19126455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15185378                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27616                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6602633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20373190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8453441                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.796355                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.933584                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2907699     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1848039     21.86%     56.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1190235     14.08%     70.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       805646      9.53%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       748789      8.86%     88.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       415171      4.91%     93.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375195      4.44%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83586      0.99%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79081      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8453441                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114713     77.61%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16866     11.41%     89.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16233     10.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12670624     83.44%     83.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201835      1.33%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1713      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1504698      9.91%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806508      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15185378                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.777246                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147812                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009734                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38999624                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25732727                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14750642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15333190                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21332                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       762790                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       260816                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        940069                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59589                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12573                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19129980                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46077                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1902517                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       982237                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1779                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121936                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250148                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14909311                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1404729                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       276066                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2180567                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2119350                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775838                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744936                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14761969                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14750642                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9684276                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27531223                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726366                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351756                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10149348                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12496081                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6633898                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3493                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216461                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7513372                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.663179                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2849252     37.92%     37.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2141127     28.50%     66.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       851163     11.33%     77.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426275      5.67%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       392450      5.22%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178241      2.37%     91.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       193357      2.57%     93.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        99400      1.32%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       382107      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7513372                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10149348                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12496081                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1861145                       # Number of memory references committed
system.switch_cpus1.commit.loads              1139724                       # Number of loads committed
system.switch_cpus1.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1804283                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11257194                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257655                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       382107                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26261075                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39201102                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  90889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10149348                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12496081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10149348                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841860                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841860                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187846                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187846                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66937912                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20450429                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19487121                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3480                       # number of misc regfile writes
system.l2.replacements                           2539                       # number of replacements
system.l2.tagsinuse                      16380.457318                       # Cycle average of tags in use
system.l2.total_refs                          1004168                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18923                       # Sample count of references to valid blocks.
system.l2.avg_refs                          53.066004                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           290.497114                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.352091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    926.607286                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.775435                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    288.452804                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8216.419528                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6582.353061                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017731                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002341                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.056556                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.017606                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.501490                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.401755                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999784                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5639                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3767                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9412                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3173                       # number of Writeback hits
system.l2.Writeback_hits::total                  3173                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   113                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5700                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3819                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9525                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5700                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3819                       # number of overall hits
system.l2.overall_hits::total                    9525                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1826                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          631                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2539                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1826                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          631                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2539                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1826                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          631                       # number of overall misses
system.l2.overall_misses::total                  2539                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1751138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     81429494                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1816969                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     29776421                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       114774022                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1751138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     81429494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1816969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     29776421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        114774022                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1751138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     81429494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1816969                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     29776421                       # number of overall miss cycles
system.l2.overall_miss_latency::total       114774022                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11951                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3173                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3173                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               113                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7526                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4450                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12064                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7526                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4450                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12064                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.244608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.143474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.212451                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.242626                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.141798                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210461                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.242626                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.141798                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210461                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42710.682927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44594.465498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44316.317073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47189.256735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45204.419850                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42710.682927                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44594.465498                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44316.317073                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47189.256735                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45204.419850                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42710.682927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44594.465498                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44316.317073                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47189.256735                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45204.419850                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  928                       # number of writebacks
system.l2.writebacks::total                       928                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1826                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          631                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2539                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2539                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2539                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1515870                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     70842141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1578698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     26126850                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    100063559                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1515870                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70842141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1578698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     26126850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    100063559                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1515870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70842141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1578698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     26126850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    100063559                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.244608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.143474                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.212451                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.242626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.141798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210461                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.242626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.141798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210461                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36972.439024                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38796.353231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38504.829268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41405.467512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39410.617960                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36972.439024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 38796.353231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38504.829268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41405.467512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39410.617960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36972.439024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 38796.353231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38504.829268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41405.467512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39410.617960                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.347335                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629731                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937388.261122                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.347335                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067864                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824275                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621004                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621004                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621004                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621004                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621004                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621004                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2769412                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2769412                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2769412                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2769412                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2769412                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2769412                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621067                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621067                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621067                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621067                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621067                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621067                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43958.920635                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43958.920635                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43958.920635                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43958.920635                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43958.920635                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43958.920635                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2087191                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2087191                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2087191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2087191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2087191                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2087191                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46382.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46382.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46382.022222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46382.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46382.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46382.022222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7526                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581413                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7782                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21148.986507                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.416227                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.583773                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888345                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111655                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086689                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086689                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701558                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2339                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2339                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1680                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788247                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788247                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788247                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788247                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14539                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14539                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          224                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          224                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14763                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14763                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14763                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14763                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    426826464                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    426826464                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9144261                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9144261                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    435970725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    435970725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    435970725                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    435970725                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701782                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701782                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803010                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803010                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803010                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803010                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013203                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013203                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000319                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000319                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008188                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008188                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008188                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008188                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29357.346723                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29357.346723                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40822.593750                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40822.593750                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29531.309693                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29531.309693                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29531.309693                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29531.309693                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2064                       # number of writebacks
system.cpu0.dcache.writebacks::total             2064                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7074                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7074                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          163                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          163                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7237                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7237                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7465                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7465                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7526                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7526                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7526                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7526                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    135540176                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    135540176                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1680194                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1680194                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    137220370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    137220370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    137220370                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    137220370                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004174                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004174                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004174                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004174                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18156.754990                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18156.754990                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27544.163934                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27544.163934                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18232.842147                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18232.842147                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18232.842147                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18232.842147                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.088729                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999662422                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1979529.548515                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.088729                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064245                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804629                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1637164                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1637164                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1637164                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1637164                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1637164                       # number of overall hits
system.cpu1.icache.overall_hits::total        1637164                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2777526                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2777526                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2777526                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2777526                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2777526                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2777526                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1637217                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1637217                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1637217                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1637217                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1637217                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1637217                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52406.150943                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52406.150943                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52406.150943                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52406.150943                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52406.150943                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52406.150943                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2208313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2208313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2208313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2208313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2208313                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2208313                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51356.116279                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51356.116279                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51356.116279                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51356.116279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51356.116279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51356.116279                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4450                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153066776                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4706                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32525.876753                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.908861                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.091139                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.874644                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.125356                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1100140                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1100140                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       717754                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        717754                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1741                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1740                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1817894                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1817894                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1817894                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1817894                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11068                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11234                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11234                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11234                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11234                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    337361455                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    337361455                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5288302                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5288302                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    342649757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    342649757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    342649757                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    342649757                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1111208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1111208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       717920                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717920                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1829128                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1829128                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1829128                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1829128                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009960                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30480.796440                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30480.796440                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31857.240964                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31857.240964                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30501.135571                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30501.135571                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30501.135571                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30501.135571                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1109                       # number of writebacks
system.cpu1.dcache.writebacks::total             1109                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6670                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6670                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6784                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6784                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6784                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6784                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4398                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4398                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4450                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4450                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4450                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4450                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     62222615                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     62222615                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1160472                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1160472                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     63383087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     63383087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     63383087                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     63383087                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002433                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002433                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002433                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002433                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14147.934288                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14147.934288                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22316.769231                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22316.769231                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14243.390337                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14243.390337                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14243.390337                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14243.390337                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
