--
-- VHDL Architecture Cursor_test.PWM_Generator_tb.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 08:53:22 07.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

LIBRARY Cursor;
LIBRARY Cursor_test;

ARCHITECTURE struct OF PWM_Generator_tb IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL clock            : std_ulogic;
    SIGNAL consigne_vitesse : unsigned(9 DOWNTO 0);
    SIGNAL pwm_sig          : std_ulogic;
    SIGNAL reset            : std_ulogic;


    -- Component Declarations
    COMPONENT PWM_Generator
    PORT (
        clock            : IN     std_ulogic ;
        consigne_vitesse : IN     unsigned (9 DOWNTO 0);
        reset            : IN     std_ulogic ;
        pwm_sig          : OUT    std_ulogic 
    );
    END COMPONENT;
    COMPONENT PWM_Generator_tester
    PORT (
        pwm_sig          : IN     std_ulogic ;
        clock            : OUT    std_ulogic ;
        consigne_vitesse : OUT    unsigned (9 DOWNTO 0);
        reset            : OUT    std_ulogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : PWM_Generator USE ENTITY Cursor.PWM_Generator;
    FOR ALL : PWM_Generator_tester USE ENTITY Cursor_test.PWM_Generator_tester;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_0 : PWM_Generator
        PORT MAP (
            clock            => clock,
            consigne_vitesse => consigne_vitesse,
            reset            => reset,
            pwm_sig          => pwm_sig
        );
    U_1 : PWM_Generator_tester
        PORT MAP (
            pwm_sig          => pwm_sig,
            clock            => clock,
            consigne_vitesse => consigne_vitesse,
            reset            => reset
        );

END struct;
