
Wiegand_F103_TIMER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000206c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08002178  08002178  00012178  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800225c  0800225c  0001225c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002260  08002260  00012260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  08002264  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000cc  20000074  080022d8  00020074  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000140  080022d8  00020140  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000cbf8  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001f74  00000000  00000000  0002cc95  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006221  00000000  00000000  0002ec09  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000950  00000000  00000000  00034e30  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c00  00000000  00000000  00035780  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000475e  00000000  00000000  00036380  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003816  00000000  00000000  0003aade  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003e2f4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001ec0  00000000  00000000  0003e370  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08002160 	.word	0x08002160

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08002160 	.word	0x08002160

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800015c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800015e:	4b0e      	ldr	r3, [pc, #56]	; (8000198 <HAL_InitTick+0x3c>)
{
 8000160:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000162:	7818      	ldrb	r0, [r3, #0]
 8000164:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000168:	fbb3 f3f0 	udiv	r3, r3, r0
 800016c:	4a0b      	ldr	r2, [pc, #44]	; (800019c <HAL_InitTick+0x40>)
 800016e:	6810      	ldr	r0, [r2, #0]
 8000170:	fbb0 f0f3 	udiv	r0, r0, r3
 8000174:	f000 f88e 	bl	8000294 <HAL_SYSTICK_Config>
 8000178:	4604      	mov	r4, r0
 800017a:	b958      	cbnz	r0, 8000194 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800017c:	2d0f      	cmp	r5, #15
 800017e:	d809      	bhi.n	8000194 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000180:	4602      	mov	r2, r0
 8000182:	4629      	mov	r1, r5
 8000184:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000188:	f000 f842 	bl	8000210 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <HAL_InitTick+0x44>)
 800018e:	4620      	mov	r0, r4
 8000190:	601d      	str	r5, [r3, #0]
 8000192:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000194:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000196:	bd38      	pop	{r3, r4, r5, pc}
 8000198:	20000000 	.word	0x20000000
 800019c:	2000000c 	.word	0x2000000c
 80001a0:	20000004 	.word	0x20000004

080001a4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a4:	4a07      	ldr	r2, [pc, #28]	; (80001c4 <HAL_Init+0x20>)
{
 80001a6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001aa:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001ac:	f043 0310 	orr.w	r3, r3, #16
 80001b0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001b2:	f000 f81b 	bl	80001ec <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001b6:	2000      	movs	r0, #0
 80001b8:	f7ff ffd0 	bl	800015c <HAL_InitTick>
  HAL_MspInit();
 80001bc:	f001 f93c 	bl	8001438 <HAL_MspInit>
}
 80001c0:	2000      	movs	r0, #0
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	40022000 	.word	0x40022000

080001c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001c8:	4a03      	ldr	r2, [pc, #12]	; (80001d8 <HAL_IncTick+0x10>)
 80001ca:	4b04      	ldr	r3, [pc, #16]	; (80001dc <HAL_IncTick+0x14>)
 80001cc:	6811      	ldr	r1, [r2, #0]
 80001ce:	781b      	ldrb	r3, [r3, #0]
 80001d0:	440b      	add	r3, r1
 80001d2:	6013      	str	r3, [r2, #0]
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	200000b8 	.word	0x200000b8
 80001dc:	20000000 	.word	0x20000000

080001e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001e0:	4b01      	ldr	r3, [pc, #4]	; (80001e8 <HAL_GetTick+0x8>)
 80001e2:	6818      	ldr	r0, [r3, #0]
}
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	200000b8 	.word	0x200000b8

080001ec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001ec:	4a07      	ldr	r2, [pc, #28]	; (800020c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001ee:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001f0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001f2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001f6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80001fa:	041b      	lsls	r3, r3, #16
 80001fc:	0c1b      	lsrs	r3, r3, #16
 80001fe:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000202:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000206:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000208:	60d3      	str	r3, [r2, #12]
 800020a:	4770      	bx	lr
 800020c:	e000ed00 	.word	0xe000ed00

08000210 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000210:	4b17      	ldr	r3, [pc, #92]	; (8000270 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000212:	b530      	push	{r4, r5, lr}
 8000214:	68dc      	ldr	r4, [r3, #12]
 8000216:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800021a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800021e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000220:	2b04      	cmp	r3, #4
 8000222:	bf28      	it	cs
 8000224:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000226:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000228:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800022c:	bf98      	it	ls
 800022e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000230:	fa05 f303 	lsl.w	r3, r5, r3
 8000234:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000238:	bf88      	it	hi
 800023a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023c:	4019      	ands	r1, r3
 800023e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000240:	fa05 f404 	lsl.w	r4, r5, r4
 8000244:	3c01      	subs	r4, #1
 8000246:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000248:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800024a:	ea42 0201 	orr.w	r2, r2, r1
 800024e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000252:	bfa9      	itett	ge
 8000254:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000258:	4b06      	ldrlt	r3, [pc, #24]	; (8000274 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800025a:	b2d2      	uxtbge	r2, r2
 800025c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000260:	bfbb      	ittet	lt
 8000262:	f000 000f 	andlt.w	r0, r0, #15
 8000266:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000268:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	541a      	strblt	r2, [r3, r0]
 800026e:	bd30      	pop	{r4, r5, pc}
 8000270:	e000ed00 	.word	0xe000ed00
 8000274:	e000ed14 	.word	0xe000ed14

08000278 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000278:	2800      	cmp	r0, #0
 800027a:	db08      	blt.n	800028e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800027c:	2301      	movs	r3, #1
 800027e:	0942      	lsrs	r2, r0, #5
 8000280:	f000 001f 	and.w	r0, r0, #31
 8000284:	fa03 f000 	lsl.w	r0, r3, r0
 8000288:	4b01      	ldr	r3, [pc, #4]	; (8000290 <HAL_NVIC_EnableIRQ+0x18>)
 800028a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800028e:	4770      	bx	lr
 8000290:	e000e100 	.word	0xe000e100

08000294 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000294:	3801      	subs	r0, #1
 8000296:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800029a:	d20a      	bcs.n	80002b2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800029e:	4b06      	ldr	r3, [pc, #24]	; (80002b8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a0:	4a06      	ldr	r2, [pc, #24]	; (80002bc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002a2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002a8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002aa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002ac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002ae:	601a      	str	r2, [r3, #0]
 80002b0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002b2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	e000e010 	.word	0xe000e010
 80002bc:	e000ed00 	.word	0xe000ed00

080002c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80002c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80002c4:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80002c6:	4626      	mov	r6, r4
 80002c8:	4b66      	ldr	r3, [pc, #408]	; (8000464 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80002ca:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000474 <HAL_GPIO_Init+0x1b4>
 80002ce:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000478 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80002d2:	680a      	ldr	r2, [r1, #0]
 80002d4:	fa32 f506 	lsrs.w	r5, r2, r6
 80002d8:	d102      	bne.n	80002e0 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80002da:	b003      	add	sp, #12
 80002dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80002e0:	f04f 0801 	mov.w	r8, #1
 80002e4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002e8:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80002ec:	4590      	cmp	r8, r2
 80002ee:	d17f      	bne.n	80003f0 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80002f0:	684d      	ldr	r5, [r1, #4]
 80002f2:	2d12      	cmp	r5, #18
 80002f4:	f000 80aa 	beq.w	800044c <HAL_GPIO_Init+0x18c>
 80002f8:	f200 8083 	bhi.w	8000402 <HAL_GPIO_Init+0x142>
 80002fc:	2d02      	cmp	r5, #2
 80002fe:	f000 80a2 	beq.w	8000446 <HAL_GPIO_Init+0x186>
 8000302:	d877      	bhi.n	80003f4 <HAL_GPIO_Init+0x134>
 8000304:	2d00      	cmp	r5, #0
 8000306:	f000 8089 	beq.w	800041c <HAL_GPIO_Init+0x15c>
 800030a:	2d01      	cmp	r5, #1
 800030c:	f000 8099 	beq.w	8000442 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000310:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000314:	2aff      	cmp	r2, #255	; 0xff
 8000316:	bf93      	iteet	ls
 8000318:	4682      	movls	sl, r0
 800031a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800031e:	3d08      	subhi	r5, #8
 8000320:	f8d0 b000 	ldrls.w	fp, [r0]
 8000324:	bf92      	itee	ls
 8000326:	00b5      	lslls	r5, r6, #2
 8000328:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800032c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800032e:	fa09 f805 	lsl.w	r8, r9, r5
 8000332:	ea2b 0808 	bic.w	r8, fp, r8
 8000336:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800033a:	bf88      	it	hi
 800033c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000340:	ea48 0505 	orr.w	r5, r8, r5
 8000344:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000348:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800034c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000350:	d04e      	beq.n	80003f0 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000352:	4d45      	ldr	r5, [pc, #276]	; (8000468 <HAL_GPIO_Init+0x1a8>)
 8000354:	4f44      	ldr	r7, [pc, #272]	; (8000468 <HAL_GPIO_Init+0x1a8>)
 8000356:	69ad      	ldr	r5, [r5, #24]
 8000358:	f026 0803 	bic.w	r8, r6, #3
 800035c:	f045 0501 	orr.w	r5, r5, #1
 8000360:	61bd      	str	r5, [r7, #24]
 8000362:	69bd      	ldr	r5, [r7, #24]
 8000364:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000368:	f005 0501 	and.w	r5, r5, #1
 800036c:	9501      	str	r5, [sp, #4]
 800036e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000372:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000376:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000378:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800037c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000380:	fa09 f90b 	lsl.w	r9, r9, fp
 8000384:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000388:	4d38      	ldr	r5, [pc, #224]	; (800046c <HAL_GPIO_Init+0x1ac>)
 800038a:	42a8      	cmp	r0, r5
 800038c:	d063      	beq.n	8000456 <HAL_GPIO_Init+0x196>
 800038e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000392:	42a8      	cmp	r0, r5
 8000394:	d061      	beq.n	800045a <HAL_GPIO_Init+0x19a>
 8000396:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800039a:	42a8      	cmp	r0, r5
 800039c:	d05f      	beq.n	800045e <HAL_GPIO_Init+0x19e>
 800039e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003a2:	42a8      	cmp	r0, r5
 80003a4:	bf0c      	ite	eq
 80003a6:	2503      	moveq	r5, #3
 80003a8:	2504      	movne	r5, #4
 80003aa:	fa05 f50b 	lsl.w	r5, r5, fp
 80003ae:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80003b2:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80003b6:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80003b8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80003bc:	bf14      	ite	ne
 80003be:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80003c0:	4395      	biceq	r5, r2
 80003c2:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80003c4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80003c6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80003ca:	bf14      	ite	ne
 80003cc:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80003ce:	4395      	biceq	r5, r2
 80003d0:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80003d2:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80003d4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80003d8:	bf14      	ite	ne
 80003da:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80003dc:	4395      	biceq	r5, r2
 80003de:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80003e0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80003e2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80003e6:	bf14      	ite	ne
 80003e8:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003ea:	ea25 0202 	biceq.w	r2, r5, r2
 80003ee:	60da      	str	r2, [r3, #12]
	position++;
 80003f0:	3601      	adds	r6, #1
 80003f2:	e76e      	b.n	80002d2 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80003f4:	2d03      	cmp	r5, #3
 80003f6:	d022      	beq.n	800043e <HAL_GPIO_Init+0x17e>
 80003f8:	2d11      	cmp	r5, #17
 80003fa:	d189      	bne.n	8000310 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80003fc:	68cc      	ldr	r4, [r1, #12]
 80003fe:	3404      	adds	r4, #4
          break;
 8000400:	e786      	b.n	8000310 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000402:	4f1b      	ldr	r7, [pc, #108]	; (8000470 <HAL_GPIO_Init+0x1b0>)
 8000404:	42bd      	cmp	r5, r7
 8000406:	d009      	beq.n	800041c <HAL_GPIO_Init+0x15c>
 8000408:	d812      	bhi.n	8000430 <HAL_GPIO_Init+0x170>
 800040a:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800047c <HAL_GPIO_Init+0x1bc>
 800040e:	454d      	cmp	r5, r9
 8000410:	d004      	beq.n	800041c <HAL_GPIO_Init+0x15c>
 8000412:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000416:	454d      	cmp	r5, r9
 8000418:	f47f af7a 	bne.w	8000310 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800041c:	688c      	ldr	r4, [r1, #8]
 800041e:	b1c4      	cbz	r4, 8000452 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000420:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000422:	bf0c      	ite	eq
 8000424:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000428:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800042c:	2408      	movs	r4, #8
 800042e:	e76f      	b.n	8000310 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000430:	4575      	cmp	r5, lr
 8000432:	d0f3      	beq.n	800041c <HAL_GPIO_Init+0x15c>
 8000434:	4565      	cmp	r5, ip
 8000436:	d0f1      	beq.n	800041c <HAL_GPIO_Init+0x15c>
 8000438:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000480 <HAL_GPIO_Init+0x1c0>
 800043c:	e7eb      	b.n	8000416 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800043e:	2400      	movs	r4, #0
 8000440:	e766      	b.n	8000310 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000442:	68cc      	ldr	r4, [r1, #12]
          break;
 8000444:	e764      	b.n	8000310 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000446:	68cc      	ldr	r4, [r1, #12]
 8000448:	3408      	adds	r4, #8
          break;
 800044a:	e761      	b.n	8000310 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800044c:	68cc      	ldr	r4, [r1, #12]
 800044e:	340c      	adds	r4, #12
          break;
 8000450:	e75e      	b.n	8000310 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000452:	2404      	movs	r4, #4
 8000454:	e75c      	b.n	8000310 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000456:	2500      	movs	r5, #0
 8000458:	e7a7      	b.n	80003aa <HAL_GPIO_Init+0xea>
 800045a:	2501      	movs	r5, #1
 800045c:	e7a5      	b.n	80003aa <HAL_GPIO_Init+0xea>
 800045e:	2502      	movs	r5, #2
 8000460:	e7a3      	b.n	80003aa <HAL_GPIO_Init+0xea>
 8000462:	bf00      	nop
 8000464:	40010400 	.word	0x40010400
 8000468:	40021000 	.word	0x40021000
 800046c:	40010800 	.word	0x40010800
 8000470:	10210000 	.word	0x10210000
 8000474:	10310000 	.word	0x10310000
 8000478:	10320000 	.word	0x10320000
 800047c:	10110000 	.word	0x10110000
 8000480:	10220000 	.word	0x10220000

08000484 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000484:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000486:	4b04      	ldr	r3, [pc, #16]	; (8000498 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000488:	6959      	ldr	r1, [r3, #20]
 800048a:	4201      	tst	r1, r0
 800048c:	d002      	beq.n	8000494 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800048e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000490:	f000 fe2a 	bl	80010e8 <HAL_GPIO_EXTI_Callback>
 8000494:	bd08      	pop	{r3, pc}
 8000496:	bf00      	nop
 8000498:	40010400 	.word	0x40010400

0800049c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800049c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80004a0:	4605      	mov	r5, r0
 80004a2:	b908      	cbnz	r0, 80004a8 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80004a4:	2001      	movs	r0, #1
 80004a6:	e03c      	b.n	8000522 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004a8:	6803      	ldr	r3, [r0, #0]
 80004aa:	07db      	lsls	r3, r3, #31
 80004ac:	d410      	bmi.n	80004d0 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004ae:	682b      	ldr	r3, [r5, #0]
 80004b0:	079f      	lsls	r7, r3, #30
 80004b2:	d45d      	bmi.n	8000570 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80004b4:	682b      	ldr	r3, [r5, #0]
 80004b6:	0719      	lsls	r1, r3, #28
 80004b8:	f100 8094 	bmi.w	80005e4 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80004bc:	682b      	ldr	r3, [r5, #0]
 80004be:	075a      	lsls	r2, r3, #29
 80004c0:	f100 80be 	bmi.w	8000640 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80004c4:	69e8      	ldr	r0, [r5, #28]
 80004c6:	2800      	cmp	r0, #0
 80004c8:	f040 812c 	bne.w	8000724 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80004cc:	2000      	movs	r0, #0
 80004ce:	e028      	b.n	8000522 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80004d0:	4c8f      	ldr	r4, [pc, #572]	; (8000710 <HAL_RCC_OscConfig+0x274>)
 80004d2:	6863      	ldr	r3, [r4, #4]
 80004d4:	f003 030c 	and.w	r3, r3, #12
 80004d8:	2b04      	cmp	r3, #4
 80004da:	d007      	beq.n	80004ec <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80004dc:	6863      	ldr	r3, [r4, #4]
 80004de:	f003 030c 	and.w	r3, r3, #12
 80004e2:	2b08      	cmp	r3, #8
 80004e4:	d109      	bne.n	80004fa <HAL_RCC_OscConfig+0x5e>
 80004e6:	6863      	ldr	r3, [r4, #4]
 80004e8:	03de      	lsls	r6, r3, #15
 80004ea:	d506      	bpl.n	80004fa <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80004ec:	6823      	ldr	r3, [r4, #0]
 80004ee:	039c      	lsls	r4, r3, #14
 80004f0:	d5dd      	bpl.n	80004ae <HAL_RCC_OscConfig+0x12>
 80004f2:	686b      	ldr	r3, [r5, #4]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d1da      	bne.n	80004ae <HAL_RCC_OscConfig+0x12>
 80004f8:	e7d4      	b.n	80004a4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80004fa:	686b      	ldr	r3, [r5, #4]
 80004fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000500:	d112      	bne.n	8000528 <HAL_RCC_OscConfig+0x8c>
 8000502:	6823      	ldr	r3, [r4, #0]
 8000504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000508:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800050a:	f7ff fe69 	bl	80001e0 <HAL_GetTick>
 800050e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000510:	6823      	ldr	r3, [r4, #0]
 8000512:	0398      	lsls	r0, r3, #14
 8000514:	d4cb      	bmi.n	80004ae <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000516:	f7ff fe63 	bl	80001e0 <HAL_GetTick>
 800051a:	1b80      	subs	r0, r0, r6
 800051c:	2864      	cmp	r0, #100	; 0x64
 800051e:	d9f7      	bls.n	8000510 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000520:	2003      	movs	r0, #3
}
 8000522:	b002      	add	sp, #8
 8000524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000528:	b99b      	cbnz	r3, 8000552 <HAL_RCC_OscConfig+0xb6>
 800052a:	6823      	ldr	r3, [r4, #0]
 800052c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000530:	6023      	str	r3, [r4, #0]
 8000532:	6823      	ldr	r3, [r4, #0]
 8000534:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000538:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800053a:	f7ff fe51 	bl	80001e0 <HAL_GetTick>
 800053e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000540:	6823      	ldr	r3, [r4, #0]
 8000542:	0399      	lsls	r1, r3, #14
 8000544:	d5b3      	bpl.n	80004ae <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000546:	f7ff fe4b 	bl	80001e0 <HAL_GetTick>
 800054a:	1b80      	subs	r0, r0, r6
 800054c:	2864      	cmp	r0, #100	; 0x64
 800054e:	d9f7      	bls.n	8000540 <HAL_RCC_OscConfig+0xa4>
 8000550:	e7e6      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000552:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000556:	6823      	ldr	r3, [r4, #0]
 8000558:	d103      	bne.n	8000562 <HAL_RCC_OscConfig+0xc6>
 800055a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800055e:	6023      	str	r3, [r4, #0]
 8000560:	e7cf      	b.n	8000502 <HAL_RCC_OscConfig+0x66>
 8000562:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000566:	6023      	str	r3, [r4, #0]
 8000568:	6823      	ldr	r3, [r4, #0]
 800056a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800056e:	e7cb      	b.n	8000508 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000570:	4c67      	ldr	r4, [pc, #412]	; (8000710 <HAL_RCC_OscConfig+0x274>)
 8000572:	6863      	ldr	r3, [r4, #4]
 8000574:	f013 0f0c 	tst.w	r3, #12
 8000578:	d007      	beq.n	800058a <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800057a:	6863      	ldr	r3, [r4, #4]
 800057c:	f003 030c 	and.w	r3, r3, #12
 8000580:	2b08      	cmp	r3, #8
 8000582:	d110      	bne.n	80005a6 <HAL_RCC_OscConfig+0x10a>
 8000584:	6863      	ldr	r3, [r4, #4]
 8000586:	03da      	lsls	r2, r3, #15
 8000588:	d40d      	bmi.n	80005a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800058a:	6823      	ldr	r3, [r4, #0]
 800058c:	079b      	lsls	r3, r3, #30
 800058e:	d502      	bpl.n	8000596 <HAL_RCC_OscConfig+0xfa>
 8000590:	692b      	ldr	r3, [r5, #16]
 8000592:	2b01      	cmp	r3, #1
 8000594:	d186      	bne.n	80004a4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000596:	6823      	ldr	r3, [r4, #0]
 8000598:	696a      	ldr	r2, [r5, #20]
 800059a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800059e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80005a2:	6023      	str	r3, [r4, #0]
 80005a4:	e786      	b.n	80004b4 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80005a6:	692a      	ldr	r2, [r5, #16]
 80005a8:	4b5a      	ldr	r3, [pc, #360]	; (8000714 <HAL_RCC_OscConfig+0x278>)
 80005aa:	b16a      	cbz	r2, 80005c8 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 80005ac:	2201      	movs	r2, #1
 80005ae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005b0:	f7ff fe16 	bl	80001e0 <HAL_GetTick>
 80005b4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80005b6:	6823      	ldr	r3, [r4, #0]
 80005b8:	079f      	lsls	r7, r3, #30
 80005ba:	d4ec      	bmi.n	8000596 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80005bc:	f7ff fe10 	bl	80001e0 <HAL_GetTick>
 80005c0:	1b80      	subs	r0, r0, r6
 80005c2:	2802      	cmp	r0, #2
 80005c4:	d9f7      	bls.n	80005b6 <HAL_RCC_OscConfig+0x11a>
 80005c6:	e7ab      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80005c8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005ca:	f7ff fe09 	bl	80001e0 <HAL_GetTick>
 80005ce:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80005d0:	6823      	ldr	r3, [r4, #0]
 80005d2:	0798      	lsls	r0, r3, #30
 80005d4:	f57f af6e 	bpl.w	80004b4 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80005d8:	f7ff fe02 	bl	80001e0 <HAL_GetTick>
 80005dc:	1b80      	subs	r0, r0, r6
 80005de:	2802      	cmp	r0, #2
 80005e0:	d9f6      	bls.n	80005d0 <HAL_RCC_OscConfig+0x134>
 80005e2:	e79d      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80005e4:	69aa      	ldr	r2, [r5, #24]
 80005e6:	4c4a      	ldr	r4, [pc, #296]	; (8000710 <HAL_RCC_OscConfig+0x274>)
 80005e8:	4b4b      	ldr	r3, [pc, #300]	; (8000718 <HAL_RCC_OscConfig+0x27c>)
 80005ea:	b1da      	cbz	r2, 8000624 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80005ec:	2201      	movs	r2, #1
 80005ee:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80005f0:	f7ff fdf6 	bl	80001e0 <HAL_GetTick>
 80005f4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80005f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80005f8:	079b      	lsls	r3, r3, #30
 80005fa:	d50d      	bpl.n	8000618 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80005fc:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000600:	4b46      	ldr	r3, [pc, #280]	; (800071c <HAL_RCC_OscConfig+0x280>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	fbb3 f3f2 	udiv	r3, r3, r2
 8000608:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800060a:	bf00      	nop
  }
  while (Delay --);
 800060c:	9b01      	ldr	r3, [sp, #4]
 800060e:	1e5a      	subs	r2, r3, #1
 8000610:	9201      	str	r2, [sp, #4]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d1f9      	bne.n	800060a <HAL_RCC_OscConfig+0x16e>
 8000616:	e751      	b.n	80004bc <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000618:	f7ff fde2 	bl	80001e0 <HAL_GetTick>
 800061c:	1b80      	subs	r0, r0, r6
 800061e:	2802      	cmp	r0, #2
 8000620:	d9e9      	bls.n	80005f6 <HAL_RCC_OscConfig+0x15a>
 8000622:	e77d      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000624:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000626:	f7ff fddb 	bl	80001e0 <HAL_GetTick>
 800062a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800062c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800062e:	079f      	lsls	r7, r3, #30
 8000630:	f57f af44 	bpl.w	80004bc <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000634:	f7ff fdd4 	bl	80001e0 <HAL_GetTick>
 8000638:	1b80      	subs	r0, r0, r6
 800063a:	2802      	cmp	r0, #2
 800063c:	d9f6      	bls.n	800062c <HAL_RCC_OscConfig+0x190>
 800063e:	e76f      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000640:	4c33      	ldr	r4, [pc, #204]	; (8000710 <HAL_RCC_OscConfig+0x274>)
 8000642:	69e3      	ldr	r3, [r4, #28]
 8000644:	00d8      	lsls	r0, r3, #3
 8000646:	d424      	bmi.n	8000692 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000648:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800064a:	69e3      	ldr	r3, [r4, #28]
 800064c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000650:	61e3      	str	r3, [r4, #28]
 8000652:	69e3      	ldr	r3, [r4, #28]
 8000654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800065c:	4e30      	ldr	r6, [pc, #192]	; (8000720 <HAL_RCC_OscConfig+0x284>)
 800065e:	6833      	ldr	r3, [r6, #0]
 8000660:	05d9      	lsls	r1, r3, #23
 8000662:	d518      	bpl.n	8000696 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000664:	68eb      	ldr	r3, [r5, #12]
 8000666:	2b01      	cmp	r3, #1
 8000668:	d126      	bne.n	80006b8 <HAL_RCC_OscConfig+0x21c>
 800066a:	6a23      	ldr	r3, [r4, #32]
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000672:	f7ff fdb5 	bl	80001e0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000676:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800067a:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800067c:	6a23      	ldr	r3, [r4, #32]
 800067e:	079b      	lsls	r3, r3, #30
 8000680:	d53f      	bpl.n	8000702 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8000682:	2f00      	cmp	r7, #0
 8000684:	f43f af1e 	beq.w	80004c4 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000688:	69e3      	ldr	r3, [r4, #28]
 800068a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800068e:	61e3      	str	r3, [r4, #28]
 8000690:	e718      	b.n	80004c4 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000692:	2700      	movs	r7, #0
 8000694:	e7e2      	b.n	800065c <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000696:	6833      	ldr	r3, [r6, #0]
 8000698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800069c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800069e:	f7ff fd9f 	bl	80001e0 <HAL_GetTick>
 80006a2:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006a4:	6833      	ldr	r3, [r6, #0]
 80006a6:	05da      	lsls	r2, r3, #23
 80006a8:	d4dc      	bmi.n	8000664 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80006aa:	f7ff fd99 	bl	80001e0 <HAL_GetTick>
 80006ae:	eba0 0008 	sub.w	r0, r0, r8
 80006b2:	2864      	cmp	r0, #100	; 0x64
 80006b4:	d9f6      	bls.n	80006a4 <HAL_RCC_OscConfig+0x208>
 80006b6:	e733      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006b8:	b9ab      	cbnz	r3, 80006e6 <HAL_RCC_OscConfig+0x24a>
 80006ba:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006bc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006c0:	f023 0301 	bic.w	r3, r3, #1
 80006c4:	6223      	str	r3, [r4, #32]
 80006c6:	6a23      	ldr	r3, [r4, #32]
 80006c8:	f023 0304 	bic.w	r3, r3, #4
 80006cc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80006ce:	f7ff fd87 	bl	80001e0 <HAL_GetTick>
 80006d2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80006d4:	6a23      	ldr	r3, [r4, #32]
 80006d6:	0798      	lsls	r0, r3, #30
 80006d8:	d5d3      	bpl.n	8000682 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006da:	f7ff fd81 	bl	80001e0 <HAL_GetTick>
 80006de:	1b80      	subs	r0, r0, r6
 80006e0:	4540      	cmp	r0, r8
 80006e2:	d9f7      	bls.n	80006d4 <HAL_RCC_OscConfig+0x238>
 80006e4:	e71c      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006e6:	2b05      	cmp	r3, #5
 80006e8:	6a23      	ldr	r3, [r4, #32]
 80006ea:	d103      	bne.n	80006f4 <HAL_RCC_OscConfig+0x258>
 80006ec:	f043 0304 	orr.w	r3, r3, #4
 80006f0:	6223      	str	r3, [r4, #32]
 80006f2:	e7ba      	b.n	800066a <HAL_RCC_OscConfig+0x1ce>
 80006f4:	f023 0301 	bic.w	r3, r3, #1
 80006f8:	6223      	str	r3, [r4, #32]
 80006fa:	6a23      	ldr	r3, [r4, #32]
 80006fc:	f023 0304 	bic.w	r3, r3, #4
 8000700:	e7b6      	b.n	8000670 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000702:	f7ff fd6d 	bl	80001e0 <HAL_GetTick>
 8000706:	eba0 0008 	sub.w	r0, r0, r8
 800070a:	42b0      	cmp	r0, r6
 800070c:	d9b6      	bls.n	800067c <HAL_RCC_OscConfig+0x1e0>
 800070e:	e707      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
 8000710:	40021000 	.word	0x40021000
 8000714:	42420000 	.word	0x42420000
 8000718:	42420480 	.word	0x42420480
 800071c:	2000000c 	.word	0x2000000c
 8000720:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000724:	4b2a      	ldr	r3, [pc, #168]	; (80007d0 <HAL_RCC_OscConfig+0x334>)
 8000726:	685a      	ldr	r2, [r3, #4]
 8000728:	461c      	mov	r4, r3
 800072a:	f002 020c 	and.w	r2, r2, #12
 800072e:	2a08      	cmp	r2, #8
 8000730:	d03d      	beq.n	80007ae <HAL_RCC_OscConfig+0x312>
 8000732:	2300      	movs	r3, #0
 8000734:	4e27      	ldr	r6, [pc, #156]	; (80007d4 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000736:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000738:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800073a:	d12b      	bne.n	8000794 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 800073c:	f7ff fd50 	bl	80001e0 <HAL_GetTick>
 8000740:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000742:	6823      	ldr	r3, [r4, #0]
 8000744:	0199      	lsls	r1, r3, #6
 8000746:	d41f      	bmi.n	8000788 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000748:	6a2b      	ldr	r3, [r5, #32]
 800074a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800074e:	d105      	bne.n	800075c <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000750:	6862      	ldr	r2, [r4, #4]
 8000752:	68a9      	ldr	r1, [r5, #8]
 8000754:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000758:	430a      	orrs	r2, r1
 800075a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800075c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800075e:	6862      	ldr	r2, [r4, #4]
 8000760:	430b      	orrs	r3, r1
 8000762:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000766:	4313      	orrs	r3, r2
 8000768:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800076a:	2301      	movs	r3, #1
 800076c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800076e:	f7ff fd37 	bl	80001e0 <HAL_GetTick>
 8000772:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000774:	6823      	ldr	r3, [r4, #0]
 8000776:	019a      	lsls	r2, r3, #6
 8000778:	f53f aea8 	bmi.w	80004cc <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800077c:	f7ff fd30 	bl	80001e0 <HAL_GetTick>
 8000780:	1b40      	subs	r0, r0, r5
 8000782:	2802      	cmp	r0, #2
 8000784:	d9f6      	bls.n	8000774 <HAL_RCC_OscConfig+0x2d8>
 8000786:	e6cb      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000788:	f7ff fd2a 	bl	80001e0 <HAL_GetTick>
 800078c:	1bc0      	subs	r0, r0, r7
 800078e:	2802      	cmp	r0, #2
 8000790:	d9d7      	bls.n	8000742 <HAL_RCC_OscConfig+0x2a6>
 8000792:	e6c5      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000794:	f7ff fd24 	bl	80001e0 <HAL_GetTick>
 8000798:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800079a:	6823      	ldr	r3, [r4, #0]
 800079c:	019b      	lsls	r3, r3, #6
 800079e:	f57f ae95 	bpl.w	80004cc <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80007a2:	f7ff fd1d 	bl	80001e0 <HAL_GetTick>
 80007a6:	1b40      	subs	r0, r0, r5
 80007a8:	2802      	cmp	r0, #2
 80007aa:	d9f6      	bls.n	800079a <HAL_RCC_OscConfig+0x2fe>
 80007ac:	e6b8      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80007ae:	2801      	cmp	r0, #1
 80007b0:	f43f aeb7 	beq.w	8000522 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 80007b4:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80007b6:	6a2b      	ldr	r3, [r5, #32]
 80007b8:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 80007bc:	429a      	cmp	r2, r3
 80007be:	f47f ae71 	bne.w	80004a4 <HAL_RCC_OscConfig+0x8>
 80007c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80007c4:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 80007c8:	1ac0      	subs	r0, r0, r3
 80007ca:	bf18      	it	ne
 80007cc:	2001      	movne	r0, #1
 80007ce:	e6a8      	b.n	8000522 <HAL_RCC_OscConfig+0x86>
 80007d0:	40021000 	.word	0x40021000
 80007d4:	42420060 	.word	0x42420060

080007d8 <HAL_RCC_GetSysClockFreq>:
{
 80007d8:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007da:	4b19      	ldr	r3, [pc, #100]	; (8000840 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80007dc:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007de:	ac02      	add	r4, sp, #8
 80007e0:	f103 0510 	add.w	r5, r3, #16
 80007e4:	4622      	mov	r2, r4
 80007e6:	6818      	ldr	r0, [r3, #0]
 80007e8:	6859      	ldr	r1, [r3, #4]
 80007ea:	3308      	adds	r3, #8
 80007ec:	c203      	stmia	r2!, {r0, r1}
 80007ee:	42ab      	cmp	r3, r5
 80007f0:	4614      	mov	r4, r2
 80007f2:	d1f7      	bne.n	80007e4 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007f4:	2301      	movs	r3, #1
 80007f6:	f88d 3004 	strb.w	r3, [sp, #4]
 80007fa:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80007fc:	4911      	ldr	r1, [pc, #68]	; (8000844 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007fe:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000802:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000804:	f003 020c 	and.w	r2, r3, #12
 8000808:	2a08      	cmp	r2, #8
 800080a:	d117      	bne.n	800083c <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800080c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000810:	a806      	add	r0, sp, #24
 8000812:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000814:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000816:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800081a:	d50c      	bpl.n	8000836 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800081c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800081e:	480a      	ldr	r0, [pc, #40]	; (8000848 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000820:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000824:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000826:	aa06      	add	r2, sp, #24
 8000828:	4413      	add	r3, r2
 800082a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800082e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000832:	b007      	add	sp, #28
 8000834:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000836:	4805      	ldr	r0, [pc, #20]	; (800084c <HAL_RCC_GetSysClockFreq+0x74>)
 8000838:	4350      	muls	r0, r2
 800083a:	e7fa      	b.n	8000832 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 800083c:	4802      	ldr	r0, [pc, #8]	; (8000848 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800083e:	e7f8      	b.n	8000832 <HAL_RCC_GetSysClockFreq+0x5a>
 8000840:	08002178 	.word	0x08002178
 8000844:	40021000 	.word	0x40021000
 8000848:	007a1200 	.word	0x007a1200
 800084c:	003d0900 	.word	0x003d0900

08000850 <HAL_RCC_ClockConfig>:
{
 8000850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000854:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000856:	4604      	mov	r4, r0
 8000858:	b910      	cbnz	r0, 8000860 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800085a:	2001      	movs	r0, #1
 800085c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000860:	4a45      	ldr	r2, [pc, #276]	; (8000978 <HAL_RCC_ClockConfig+0x128>)
 8000862:	6813      	ldr	r3, [r2, #0]
 8000864:	f003 0307 	and.w	r3, r3, #7
 8000868:	428b      	cmp	r3, r1
 800086a:	d329      	bcc.n	80008c0 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800086c:	6821      	ldr	r1, [r4, #0]
 800086e:	078e      	lsls	r6, r1, #30
 8000870:	d431      	bmi.n	80008d6 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000872:	07ca      	lsls	r2, r1, #31
 8000874:	d444      	bmi.n	8000900 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000876:	4a40      	ldr	r2, [pc, #256]	; (8000978 <HAL_RCC_ClockConfig+0x128>)
 8000878:	6813      	ldr	r3, [r2, #0]
 800087a:	f003 0307 	and.w	r3, r3, #7
 800087e:	429d      	cmp	r5, r3
 8000880:	d367      	bcc.n	8000952 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000882:	6822      	ldr	r2, [r4, #0]
 8000884:	4d3d      	ldr	r5, [pc, #244]	; (800097c <HAL_RCC_ClockConfig+0x12c>)
 8000886:	f012 0f04 	tst.w	r2, #4
 800088a:	d16e      	bne.n	800096a <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800088c:	0713      	lsls	r3, r2, #28
 800088e:	d506      	bpl.n	800089e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000890:	686b      	ldr	r3, [r5, #4]
 8000892:	6922      	ldr	r2, [r4, #16]
 8000894:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000898:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800089c:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800089e:	f7ff ff9b 	bl	80007d8 <HAL_RCC_GetSysClockFreq>
 80008a2:	686b      	ldr	r3, [r5, #4]
 80008a4:	4a36      	ldr	r2, [pc, #216]	; (8000980 <HAL_RCC_ClockConfig+0x130>)
 80008a6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80008aa:	5cd3      	ldrb	r3, [r2, r3]
 80008ac:	40d8      	lsrs	r0, r3
 80008ae:	4b35      	ldr	r3, [pc, #212]	; (8000984 <HAL_RCC_ClockConfig+0x134>)
 80008b0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80008b2:	4b35      	ldr	r3, [pc, #212]	; (8000988 <HAL_RCC_ClockConfig+0x138>)
 80008b4:	6818      	ldr	r0, [r3, #0]
 80008b6:	f7ff fc51 	bl	800015c <HAL_InitTick>
  return HAL_OK;
 80008ba:	2000      	movs	r0, #0
 80008bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80008c0:	6813      	ldr	r3, [r2, #0]
 80008c2:	f023 0307 	bic.w	r3, r3, #7
 80008c6:	430b      	orrs	r3, r1
 80008c8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80008ca:	6813      	ldr	r3, [r2, #0]
 80008cc:	f003 0307 	and.w	r3, r3, #7
 80008d0:	4299      	cmp	r1, r3
 80008d2:	d1c2      	bne.n	800085a <HAL_RCC_ClockConfig+0xa>
 80008d4:	e7ca      	b.n	800086c <HAL_RCC_ClockConfig+0x1c>
 80008d6:	4b29      	ldr	r3, [pc, #164]	; (800097c <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80008d8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80008dc:	bf1e      	ittt	ne
 80008de:	685a      	ldrne	r2, [r3, #4]
 80008e0:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80008e4:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80008e6:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80008e8:	bf42      	ittt	mi
 80008ea:	685a      	ldrmi	r2, [r3, #4]
 80008ec:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80008f0:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80008f2:	685a      	ldr	r2, [r3, #4]
 80008f4:	68a0      	ldr	r0, [r4, #8]
 80008f6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80008fa:	4302      	orrs	r2, r0
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	e7b8      	b.n	8000872 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000900:	6862      	ldr	r2, [r4, #4]
 8000902:	4e1e      	ldr	r6, [pc, #120]	; (800097c <HAL_RCC_ClockConfig+0x12c>)
 8000904:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000906:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000908:	d11b      	bne.n	8000942 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800090a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800090e:	d0a4      	beq.n	800085a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000910:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000912:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000916:	f023 0303 	bic.w	r3, r3, #3
 800091a:	4313      	orrs	r3, r2
 800091c:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800091e:	f7ff fc5f 	bl	80001e0 <HAL_GetTick>
 8000922:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000924:	6873      	ldr	r3, [r6, #4]
 8000926:	6862      	ldr	r2, [r4, #4]
 8000928:	f003 030c 	and.w	r3, r3, #12
 800092c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000930:	d0a1      	beq.n	8000876 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000932:	f7ff fc55 	bl	80001e0 <HAL_GetTick>
 8000936:	1bc0      	subs	r0, r0, r7
 8000938:	4540      	cmp	r0, r8
 800093a:	d9f3      	bls.n	8000924 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 800093c:	2003      	movs	r0, #3
}
 800093e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000942:	2a02      	cmp	r2, #2
 8000944:	d102      	bne.n	800094c <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000946:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800094a:	e7e0      	b.n	800090e <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800094c:	f013 0f02 	tst.w	r3, #2
 8000950:	e7dd      	b.n	800090e <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000952:	6813      	ldr	r3, [r2, #0]
 8000954:	f023 0307 	bic.w	r3, r3, #7
 8000958:	432b      	orrs	r3, r5
 800095a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800095c:	6813      	ldr	r3, [r2, #0]
 800095e:	f003 0307 	and.w	r3, r3, #7
 8000962:	429d      	cmp	r5, r3
 8000964:	f47f af79 	bne.w	800085a <HAL_RCC_ClockConfig+0xa>
 8000968:	e78b      	b.n	8000882 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800096a:	686b      	ldr	r3, [r5, #4]
 800096c:	68e1      	ldr	r1, [r4, #12]
 800096e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000972:	430b      	orrs	r3, r1
 8000974:	606b      	str	r3, [r5, #4]
 8000976:	e789      	b.n	800088c <HAL_RCC_ClockConfig+0x3c>
 8000978:	40022000 	.word	0x40022000
 800097c:	40021000 	.word	0x40021000
 8000980:	08002210 	.word	0x08002210
 8000984:	2000000c 	.word	0x2000000c
 8000988:	20000004 	.word	0x20000004

0800098c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800098c:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <HAL_RCC_GetPCLK1Freq+0x14>)
 800098e:	4a05      	ldr	r2, [pc, #20]	; (80009a4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000996:	5cd3      	ldrb	r3, [r2, r3]
 8000998:	4a03      	ldr	r2, [pc, #12]	; (80009a8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800099a:	6810      	ldr	r0, [r2, #0]
}
 800099c:	40d8      	lsrs	r0, r3
 800099e:	4770      	bx	lr
 80009a0:	40021000 	.word	0x40021000
 80009a4:	08002220 	.word	0x08002220
 80009a8:	2000000c 	.word	0x2000000c

080009ac <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80009ac:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <HAL_RCC_GetPCLK2Freq+0x14>)
 80009ae:	4a05      	ldr	r2, [pc, #20]	; (80009c4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80009b6:	5cd3      	ldrb	r3, [r2, r3]
 80009b8:	4a03      	ldr	r2, [pc, #12]	; (80009c8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80009ba:	6810      	ldr	r0, [r2, #0]
}
 80009bc:	40d8      	lsrs	r0, r3
 80009be:	4770      	bx	lr
 80009c0:	40021000 	.word	0x40021000
 80009c4:	08002220 	.word	0x08002220
 80009c8:	2000000c 	.word	0x2000000c

080009cc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80009cc:	6a03      	ldr	r3, [r0, #32]
{
 80009ce:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80009d0:	f023 0301 	bic.w	r3, r3, #1
 80009d4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80009d6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80009d8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80009da:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80009dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80009de:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80009e2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80009e4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80009e6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80009ea:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80009ec:	4d0a      	ldr	r5, [pc, #40]	; (8000a18 <TIM_OC1_SetConfig+0x4c>)
 80009ee:	42a8      	cmp	r0, r5
 80009f0:	d10b      	bne.n	8000a0a <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80009f2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80009f4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80009f8:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80009fa:	698e      	ldr	r6, [r1, #24]
 80009fc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80009fe:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8000a02:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8000a04:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8000a08:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000a0a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000a0c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000a0e:	684a      	ldr	r2, [r1, #4]
 8000a10:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000a12:	6203      	str	r3, [r0, #32]
 8000a14:	bd70      	pop	{r4, r5, r6, pc}
 8000a16:	bf00      	nop
 8000a18:	40012c00 	.word	0x40012c00

08000a1c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000a1c:	6a03      	ldr	r3, [r0, #32]
{
 8000a1e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000a20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a24:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000a26:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000a28:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000a2a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000a2c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000a2e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000a32:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000a34:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8000a36:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000a3a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000a3e:	4d0b      	ldr	r5, [pc, #44]	; (8000a6c <TIM_OC3_SetConfig+0x50>)
 8000a40:	42a8      	cmp	r0, r5
 8000a42:	d10d      	bne.n	8000a60 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000a44:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8000a46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000a4a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000a4e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000a50:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000a52:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000a56:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8000a58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000a5c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000a60:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000a62:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000a64:	684a      	ldr	r2, [r1, #4]
 8000a66:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000a68:	6203      	str	r3, [r0, #32]
 8000a6a:	bd70      	pop	{r4, r5, r6, pc}
 8000a6c:	40012c00 	.word	0x40012c00

08000a70 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000a70:	6a03      	ldr	r3, [r0, #32]
{
 8000a72:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000a74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000a78:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000a7a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000a7c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000a7e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000a80:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000a82:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000a86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000a8a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8000a8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000a90:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000a94:	4d06      	ldr	r5, [pc, #24]	; (8000ab0 <TIM_OC4_SetConfig+0x40>)
 8000a96:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000a98:	bf02      	ittt	eq
 8000a9a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000a9c:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000aa0:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000aa4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000aa6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000aa8:	684a      	ldr	r2, [r1, #4]
 8000aaa:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000aac:	6203      	str	r3, [r0, #32]
 8000aae:	bd30      	pop	{r4, r5, pc}
 8000ab0:	40012c00 	.word	0x40012c00

08000ab4 <HAL_TIM_OnePulse_MspInit>:
 8000ab4:	4770      	bx	lr

08000ab6 <HAL_TIM_PeriodElapsedCallback>:
 8000ab6:	4770      	bx	lr

08000ab8 <HAL_TIM_IC_CaptureCallback>:
 8000ab8:	4770      	bx	lr

08000aba <HAL_TIM_PWM_PulseFinishedCallback>:
 8000aba:	4770      	bx	lr

08000abc <HAL_TIM_TriggerCallback>:
 8000abc:	4770      	bx	lr

08000abe <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000abe:	6803      	ldr	r3, [r0, #0]
{
 8000ac0:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000ac2:	691a      	ldr	r2, [r3, #16]
{
 8000ac4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000ac6:	0791      	lsls	r1, r2, #30
 8000ac8:	d50e      	bpl.n	8000ae8 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000aca:	68da      	ldr	r2, [r3, #12]
 8000acc:	0792      	lsls	r2, r2, #30
 8000ace:	d50b      	bpl.n	8000ae8 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000ad0:	f06f 0202 	mvn.w	r2, #2
 8000ad4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000ad6:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000ad8:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000ada:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000adc:	079b      	lsls	r3, r3, #30
 8000ade:	d077      	beq.n	8000bd0 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8000ae0:	f7ff ffea 	bl	8000ab8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000ae8:	6823      	ldr	r3, [r4, #0]
 8000aea:	691a      	ldr	r2, [r3, #16]
 8000aec:	0750      	lsls	r0, r2, #29
 8000aee:	d510      	bpl.n	8000b12 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000af0:	68da      	ldr	r2, [r3, #12]
 8000af2:	0751      	lsls	r1, r2, #29
 8000af4:	d50d      	bpl.n	8000b12 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000af6:	f06f 0204 	mvn.w	r2, #4
 8000afa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000afc:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000afe:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000b00:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000b02:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8000b06:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000b08:	d068      	beq.n	8000bdc <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000b0a:	f7ff ffd5 	bl	8000ab8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000b12:	6823      	ldr	r3, [r4, #0]
 8000b14:	691a      	ldr	r2, [r3, #16]
 8000b16:	0712      	lsls	r2, r2, #28
 8000b18:	d50f      	bpl.n	8000b3a <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000b1a:	68da      	ldr	r2, [r3, #12]
 8000b1c:	0710      	lsls	r0, r2, #28
 8000b1e:	d50c      	bpl.n	8000b3a <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000b20:	f06f 0208 	mvn.w	r2, #8
 8000b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000b26:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000b28:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000b2a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000b2c:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8000b2e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000b30:	d05a      	beq.n	8000be8 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000b32:	f7ff ffc1 	bl	8000ab8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b36:	2300      	movs	r3, #0
 8000b38:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000b3a:	6823      	ldr	r3, [r4, #0]
 8000b3c:	691a      	ldr	r2, [r3, #16]
 8000b3e:	06d2      	lsls	r2, r2, #27
 8000b40:	d510      	bpl.n	8000b64 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000b42:	68da      	ldr	r2, [r3, #12]
 8000b44:	06d0      	lsls	r0, r2, #27
 8000b46:	d50d      	bpl.n	8000b64 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000b48:	f06f 0210 	mvn.w	r2, #16
 8000b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000b4e:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000b50:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000b52:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000b54:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8000b58:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000b5a:	d04b      	beq.n	8000bf4 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000b5c:	f7ff ffac 	bl	8000ab8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b60:	2300      	movs	r3, #0
 8000b62:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000b64:	6823      	ldr	r3, [r4, #0]
 8000b66:	691a      	ldr	r2, [r3, #16]
 8000b68:	07d1      	lsls	r1, r2, #31
 8000b6a:	d508      	bpl.n	8000b7e <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8000b6c:	68da      	ldr	r2, [r3, #12]
 8000b6e:	07d2      	lsls	r2, r2, #31
 8000b70:	d505      	bpl.n	8000b7e <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000b72:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8000b76:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000b78:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000b7a:	f7ff ff9c 	bl	8000ab6 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000b7e:	6823      	ldr	r3, [r4, #0]
 8000b80:	691a      	ldr	r2, [r3, #16]
 8000b82:	0610      	lsls	r0, r2, #24
 8000b84:	d508      	bpl.n	8000b98 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000b86:	68da      	ldr	r2, [r3, #12]
 8000b88:	0611      	lsls	r1, r2, #24
 8000b8a:	d505      	bpl.n	8000b98 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000b8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8000b90:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000b92:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000b94:	f000 f9bb 	bl	8000f0e <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000b98:	6823      	ldr	r3, [r4, #0]
 8000b9a:	691a      	ldr	r2, [r3, #16]
 8000b9c:	0652      	lsls	r2, r2, #25
 8000b9e:	d508      	bpl.n	8000bb2 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000ba0:	68da      	ldr	r2, [r3, #12]
 8000ba2:	0650      	lsls	r0, r2, #25
 8000ba4:	d505      	bpl.n	8000bb2 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000ba6:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8000baa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000bac:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000bae:	f7ff ff85 	bl	8000abc <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000bb2:	6823      	ldr	r3, [r4, #0]
 8000bb4:	691a      	ldr	r2, [r3, #16]
 8000bb6:	0691      	lsls	r1, r2, #26
 8000bb8:	d522      	bpl.n	8000c00 <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000bba:	68da      	ldr	r2, [r3, #12]
 8000bbc:	0692      	lsls	r2, r2, #26
 8000bbe:	d51f      	bpl.n	8000c00 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000bc0:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8000bc4:	4620      	mov	r0, r4
}
 8000bc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000bca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8000bcc:	f000 b99e 	b.w	8000f0c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000bd0:	f000 fa9c 	bl	800110c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000bd4:	4620      	mov	r0, r4
 8000bd6:	f7ff ff70 	bl	8000aba <HAL_TIM_PWM_PulseFinishedCallback>
 8000bda:	e783      	b.n	8000ae4 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000bdc:	f000 fa96 	bl	800110c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000be0:	4620      	mov	r0, r4
 8000be2:	f7ff ff6a 	bl	8000aba <HAL_TIM_PWM_PulseFinishedCallback>
 8000be6:	e792      	b.n	8000b0e <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000be8:	f000 fa90 	bl	800110c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000bec:	4620      	mov	r0, r4
 8000bee:	f7ff ff64 	bl	8000aba <HAL_TIM_PWM_PulseFinishedCallback>
 8000bf2:	e7a0      	b.n	8000b36 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000bf4:	f000 fa8a 	bl	800110c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000bf8:	4620      	mov	r0, r4
 8000bfa:	f7ff ff5e 	bl	8000aba <HAL_TIM_PWM_PulseFinishedCallback>
 8000bfe:	e7af      	b.n	8000b60 <HAL_TIM_IRQHandler+0xa2>
 8000c00:	bd10      	pop	{r4, pc}
	...

08000c04 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000c04:	4a1a      	ldr	r2, [pc, #104]	; (8000c70 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8000c06:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000c08:	4290      	cmp	r0, r2
 8000c0a:	d00a      	beq.n	8000c22 <TIM_Base_SetConfig+0x1e>
 8000c0c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000c10:	d007      	beq.n	8000c22 <TIM_Base_SetConfig+0x1e>
 8000c12:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000c16:	4290      	cmp	r0, r2
 8000c18:	d003      	beq.n	8000c22 <TIM_Base_SetConfig+0x1e>
 8000c1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c1e:	4290      	cmp	r0, r2
 8000c20:	d115      	bne.n	8000c4e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8000c22:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000c24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000c28:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000c2a:	4a11      	ldr	r2, [pc, #68]	; (8000c70 <TIM_Base_SetConfig+0x6c>)
 8000c2c:	4290      	cmp	r0, r2
 8000c2e:	d00a      	beq.n	8000c46 <TIM_Base_SetConfig+0x42>
 8000c30:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000c34:	d007      	beq.n	8000c46 <TIM_Base_SetConfig+0x42>
 8000c36:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000c3a:	4290      	cmp	r0, r2
 8000c3c:	d003      	beq.n	8000c46 <TIM_Base_SetConfig+0x42>
 8000c3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c42:	4290      	cmp	r0, r2
 8000c44:	d103      	bne.n	8000c4e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000c46:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000c48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000c4c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000c4e:	694a      	ldr	r2, [r1, #20]
 8000c50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000c54:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8000c56:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000c58:	688b      	ldr	r3, [r1, #8]
 8000c5a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8000c5c:	680b      	ldr	r3, [r1, #0]
 8000c5e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000c60:	4b03      	ldr	r3, [pc, #12]	; (8000c70 <TIM_Base_SetConfig+0x6c>)
 8000c62:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8000c64:	bf04      	itt	eq
 8000c66:	690b      	ldreq	r3, [r1, #16]
 8000c68:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	6143      	str	r3, [r0, #20]
 8000c6e:	4770      	bx	lr
 8000c70:	40012c00 	.word	0x40012c00

08000c74 <HAL_TIM_OC_Init>:
{
 8000c74:	b510      	push	{r4, lr}
  if (htim == NULL)
 8000c76:	4604      	mov	r4, r0
 8000c78:	b1a0      	cbz	r0, 8000ca4 <HAL_TIM_OC_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000c7a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000c7e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c82:	b91b      	cbnz	r3, 8000c8c <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000c84:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8000c88:	f000 fbf8 	bl	800147c <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000c8c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8000c8e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000c90:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8000c94:	1d21      	adds	r1, r4, #4
 8000c96:	f7ff ffb5 	bl	8000c04 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000c9a:	2301      	movs	r3, #1
  return HAL_OK;
 8000c9c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000c9e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000ca2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000ca4:	2001      	movs	r0, #1
}
 8000ca6:	bd10      	pop	{r4, pc}

08000ca8 <HAL_TIM_OnePulse_Init>:
{
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	460d      	mov	r5, r1
  if (htim == NULL)
 8000cac:	4604      	mov	r4, r0
 8000cae:	b1e0      	cbz	r0, 8000cea <HAL_TIM_OnePulse_Init+0x42>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000cb0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000cb4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000cb8:	b91b      	cbnz	r3, 8000cc2 <HAL_TIM_OnePulse_Init+0x1a>
    htim->Lock = HAL_UNLOCKED;
 8000cba:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8000cbe:	f7ff fef9 	bl	8000ab4 <HAL_TIM_OnePulse_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000cc2:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000cc4:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8000cc6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000cca:	6820      	ldr	r0, [r4, #0]
 8000ccc:	f7ff ff9a 	bl	8000c04 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8000cd0:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8000cd2:	2000      	movs	r0, #0
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	f022 0208 	bic.w	r2, r2, #8
 8000cda:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8000cdc:	6819      	ldr	r1, [r3, #0]
 8000cde:	4329      	orrs	r1, r5
 8000ce0:	6019      	str	r1, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000ce8:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000cea:	2001      	movs	r0, #1
}
 8000cec:	bd38      	pop	{r3, r4, r5, pc}
	...

08000cf0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000cf0:	6a03      	ldr	r3, [r0, #32]
{
 8000cf2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000cf4:	f023 0310 	bic.w	r3, r3, #16
 8000cf8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000cfa:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8000cfc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8000cfe:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000d00:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000d02:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000d06:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000d0a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8000d0c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000d10:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000d14:	4d0b      	ldr	r5, [pc, #44]	; (8000d44 <TIM_OC2_SetConfig+0x54>)
 8000d16:	42a8      	cmp	r0, r5
 8000d18:	d10d      	bne.n	8000d36 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000d1a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8000d1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000d20:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000d24:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8000d26:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000d28:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000d2c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8000d2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000d32:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8000d36:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000d38:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8000d3a:	684a      	ldr	r2, [r1, #4]
 8000d3c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8000d3e:	6203      	str	r3, [r0, #32]
 8000d40:	bd70      	pop	{r4, r5, r6, pc}
 8000d42:	bf00      	nop
 8000d44:	40012c00 	.word	0x40012c00

08000d48 <HAL_TIM_OC_ConfigChannel>:
{
 8000d48:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8000d4a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000d4e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	f04f 0002 	mov.w	r0, #2
 8000d56:	d018      	beq.n	8000d8a <HAL_TIM_OC_ConfigChannel+0x42>
 8000d58:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000d5a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8000d5e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8000d62:	461d      	mov	r5, r3
  switch (Channel)
 8000d64:	2a0c      	cmp	r2, #12
 8000d66:	d80b      	bhi.n	8000d80 <HAL_TIM_OC_ConfigChannel+0x38>
 8000d68:	e8df f002 	tbb	[pc, r2]
 8000d6c:	0a0a0a07 	.word	0x0a0a0a07
 8000d70:	0a0a0a10 	.word	0x0a0a0a10
 8000d74:	0a0a0a14 	.word	0x0a0a0a14
 8000d78:	18          	.byte	0x18
 8000d79:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000d7a:	6820      	ldr	r0, [r4, #0]
 8000d7c:	f7ff fe26 	bl	80009cc <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 8000d80:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000d82:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000d86:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8000d8a:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000d8c:	6820      	ldr	r0, [r4, #0]
 8000d8e:	f7ff ffaf 	bl	8000cf0 <TIM_OC2_SetConfig>
      break;
 8000d92:	e7f5      	b.n	8000d80 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000d94:	6820      	ldr	r0, [r4, #0]
 8000d96:	f7ff fe41 	bl	8000a1c <TIM_OC3_SetConfig>
      break;
 8000d9a:	e7f1      	b.n	8000d80 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000d9c:	6820      	ldr	r0, [r4, #0]
 8000d9e:	f7ff fe67 	bl	8000a70 <TIM_OC4_SetConfig>
      break;
 8000da2:	e7ed      	b.n	8000d80 <HAL_TIM_OC_ConfigChannel+0x38>

08000da4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8000da4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8000da6:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8000da8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8000daa:	f001 011f 	and.w	r1, r1, #31
 8000dae:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8000db0:	ea23 0304 	bic.w	r3, r3, r4
 8000db4:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8000db6:	6a03      	ldr	r3, [r0, #32]
 8000db8:	408a      	lsls	r2, r1
 8000dba:	431a      	orrs	r2, r3
 8000dbc:	6202      	str	r2, [r0, #32]
 8000dbe:	bd10      	pop	{r4, pc}

08000dc0 <HAL_TIM_PWM_Start_IT>:
{
 8000dc0:	b510      	push	{r4, lr}
 8000dc2:	4604      	mov	r4, r0
  switch (Channel)
 8000dc4:	290c      	cmp	r1, #12
 8000dc6:	d80d      	bhi.n	8000de4 <HAL_TIM_PWM_Start_IT+0x24>
 8000dc8:	e8df f001 	tbb	[pc, r1]
 8000dcc:	0c0c0c07 	.word	0x0c0c0c07
 8000dd0:	0c0c0c23 	.word	0x0c0c0c23
 8000dd4:	0c0c0c28 	.word	0x0c0c0c28
 8000dd8:	2d          	.byte	0x2d
 8000dd9:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8000dda:	6802      	ldr	r2, [r0, #0]
 8000ddc:	68d3      	ldr	r3, [r2, #12]
 8000dde:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8000de2:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8000de4:	6820      	ldr	r0, [r4, #0]
 8000de6:	2201      	movs	r2, #1
 8000de8:	f7ff ffdc 	bl	8000da4 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000dec:	6823      	ldr	r3, [r4, #0]
 8000dee:	4a10      	ldr	r2, [pc, #64]	; (8000e30 <HAL_TIM_PWM_Start_IT+0x70>)
}
 8000df0:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000df2:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8000df4:	bf02      	ittt	eq
 8000df6:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8000df8:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8000dfc:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000dfe:	689a      	ldr	r2, [r3, #8]
 8000e00:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000e04:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8000e06:	bf1e      	ittt	ne
 8000e08:	681a      	ldrne	r2, [r3, #0]
 8000e0a:	f042 0201 	orrne.w	r2, r2, #1
 8000e0e:	601a      	strne	r2, [r3, #0]
}
 8000e10:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8000e12:	6802      	ldr	r2, [r0, #0]
 8000e14:	68d3      	ldr	r3, [r2, #12]
 8000e16:	f043 0304 	orr.w	r3, r3, #4
 8000e1a:	e7e2      	b.n	8000de2 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8000e1c:	6802      	ldr	r2, [r0, #0]
 8000e1e:	68d3      	ldr	r3, [r2, #12]
 8000e20:	f043 0308 	orr.w	r3, r3, #8
 8000e24:	e7dd      	b.n	8000de2 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8000e26:	6802      	ldr	r2, [r0, #0]
 8000e28:	68d3      	ldr	r3, [r2, #12]
 8000e2a:	f043 0310 	orr.w	r3, r3, #16
 8000e2e:	e7d8      	b.n	8000de2 <HAL_TIM_PWM_Start_IT+0x22>
 8000e30:	40012c00 	.word	0x40012c00

08000e34 <HAL_TIM_OC_Start_IT>:
 8000e34:	f7ff bfc4 	b.w	8000dc0 <HAL_TIM_PWM_Start_IT>

08000e38 <HAL_TIM_PWM_Stop_IT>:
{
 8000e38:	b510      	push	{r4, lr}
 8000e3a:	4604      	mov	r4, r0
  switch (Channel)
 8000e3c:	290c      	cmp	r1, #12
 8000e3e:	d80d      	bhi.n	8000e5c <HAL_TIM_PWM_Stop_IT+0x24>
 8000e40:	e8df f001 	tbb	[pc, r1]
 8000e44:	0c0c0c07 	.word	0x0c0c0c07
 8000e48:	0c0c0c32 	.word	0x0c0c0c32
 8000e4c:	0c0c0c37 	.word	0x0c0c0c37
 8000e50:	3c          	.byte	0x3c
 8000e51:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8000e52:	6802      	ldr	r2, [r0, #0]
 8000e54:	68d3      	ldr	r3, [r2, #12]
 8000e56:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8000e5a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	6820      	ldr	r0, [r4, #0]
 8000e60:	f7ff ffa0 	bl	8000da4 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000e64:	6823      	ldr	r3, [r4, #0]
 8000e66:	4a18      	ldr	r2, [pc, #96]	; (8000ec8 <HAL_TIM_PWM_Stop_IT+0x90>)
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d10d      	bne.n	8000e88 <HAL_TIM_PWM_Stop_IT+0x50>
    __HAL_TIM_MOE_DISABLE(htim);
 8000e6c:	f241 1211 	movw	r2, #4369	; 0x1111
 8000e70:	6a19      	ldr	r1, [r3, #32]
 8000e72:	4211      	tst	r1, r2
 8000e74:	d108      	bne.n	8000e88 <HAL_TIM_PWM_Stop_IT+0x50>
 8000e76:	f240 4244 	movw	r2, #1092	; 0x444
 8000e7a:	6a19      	ldr	r1, [r3, #32]
 8000e7c:	4211      	tst	r1, r2
 8000e7e:	bf02      	ittt	eq
 8000e80:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8000e82:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8000e86:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8000e88:	f241 1211 	movw	r2, #4369	; 0x1111
 8000e8c:	6a19      	ldr	r1, [r3, #32]
 8000e8e:	4211      	tst	r1, r2
 8000e90:	d108      	bne.n	8000ea4 <HAL_TIM_PWM_Stop_IT+0x6c>
 8000e92:	f240 4244 	movw	r2, #1092	; 0x444
 8000e96:	6a19      	ldr	r1, [r3, #32]
 8000e98:	4211      	tst	r1, r2
 8000e9a:	bf02      	ittt	eq
 8000e9c:	681a      	ldreq	r2, [r3, #0]
 8000e9e:	f022 0201 	biceq.w	r2, r2, #1
 8000ea2:	601a      	streq	r2, [r3, #0]
}
 8000ea4:	2000      	movs	r0, #0
 8000ea6:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8000ea8:	6802      	ldr	r2, [r0, #0]
 8000eaa:	68d3      	ldr	r3, [r2, #12]
 8000eac:	f023 0304 	bic.w	r3, r3, #4
 8000eb0:	e7d3      	b.n	8000e5a <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8000eb2:	6802      	ldr	r2, [r0, #0]
 8000eb4:	68d3      	ldr	r3, [r2, #12]
 8000eb6:	f023 0308 	bic.w	r3, r3, #8
 8000eba:	e7ce      	b.n	8000e5a <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8000ebc:	6802      	ldr	r2, [r0, #0]
 8000ebe:	68d3      	ldr	r3, [r2, #12]
 8000ec0:	f023 0310 	bic.w	r3, r3, #16
 8000ec4:	e7c9      	b.n	8000e5a <HAL_TIM_PWM_Stop_IT+0x22>
 8000ec6:	bf00      	nop
 8000ec8:	40012c00 	.word	0x40012c00

08000ecc <HAL_TIM_OC_Stop_IT>:
 8000ecc:	f7ff bfb4 	b.w	8000e38 <HAL_TIM_PWM_Stop_IT>

08000ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8000ed0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000ed4:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	f04f 0302 	mov.w	r3, #2
 8000edc:	d014      	beq.n	8000f08 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8000ede:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ee0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8000ee4:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8000ee6:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8000ee8:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8000eea:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8000eec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8000ef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8000ef4:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8000ef6:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8000ef8:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8000efa:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8000efc:	2301      	movs	r3, #1
 8000efe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8000f02:	2300      	movs	r3, #0
 8000f04:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000f08:	4618      	mov	r0, r3

  return HAL_OK;
}
 8000f0a:	bd30      	pop	{r4, r5, pc}

08000f0c <HAL_TIMEx_CommutCallback>:
 8000f0c:	4770      	bx	lr

08000f0e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000f0e:	4770      	bx	lr

08000f10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000f10:	b538      	push	{r3, r4, r5, lr}
 8000f12:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000f14:	6803      	ldr	r3, [r0, #0]
 8000f16:	68c1      	ldr	r1, [r0, #12]
 8000f18:	691a      	ldr	r2, [r3, #16]
 8000f1a:	2419      	movs	r4, #25
 8000f1c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000f20:	430a      	orrs	r2, r1
 8000f22:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000f24:	6882      	ldr	r2, [r0, #8]
 8000f26:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8000f28:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000f2a:	4302      	orrs	r2, r0
 8000f2c:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8000f2e:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8000f32:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000f36:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8000f38:	430a      	orrs	r2, r1
 8000f3a:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000f3c:	695a      	ldr	r2, [r3, #20]
 8000f3e:	69a9      	ldr	r1, [r5, #24]
 8000f40:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000f44:	430a      	orrs	r2, r1
 8000f46:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000f48:	4a0d      	ldr	r2, [pc, #52]	; (8000f80 <UART_SetConfig+0x70>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d114      	bne.n	8000f78 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8000f4e:	f7ff fd2d 	bl	80009ac <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000f52:	4360      	muls	r0, r4
 8000f54:	686c      	ldr	r4, [r5, #4]
 8000f56:	2264      	movs	r2, #100	; 0x64
 8000f58:	00a4      	lsls	r4, r4, #2
 8000f5a:	fbb0 f0f4 	udiv	r0, r0, r4
 8000f5e:	fbb0 f4f2 	udiv	r4, r0, r2
 8000f62:	fb02 0314 	mls	r3, r2, r4, r0
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	3332      	adds	r3, #50	; 0x32
 8000f6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f6e:	6829      	ldr	r1, [r5, #0]
 8000f70:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8000f74:	608b      	str	r3, [r1, #8]
 8000f76:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8000f78:	f7ff fd08 	bl	800098c <HAL_RCC_GetPCLK1Freq>
 8000f7c:	e7e9      	b.n	8000f52 <UART_SetConfig+0x42>
 8000f7e:	bf00      	nop
 8000f80:	40013800 	.word	0x40013800

08000f84 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f86:	4604      	mov	r4, r0
 8000f88:	460e      	mov	r6, r1
 8000f8a:	4617      	mov	r7, r2
 8000f8c:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000f8e:	6821      	ldr	r1, [r4, #0]
 8000f90:	680b      	ldr	r3, [r1, #0]
 8000f92:	ea36 0303 	bics.w	r3, r6, r3
 8000f96:	d101      	bne.n	8000f9c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000f98:	2000      	movs	r0, #0
}
 8000f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000f9c:	1c6b      	adds	r3, r5, #1
 8000f9e:	d0f7      	beq.n	8000f90 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000fa0:	b995      	cbnz	r5, 8000fc8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000fa2:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8000fa4:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000fa6:	68da      	ldr	r2, [r3, #12]
 8000fa8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000fac:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000fae:	695a      	ldr	r2, [r3, #20]
 8000fb0:	f022 0201 	bic.w	r2, r2, #1
 8000fb4:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8000fb6:	2320      	movs	r3, #32
 8000fb8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000fbc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8000fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000fc8:	f7ff f90a 	bl	80001e0 <HAL_GetTick>
 8000fcc:	1bc0      	subs	r0, r0, r7
 8000fce:	4285      	cmp	r5, r0
 8000fd0:	d2dd      	bcs.n	8000f8e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000fd2:	e7e6      	b.n	8000fa2 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08000fd4 <HAL_UART_Init>:
{
 8000fd4:	b510      	push	{r4, lr}
  if (huart == NULL)
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	b340      	cbz	r0, 800102c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8000fda:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000fde:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000fe2:	b91b      	cbnz	r3, 8000fec <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000fe4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000fe8:	f000 fa66 	bl	80014b8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000fec:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000fee:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000ff0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000ff4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8000ff6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8000ff8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000ffc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000ffe:	f7ff ff87 	bl	8000f10 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001002:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001004:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001006:	691a      	ldr	r2, [r3, #16]
 8001008:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800100c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800100e:	695a      	ldr	r2, [r3, #20]
 8001010:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001014:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001016:	68da      	ldr	r2, [r3, #12]
 8001018:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800101c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800101e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001020:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001022:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001026:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800102a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800102c:	2001      	movs	r0, #1
}
 800102e:	bd10      	pop	{r4, pc}

08001030 <HAL_UART_Transmit>:
{
 8001030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001034:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001036:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 800103a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 800103c:	2b20      	cmp	r3, #32
{
 800103e:	460d      	mov	r5, r1
 8001040:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001042:	d14e      	bne.n	80010e2 <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 8001044:	2900      	cmp	r1, #0
 8001046:	d049      	beq.n	80010dc <HAL_UART_Transmit+0xac>
 8001048:	2a00      	cmp	r2, #0
 800104a:	d047      	beq.n	80010dc <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 800104c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001050:	2b01      	cmp	r3, #1
 8001052:	d046      	beq.n	80010e2 <HAL_UART_Transmit+0xb2>
 8001054:	2301      	movs	r3, #1
 8001056:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800105a:	2300      	movs	r3, #0
 800105c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800105e:	2321      	movs	r3, #33	; 0x21
 8001060:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001064:	f7ff f8bc 	bl	80001e0 <HAL_GetTick>
 8001068:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 800106a:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 800106e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001072:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001074:	b29b      	uxth	r3, r3
 8001076:	b96b      	cbnz	r3, 8001094 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001078:	463b      	mov	r3, r7
 800107a:	4632      	mov	r2, r6
 800107c:	2140      	movs	r1, #64	; 0x40
 800107e:	4620      	mov	r0, r4
 8001080:	f7ff ff80 	bl	8000f84 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001084:	b9a8      	cbnz	r0, 80010b2 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8001086:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001088:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 800108c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001094:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001096:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8001098:	3b01      	subs	r3, #1
 800109a:	b29b      	uxth	r3, r3
 800109c:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800109e:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80010a0:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80010a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80010a6:	4620      	mov	r0, r4
 80010a8:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80010aa:	d10e      	bne.n	80010ca <HAL_UART_Transmit+0x9a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80010ac:	f7ff ff6a 	bl	8000f84 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80010b0:	b110      	cbz	r0, 80010b8 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 80010b2:	2003      	movs	r0, #3
 80010b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80010b8:	882b      	ldrh	r3, [r5, #0]
 80010ba:	6822      	ldr	r2, [r4, #0]
 80010bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010c0:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80010c2:	6923      	ldr	r3, [r4, #16]
 80010c4:	b943      	cbnz	r3, 80010d8 <HAL_UART_Transmit+0xa8>
          pData += 2U;
 80010c6:	3502      	adds	r5, #2
 80010c8:	e7d3      	b.n	8001072 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80010ca:	f7ff ff5b 	bl	8000f84 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80010ce:	2800      	cmp	r0, #0
 80010d0:	d1ef      	bne.n	80010b2 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80010d2:	6823      	ldr	r3, [r4, #0]
 80010d4:	782a      	ldrb	r2, [r5, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	3501      	adds	r5, #1
 80010da:	e7ca      	b.n	8001072 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80010dc:	2001      	movs	r0, #1
 80010de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80010e2:	2002      	movs	r0, #2
}
 80010e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080010e8 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(wig_flag_inrt && GPIO_Pin == D0)
 80010e8:	4b07      	ldr	r3, [pc, #28]	; (8001108 <HAL_GPIO_EXTI_Callback+0x20>)
 80010ea:	781a      	ldrb	r2, [r3, #0]
 80010ec:	b122      	cbz	r2, 80010f8 <HAL_GPIO_EXTI_Callback+0x10>
 80010ee:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 80010f2:	d101      	bne.n	80010f8 <HAL_GPIO_EXTI_Callback+0x10>
	{
		ReadD0();
 80010f4:	f000 ba84 	b.w	8001600 <ReadD0>
	}
	else if(wig_flag_inrt && GPIO_Pin == D1)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	b123      	cbz	r3, 8001106 <HAL_GPIO_EXTI_Callback+0x1e>
 80010fc:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001100:	d101      	bne.n	8001106 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		ReadD1();
 8001102:	f000 baa1 	b.w	8001648 <ReadD1>
 8001106:	4770      	bx	lr
 8001108:	20000008 	.word	0x20000008

0800110c <HAL_TIM_OC_DelayElapsedCallback>:
	}
}

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance == TIM4)
 800110c:	6802      	ldr	r2, [r0, #0]
 800110e:	4b03      	ldr	r3, [pc, #12]	; (800111c <HAL_TIM_OC_DelayElapsedCallback+0x10>)
 8001110:	429a      	cmp	r2, r3
	{
		//HAL_UART_Transmit(&huart1, (uint8_t*)"Interrupt\n", strlen("Interrupt\n"), 1000);
		wig_flag_send = 1;
 8001112:	bf02      	ittt	eq
 8001114:	2201      	moveq	r2, #1
 8001116:	4b02      	ldreq	r3, [pc, #8]	; (8001120 <HAL_TIM_OC_DelayElapsedCallback+0x14>)
 8001118:	701a      	strbeq	r2, [r3, #0]
 800111a:	4770      	bx	lr
 800111c:	40000800 	.word	0x40000800
 8001120:	20000090 	.word	0x20000090

08001124 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001124:	b510      	push	{r4, lr}
 8001126:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001128:	2228      	movs	r2, #40	; 0x28
 800112a:	2100      	movs	r1, #0
 800112c:	a806      	add	r0, sp, #24
 800112e:	f000 fbaf 	bl	8001890 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001132:	2100      	movs	r1, #0
 8001134:	2214      	movs	r2, #20
 8001136:	a801      	add	r0, sp, #4
 8001138:	f000 fbaa 	bl	8001890 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800113c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001140:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001142:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001144:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001146:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001148:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800114e:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001150:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001152:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001154:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001156:	f7ff f9a1 	bl	800049c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115a:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800115c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001160:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001162:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001164:	4621      	mov	r1, r4
 8001166:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001168:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800116a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800116c:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800116e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001170:	f7ff fb6e 	bl	8000850 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001174:	b010      	add	sp, #64	; 0x40
 8001176:	bd10      	pop	{r4, pc}

08001178 <main>:
{
 8001178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800117c:	b099      	sub	sp, #100	; 0x64
  HAL_Init();
 800117e:	f7ff f811 	bl	80001a4 <HAL_Init>
  SystemClock_Config();
 8001182:	f7ff ffcf 	bl	8001124 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	2210      	movs	r2, #16
 8001188:	2100      	movs	r1, #0
 800118a:	a808      	add	r0, sp, #32
 800118c:	f000 fb80 	bl	8001890 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001190:	4b96      	ldr	r3, [pc, #600]	; (80013ec <main+0x274>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001192:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001194:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : D0_Pin D1_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	a908      	add	r1, sp, #32
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001198:	f042 0220 	orr.w	r2, r2, #32
 800119c:	619a      	str	r2, [r3, #24]
 800119e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a0:	4893      	ldr	r0, [pc, #588]	; (80013f0 <main+0x278>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a2:	f002 0220 	and.w	r2, r2, #32
 80011a6:	9202      	str	r2, [sp, #8]
 80011a8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	699a      	ldr	r2, [r3, #24]
  htim4.Instance = TIM4;
 80011ac:	4e91      	ldr	r6, [pc, #580]	; (80013f4 <main+0x27c>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ae:	f042 0208 	orr.w	r2, r2, #8
 80011b2:	619a      	str	r2, [r3, #24]
 80011b4:	699a      	ldr	r2, [r3, #24]
  huart1.Instance = USART1;
 80011b6:	4c90      	ldr	r4, [pc, #576]	; (80013f8 <main+0x280>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b8:	f002 0208 	and.w	r2, r2, #8
 80011bc:	9203      	str	r2, [sp, #12]
 80011be:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c0:	699a      	ldr	r2, [r3, #24]
	  				wig_flag_send = 1;
 80011c2:	f8df 9270 	ldr.w	r9, [pc, #624]	; 8001434 <main+0x2bc>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c6:	f042 0204 	orr.w	r2, r2, #4
 80011ca:	619a      	str	r2, [r3, #24]
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	f003 0304 	and.w	r3, r3, #4
 80011d2:	9304      	str	r3, [sp, #16]
 80011d4:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin;
 80011d6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80011da:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011dc:	4b87      	ldr	r3, [pc, #540]	; (80013fc <main+0x284>)
 80011de:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e0:	f7ff f86e 	bl	80002c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2101      	movs	r1, #1
 80011e8:	2028      	movs	r0, #40	; 0x28
 80011ea:	f7ff f811 	bl	8000210 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011ee:	2028      	movs	r0, #40	; 0x28
 80011f0:	f7ff f842 	bl	8000278 <HAL_NVIC_EnableIRQ>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011f4:	4629      	mov	r1, r5
 80011f6:	221c      	movs	r2, #28
 80011f8:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fa:	9505      	str	r5, [sp, #20]
 80011fc:	9506      	str	r5, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011fe:	f000 fb47 	bl	8001890 <memset>
  htim4.Init.Prescaler = 7199;
 8001202:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8001206:	4a7e      	ldr	r2, [pc, #504]	; (8001400 <main+0x288>)
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001208:	4630      	mov	r0, r6
  htim4.Init.Prescaler = 7199;
 800120a:	e886 000c 	stmia.w	r6, {r2, r3}
  htim4.Init.Period = 40000;
 800120e:	f649 4340 	movw	r3, #40000	; 0x9c40
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001212:	60b5      	str	r5, [r6, #8]
  htim4.Init.Period = 40000;
 8001214:	60f3      	str	r3, [r6, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001216:	6135      	str	r5, [r6, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001218:	61b5      	str	r5, [r6, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 800121a:	f7ff fd2b 	bl	8000c74 <HAL_TIM_OC_Init>
  if (HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE) != HAL_OK)
 800121e:	2108      	movs	r1, #8
 8001220:	4630      	mov	r0, r6
 8001222:	f7ff fd41 	bl	8000ca8 <HAL_TIM_OnePulse_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001226:	a905      	add	r1, sp, #20
 8001228:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800122a:	9505      	str	r5, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800122c:	9506      	str	r5, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800122e:	f7ff fe4f 	bl	8000ed0 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001232:	2330      	movs	r3, #48	; 0x30
 8001234:	9308      	str	r3, [sp, #32]
  sConfigOC.Pulse = 39999;
 8001236:	f649 433f 	movw	r3, #39999	; 0x9c3f
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800123a:	220c      	movs	r2, #12
 800123c:	a908      	add	r1, sp, #32
 800123e:	4630      	mov	r0, r6
  sConfigOC.Pulse = 39999;
 8001240:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001242:	950a      	str	r5, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001244:	950c      	str	r5, [sp, #48]	; 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001246:	f7ff fd7f 	bl	8000d48 <HAL_TIM_OC_ConfigChannel>
  huart1.Init.BaudRate = 115200;
 800124a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800124e:	496d      	ldr	r1, [pc, #436]	; (8001404 <main+0x28c>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001250:	4620      	mov	r0, r4
  huart1.Init.BaudRate = 115200;
 8001252:	e884 000a 	stmia.w	r4, {r1, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001256:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001258:	60a5      	str	r5, [r4, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800125a:	60e5      	str	r5, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800125c:	6125      	str	r5, [r4, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800125e:	6163      	str	r3, [r4, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001260:	61a5      	str	r5, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001262:	61e5      	str	r5, [r4, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001264:	f7ff feb6 	bl	8000fd4 <HAL_UART_Init>
  memset(wig_dig, '\0', 12);
 8001268:	9505      	str	r5, [sp, #20]
 800126a:	9506      	str	r5, [sp, #24]
 800126c:	9507      	str	r5, [sp, #28]
{
 800126e:	f04f 0800 	mov.w	r8, #0
	  	if(wig_available())
 8001272:	f000 fa31 	bl	80016d8 <wig_available>
 8001276:	2800      	cmp	r0, #0
 8001278:	d04a      	beq.n	8001310 <main+0x198>
	  		wig_flag_inrt = 0;
 800127a:	2500      	movs	r5, #0
 800127c:	4b62      	ldr	r3, [pc, #392]	; (8001408 <main+0x290>)
	  		wig_flag_inrt = 1;
 800127e:	f04f 0a01 	mov.w	sl, #1
	  		wig_flag_inrt = 0;
 8001282:	701d      	strb	r5, [r3, #0]
	  		wcode = getCode();
 8001284:	f000 f9b0 	bl	80015e8 <getCode>
 8001288:	4607      	mov	r7, r0
	  		wtype = getWiegandType();
 800128a:	f000 f9b3 	bl	80015f4 <getWiegandType>
 800128e:	4683      	mov	fp, r0
	  		wig_flag_inrt = 1;
 8001290:	4b5d      	ldr	r3, [pc, #372]	; (8001408 <main+0x290>)
	  		char str[64] = {0,};
 8001292:	2240      	movs	r2, #64	; 0x40
 8001294:	4629      	mov	r1, r5
 8001296:	a808      	add	r0, sp, #32
	  		wig_flag_inrt = 1;
 8001298:	f883 a000 	strb.w	sl, [r3]
	  		char str[64] = {0,};
 800129c:	f000 faf8 	bl	8001890 <memset>
	  		snprintf(str, 64, "HEX=0x%lX DEC=%lu, Protokol Wiegand-%d\n", wcode, wcode, wtype);
 80012a0:	463b      	mov	r3, r7
 80012a2:	4a5a      	ldr	r2, [pc, #360]	; (800140c <main+0x294>)
 80012a4:	2140      	movs	r1, #64	; 0x40
 80012a6:	e88d 0880 	stmia.w	sp, {r7, fp}
 80012aa:	a808      	add	r0, sp, #32
 80012ac:	f000 faf8 	bl	80018a0 <sniprintf>
	  		HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen((char*)str), 1000);
 80012b0:	a808      	add	r0, sp, #32
 80012b2:	f7fe ff4b 	bl	800014c <strlen>
 80012b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ba:	b282      	uxth	r2, r0
 80012bc:	a908      	add	r1, sp, #32
 80012be:	4620      	mov	r0, r4
 80012c0:	f7ff feb6 	bl	8001030 <HAL_UART_Transmit>
	  		if(wtype == 4)
 80012c4:	f1bb 0f04 	cmp.w	fp, #4
 80012c8:	d169      	bne.n	800139e <main+0x226>
	  			if(wcode == 0x1B) // * сброс кнопок
 80012ca:	2f1b      	cmp	r7, #27
	  				HAL_UART_Transmit(&huart1, (uint8_t*)"Reset\n", strlen("Reset\n"), 1000);
 80012cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	  			if(wcode == 0x1B) // * сброс кнопок
 80012d0:	d10f      	bne.n	80012f2 <main+0x17a>
	  				HAL_UART_Transmit(&huart1, (uint8_t*)"Reset\n", strlen("Reset\n"), 1000);
 80012d2:	2206      	movs	r2, #6
 80012d4:	494e      	ldr	r1, [pc, #312]	; (8001410 <main+0x298>)
	  					HAL_UART_Transmit(&huart1, (uint8_t*)"Buff overflow\n", strlen("Buff overflow\n"), 1000);
 80012d6:	4620      	mov	r0, r4
 80012d8:	f7ff feaa 	bl	8001030 <HAL_UART_Transmit>
	  					HAL_TIM_OC_Stop_IT(&htim4, TIM_CHANNEL_4);
 80012dc:	210c      	movs	r1, #12
 80012de:	4845      	ldr	r0, [pc, #276]	; (80013f4 <main+0x27c>)
 80012e0:	f7ff fdf4 	bl	8000ecc <HAL_TIM_OC_Stop_IT>
	  					__HAL_TIM_SET_COUNTER(&htim4, 0x0000);
 80012e4:	6833      	ldr	r3, [r6, #0]
 80012e6:	625d      	str	r5, [r3, #36]	; 0x24
	  					memset(wig_dig, '\0', 12);
 80012e8:	9505      	str	r5, [sp, #20]
 80012ea:	9506      	str	r5, [sp, #24]
 80012ec:	9507      	str	r5, [sp, #28]
	  			wdig = 0;
 80012ee:	46a8      	mov	r8, r5
 80012f0:	e00e      	b.n	8001310 <main+0x198>
	  			else if(wcode == 0x0D) // # Enter
 80012f2:	2f0d      	cmp	r7, #13
 80012f4:	d135      	bne.n	8001362 <main+0x1ea>
	  				HAL_UART_Transmit(&huart1, (uint8_t*)"Enter\n", strlen("Enter\n"), 1000);
 80012f6:	2206      	movs	r2, #6
 80012f8:	4946      	ldr	r1, [pc, #280]	; (8001414 <main+0x29c>)
 80012fa:	4620      	mov	r0, r4
 80012fc:	f7ff fe98 	bl	8001030 <HAL_UART_Transmit>
	  				HAL_TIM_OC_Stop_IT(&htim4, TIM_CHANNEL_4);
 8001300:	210c      	movs	r1, #12
 8001302:	483c      	ldr	r0, [pc, #240]	; (80013f4 <main+0x27c>)
 8001304:	f7ff fde2 	bl	8000ecc <HAL_TIM_OC_Stop_IT>
	  				__HAL_TIM_SET_COUNTER(&htim4, 0x0000);
 8001308:	6833      	ldr	r3, [r6, #0]
 800130a:	625d      	str	r5, [r3, #36]	; 0x24
	  				wig_flag_send = 1;
 800130c:	f889 a000 	strb.w	sl, [r9]
		if(wig_flag_send == 1)
 8001310:	f899 3000 	ldrb.w	r3, [r9]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d1ac      	bne.n	8001272 <main+0xfa>
			wig_flag_send = 0;
 8001318:	2500      	movs	r5, #0
			HAL_UART_Transmit(&huart1, (uint8_t*)"Array digs\n", strlen("Array digs\n"), 1000);
 800131a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800131e:	220b      	movs	r2, #11
 8001320:	493d      	ldr	r1, [pc, #244]	; (8001418 <main+0x2a0>)
 8001322:	4620      	mov	r0, r4
			wig_flag_send = 0;
 8001324:	f889 5000 	strb.w	r5, [r9]
			HAL_UART_Transmit(&huart1, (uint8_t*)"Array digs\n", strlen("Array digs\n"), 1000);
 8001328:	f7ff fe82 	bl	8001030 <HAL_UART_Transmit>
			char str[32] = {0,};
 800132c:	2220      	movs	r2, #32
 800132e:	4629      	mov	r1, r5
 8001330:	eb0d 0002 	add.w	r0, sp, r2
 8001334:	f000 faac 	bl	8001890 <memset>
			snprintf(str, 32, "ArrayDig %s\n", wig_dig);
 8001338:	2120      	movs	r1, #32
 800133a:	ab05      	add	r3, sp, #20
 800133c:	4a37      	ldr	r2, [pc, #220]	; (800141c <main+0x2a4>)
 800133e:	eb0d 0001 	add.w	r0, sp, r1
 8001342:	f000 faad 	bl	80018a0 <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen((char*)str), 1000);
 8001346:	a808      	add	r0, sp, #32
 8001348:	f7fe ff00 	bl	800014c <strlen>
 800134c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001350:	b282      	uxth	r2, r0
 8001352:	a908      	add	r1, sp, #32
 8001354:	4620      	mov	r0, r4
 8001356:	f7ff fe6b 	bl	8001030 <HAL_UART_Transmit>
			memset(wig_dig, '\0', 12);
 800135a:	9505      	str	r5, [sp, #20]
 800135c:	9506      	str	r5, [sp, #24]
 800135e:	9507      	str	r5, [sp, #28]
 8001360:	e785      	b.n	800126e <main+0xf6>
	  				HAL_UART_Transmit(&huart1, (uint8_t*)"Reciv dig\n", strlen("Reciv dig\n"), 1000);
 8001362:	220a      	movs	r2, #10
 8001364:	492e      	ldr	r1, [pc, #184]	; (8001420 <main+0x2a8>)
 8001366:	4620      	mov	r0, r4
 8001368:	f7ff fe62 	bl	8001030 <HAL_UART_Transmit>
	  				HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_4);
 800136c:	210c      	movs	r1, #12
 800136e:	4821      	ldr	r0, [pc, #132]	; (80013f4 <main+0x27c>)
 8001370:	f7ff fd60 	bl	8000e34 <HAL_TIM_OC_Start_IT>
	  				__HAL_TIM_SET_COUNTER(&htim4, 0x0000);
 8001374:	6833      	ldr	r3, [r6, #0]
	  				sprintf((char*)&wig_dig[wdig++], "%d", (uint8_t)wcode);
 8001376:	f108 0a01 	add.w	sl, r8, #1
	  				__HAL_TIM_SET_COUNTER(&htim4, 0x0000);
 800137a:	625d      	str	r5, [r3, #36]	; 0x24
	  				sprintf((char*)&wig_dig[wdig++], "%d", (uint8_t)wcode);
 800137c:	ab05      	add	r3, sp, #20
 800137e:	fa5f fa8a 	uxtb.w	sl, sl
 8001382:	b2fa      	uxtb	r2, r7
 8001384:	4927      	ldr	r1, [pc, #156]	; (8001424 <main+0x2ac>)
 8001386:	eb03 0008 	add.w	r0, r3, r8
 800138a:	f000 fabd 	bl	8001908 <siprintf>
	  				if(wdig > 11)
 800138e:	f1ba 0f0b 	cmp.w	sl, #11
 8001392:	d928      	bls.n	80013e6 <main+0x26e>
	  					HAL_UART_Transmit(&huart1, (uint8_t*)"Buff overflow\n", strlen("Buff overflow\n"), 1000);
 8001394:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001398:	220e      	movs	r2, #14
 800139a:	4923      	ldr	r1, [pc, #140]	; (8001428 <main+0x2b0>)
 800139c:	e79b      	b.n	80012d6 <main+0x15e>
	  		else if(wtype > 4)
 800139e:	ddb7      	ble.n	8001310 <main+0x198>
	  			HAL_UART_Transmit(&huart1, (uint8_t*)"Cart\n", strlen("Cart\n"), 1000);
 80013a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a4:	2205      	movs	r2, #5
 80013a6:	4921      	ldr	r1, [pc, #132]	; (800142c <main+0x2b4>)
 80013a8:	4620      	mov	r0, r4
 80013aa:	f7ff fe41 	bl	8001030 <HAL_UART_Transmit>
	  			HAL_TIM_OC_Stop_IT(&htim4, TIM_CHANNEL_4);
 80013ae:	210c      	movs	r1, #12
 80013b0:	4810      	ldr	r0, [pc, #64]	; (80013f4 <main+0x27c>)
 80013b2:	f7ff fd8b 	bl	8000ecc <HAL_TIM_OC_Stop_IT>
	  			snprintf(str, 32, "Cart HEX=%lX DEC=%lu\n", wcode, wcode);
 80013b6:	2120      	movs	r1, #32
	  			__HAL_TIM_SET_COUNTER(&htim4, 0x0000);
 80013b8:	6833      	ldr	r3, [r6, #0]
	  			snprintf(str, 32, "Cart HEX=%lX DEC=%lu\n", wcode, wcode);
 80013ba:	eb0d 0001 	add.w	r0, sp, r1
	  			__HAL_TIM_SET_COUNTER(&htim4, 0x0000);
 80013be:	625d      	str	r5, [r3, #36]	; 0x24
	  			snprintf(str, 32, "Cart HEX=%lX DEC=%lu\n", wcode, wcode);
 80013c0:	4a1b      	ldr	r2, [pc, #108]	; (8001430 <main+0x2b8>)
 80013c2:	463b      	mov	r3, r7
 80013c4:	9700      	str	r7, [sp, #0]
	  			memset(wig_dig, '\0', 12);
 80013c6:	9505      	str	r5, [sp, #20]
 80013c8:	9506      	str	r5, [sp, #24]
 80013ca:	9507      	str	r5, [sp, #28]
	  			snprintf(str, 32, "Cart HEX=%lX DEC=%lu\n", wcode, wcode);
 80013cc:	f000 fa68 	bl	80018a0 <sniprintf>
	  			HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen((char*)str), 1000);
 80013d0:	a808      	add	r0, sp, #32
 80013d2:	f7fe febb 	bl	800014c <strlen>
 80013d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013da:	b282      	uxth	r2, r0
 80013dc:	a908      	add	r1, sp, #32
 80013de:	4620      	mov	r0, r4
 80013e0:	f7ff fe26 	bl	8001030 <HAL_UART_Transmit>
 80013e4:	e783      	b.n	80012ee <main+0x176>
 80013e6:	46d0      	mov	r8, sl
 80013e8:	e792      	b.n	8001310 <main+0x198>
 80013ea:	bf00      	nop
 80013ec:	40021000 	.word	0x40021000
 80013f0:	40010c00 	.word	0x40010c00
 80013f4:	200000bc 	.word	0x200000bc
 80013f8:	200000fc 	.word	0x200000fc
 80013fc:	10210000 	.word	0x10210000
 8001400:	40000800 	.word	0x40000800
 8001404:	40013800 	.word	0x40013800
 8001408:	20000008 	.word	0x20000008
 800140c:	08002188 	.word	0x08002188
 8001410:	080021b0 	.word	0x080021b0
 8001414:	080021b7 	.word	0x080021b7
 8001418:	080021f7 	.word	0x080021f7
 800141c:	08002203 	.word	0x08002203
 8001420:	080021be 	.word	0x080021be
 8001424:	080021c9 	.word	0x080021c9
 8001428:	080021cc 	.word	0x080021cc
 800142c:	080021db 	.word	0x080021db
 8001430:	080021e1 	.word	0x080021e1
 8001434:	20000090 	.word	0x20000090

08001438 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001438:	4b0e      	ldr	r3, [pc, #56]	; (8001474 <HAL_MspInit+0x3c>)
{
 800143a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800143c:	699a      	ldr	r2, [r3, #24]
 800143e:	f042 0201 	orr.w	r2, r2, #1
 8001442:	619a      	str	r2, [r3, #24]
 8001444:	699a      	ldr	r2, [r3, #24]
 8001446:	f002 0201 	and.w	r2, r2, #1
 800144a:	9200      	str	r2, [sp, #0]
 800144c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144e:	69da      	ldr	r2, [r3, #28]
 8001450:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001454:	61da      	str	r2, [r3, #28]
 8001456:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001458:	4a07      	ldr	r2, [pc, #28]	; (8001478 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800145a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800145e:	9301      	str	r3, [sp, #4]
 8001460:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001462:	6853      	ldr	r3, [r2, #4]
 8001464:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001468:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800146c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800146e:	b002      	add	sp, #8
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	40021000 	.word	0x40021000
 8001478:	40010000 	.word	0x40010000

0800147c <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 800147c:	b507      	push	{r0, r1, r2, lr}
  if(htim_oc->Instance==TIM4)
 800147e:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <HAL_TIM_OC_MspInit+0x38>)
 8001480:	6802      	ldr	r2, [r0, #0]
 8001482:	429a      	cmp	r2, r3
 8001484:	d112      	bne.n	80014ac <HAL_TIM_OC_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001486:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800148a:	69da      	ldr	r2, [r3, #28]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 800148c:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 800148e:	f042 0204 	orr.w	r2, r2, #4
 8001492:	61da      	str	r2, [r3, #28]
 8001494:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8001496:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001498:	f003 0304 	and.w	r3, r3, #4
 800149c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 800149e:	2102      	movs	r1, #2
    __HAL_RCC_TIM4_CLK_ENABLE();
 80014a0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 80014a2:	f7fe feb5 	bl	8000210 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80014a6:	201e      	movs	r0, #30
 80014a8:	f7fe fee6 	bl	8000278 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80014ac:	b003      	add	sp, #12
 80014ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80014b2:	bf00      	nop
 80014b4:	40000800 	.word	0x40000800

080014b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014b8:	b510      	push	{r4, lr}
 80014ba:	4604      	mov	r4, r0
 80014bc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014be:	2210      	movs	r2, #16
 80014c0:	2100      	movs	r1, #0
 80014c2:	a802      	add	r0, sp, #8
 80014c4:	f000 f9e4 	bl	8001890 <memset>
  if(huart->Instance==USART1)
 80014c8:	6822      	ldr	r2, [r4, #0]
 80014ca:	4b17      	ldr	r3, [pc, #92]	; (8001528 <HAL_UART_MspInit+0x70>)
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d128      	bne.n	8001522 <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014d0:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80014d4:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d6:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80014d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80014dc:	619a      	str	r2, [r3, #24]
 80014de:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e0:	4812      	ldr	r0, [pc, #72]	; (800152c <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80014e2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80014e6:	9200      	str	r2, [sp, #0]
 80014e8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ea:	699a      	ldr	r2, [r3, #24]
 80014ec:	f042 0204 	orr.w	r2, r2, #4
 80014f0:	619a      	str	r2, [r3, #24]
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	f003 0304 	and.w	r3, r3, #4
 80014f8:	9301      	str	r3, [sp, #4]
 80014fa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001500:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2302      	movs	r3, #2
 8001504:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001506:	2303      	movs	r3, #3
 8001508:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150a:	f7fe fed9 	bl	80002c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800150e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001512:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001514:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001516:	a902      	add	r1, sp, #8
 8001518:	4804      	ldr	r0, [pc, #16]	; (800152c <HAL_UART_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800151a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151e:	f7fe fecf 	bl	80002c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001522:	b006      	add	sp, #24
 8001524:	bd10      	pop	{r4, pc}
 8001526:	bf00      	nop
 8001528:	40013800 	.word	0x40013800
 800152c:	40010800 	.word	0x40010800

08001530 <NMI_Handler>:
 8001530:	4770      	bx	lr

08001532 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001532:	e7fe      	b.n	8001532 <HardFault_Handler>

08001534 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001534:	e7fe      	b.n	8001534 <MemManage_Handler>

08001536 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001536:	e7fe      	b.n	8001536 <BusFault_Handler>

08001538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001538:	e7fe      	b.n	8001538 <UsageFault_Handler>

0800153a <SVC_Handler>:
 800153a:	4770      	bx	lr

0800153c <DebugMon_Handler>:
 800153c:	4770      	bx	lr

0800153e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800153e:	4770      	bx	lr

08001540 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001540:	f7fe be42 	b.w	80001c8 <HAL_IncTick>

08001544 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001544:	4801      	ldr	r0, [pc, #4]	; (800154c <TIM4_IRQHandler+0x8>)
 8001546:	f7ff baba 	b.w	8000abe <HAL_TIM_IRQHandler>
 800154a:	bf00      	nop
 800154c:	200000bc 	.word	0x200000bc

08001550 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001550:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001552:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001556:	f7fe ff95 	bl	8000484 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800155a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800155e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001562:	f7fe bf8f 	b.w	8000484 <HAL_GPIO_EXTI_IRQHandler>
	...

08001568 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001568:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800156a:	4b0a      	ldr	r3, [pc, #40]	; (8001594 <_sbrk+0x2c>)
{
 800156c:	4602      	mov	r2, r0
	if (heap_end == 0)
 800156e:	6819      	ldr	r1, [r3, #0]
 8001570:	b909      	cbnz	r1, 8001576 <_sbrk+0xe>
		heap_end = &end;
 8001572:	4909      	ldr	r1, [pc, #36]	; (8001598 <_sbrk+0x30>)
 8001574:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001576:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001578:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800157a:	4402      	add	r2, r0
 800157c:	428a      	cmp	r2, r1
 800157e:	d906      	bls.n	800158e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001580:	f000 f95c 	bl	800183c <__errno>
 8001584:	230c      	movs	r3, #12
 8001586:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001588:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800158c:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800158e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001590:	bd08      	pop	{r3, pc}
 8001592:	bf00      	nop
 8001594:	20000094 	.word	0x20000094
 8001598:	20000140 	.word	0x20000140

0800159c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800159c:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <SystemInit+0x40>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	f042 0201 	orr.w	r2, r2, #1
 80015a4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80015a6:	6859      	ldr	r1, [r3, #4]
 80015a8:	4a0d      	ldr	r2, [pc, #52]	; (80015e0 <SystemInit+0x44>)
 80015aa:	400a      	ands	r2, r1
 80015ac:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80015b4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015b8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015c0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80015c8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80015ca:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80015ce:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80015d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015d4:	4b03      	ldr	r3, [pc, #12]	; (80015e4 <SystemInit+0x48>)
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40021000 	.word	0x40021000
 80015e0:	f8ff0000 	.word	0xf8ff0000
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <getCode>:


uint32_t getCode()
{
	return code;
}
 80015e8:	4b01      	ldr	r3, [pc, #4]	; (80015f0 <getCode+0x8>)
 80015ea:	6818      	ldr	r0, [r3, #0]
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	200000a4 	.word	0x200000a4

080015f4 <getWiegandType>:

int16_t getWiegandType()
{
	return wiegandType;
}
 80015f4:	4b01      	ldr	r3, [pc, #4]	; (80015fc <getWiegandType+0x8>)
 80015f6:	f9b3 0000 	ldrsh.w	r0, [r3]
 80015fa:	4770      	bx	lr
 80015fc:	200000ac 	.word	0x200000ac

08001600 <ReadD0>:
}
*/

void ReadD0()
{
	bitCount++;				// Increament bit count for Interrupt connected to D0
 8001600:	4a0d      	ldr	r2, [pc, #52]	; (8001638 <ReadD0+0x38>)
{
 8001602:	b508      	push	{r3, lr}
	bitCount++;				// Increament bit count for Interrupt connected to D0
 8001604:	8813      	ldrh	r3, [r2, #0]
 8001606:	3301      	adds	r3, #1
 8001608:	b21b      	sxth	r3, r3
 800160a:	8013      	strh	r3, [r2, #0]

	if (bitCount > 31)			// If bit count more than 31, process high bits
 800160c:	8813      	ldrh	r3, [r2, #0]
 800160e:	b21b      	sxth	r3, r3
 8001610:	2b1f      	cmp	r3, #31
 8001612:	4b0a      	ldr	r3, [pc, #40]	; (800163c <ReadD0+0x3c>)
 8001614:	dd08      	ble.n	8001628 <ReadD0+0x28>
	{
		cardTempHigh |= ((0x80000000 & cardTemp) >> 31);	//	shift value to high bits
 8001616:	4a0a      	ldr	r2, [pc, #40]	; (8001640 <ReadD0+0x40>)
 8001618:	6818      	ldr	r0, [r3, #0]
 800161a:	6811      	ldr	r1, [r2, #0]
 800161c:	ea41 71d0 	orr.w	r1, r1, r0, lsr #31
 8001620:	6011      	str	r1, [r2, #0]
		cardTempHigh <<= 1;
 8001622:	6811      	ldr	r1, [r2, #0]
 8001624:	0049      	lsls	r1, r1, #1
 8001626:	6011      	str	r1, [r2, #0]
		cardTemp <<= 1;
	}
	else
	{
		cardTemp <<= 1;		// D0 represent binary 0, so just left shift card data
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	0052      	lsls	r2, r2, #1
 800162c:	601a      	str	r2, [r3, #0]
	}

	lastWiegand = HAL_GetTick();	// Keep track of last wiegand bit received
 800162e:	f7fe fdd7 	bl	80001e0 <HAL_GetTick>
 8001632:	4b04      	ldr	r3, [pc, #16]	; (8001644 <ReadD0+0x44>)
 8001634:	6018      	str	r0, [r3, #0]
 8001636:	bd08      	pop	{r3, pc}
 8001638:	20000098 	.word	0x20000098
 800163c:	2000009c 	.word	0x2000009c
 8001640:	200000a0 	.word	0x200000a0
 8001644:	200000a8 	.word	0x200000a8

08001648 <ReadD1>:
}

void ReadD1()
{
	bitCount++;				// Increment bit count for Interrupt connected to D1
 8001648:	4a0f      	ldr	r2, [pc, #60]	; (8001688 <ReadD1+0x40>)
{
 800164a:	b508      	push	{r3, lr}
	bitCount++;				// Increment bit count for Interrupt connected to D1
 800164c:	8813      	ldrh	r3, [r2, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	b21b      	sxth	r3, r3
 8001652:	8013      	strh	r3, [r2, #0]

	if(bitCount > 31)			// If bit count more than 31, process high bits
 8001654:	8813      	ldrh	r3, [r2, #0]
 8001656:	b21b      	sxth	r3, r3
 8001658:	2b1f      	cmp	r3, #31
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <ReadD1+0x44>)
 800165c:	dd08      	ble.n	8001670 <ReadD1+0x28>
	{
		cardTempHigh |= ((0x80000000 & cardTemp) >> 31);	// shift value to high bits
 800165e:	4a0c      	ldr	r2, [pc, #48]	; (8001690 <ReadD1+0x48>)
 8001660:	6818      	ldr	r0, [r3, #0]
 8001662:	6811      	ldr	r1, [r2, #0]
 8001664:	ea41 71d0 	orr.w	r1, r1, r0, lsr #31
 8001668:	6011      	str	r1, [r2, #0]
		cardTempHigh <<= 1;
 800166a:	6811      	ldr	r1, [r2, #0]
 800166c:	0049      	lsls	r1, r1, #1
 800166e:	6011      	str	r1, [r2, #0]
		cardTemp |= 1;
		cardTemp <<= 1;
	}
	else
	{
		cardTemp |= 1;			// D1 represent binary 1, so OR card data with 1 then
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	f042 0201 	orr.w	r2, r2, #1
 8001676:	601a      	str	r2, [r3, #0]
		cardTemp <<= 1;		// left shift card data
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	0052      	lsls	r2, r2, #1
 800167c:	601a      	str	r2, [r3, #0]
	}

	lastWiegand = HAL_GetTick();	// Keep track of last wiegand bit received
 800167e:	f7fe fdaf 	bl	80001e0 <HAL_GetTick>
 8001682:	4b04      	ldr	r3, [pc, #16]	; (8001694 <ReadD1+0x4c>)
 8001684:	6018      	str	r0, [r3, #0]
 8001686:	bd08      	pop	{r3, pc}
 8001688:	20000098 	.word	0x20000098
 800168c:	2000009c 	.word	0x2000009c
 8001690:	200000a0 	.word	0x200000a0
 8001694:	200000a8 	.word	0x200000a8

08001698 <GetCardId>:
}

uint32_t GetCardId(volatile uint32_t *codehigh, volatile uint32_t *codelow, uint8_t bitlength)
{

	if(bitlength == 26)								// EM tag
 8001698:	2a1a      	cmp	r2, #26
 800169a:	d103      	bne.n	80016a4 <GetCardId+0xc>
	{
		return (*codelow & 0x1FFFFFE) >> 1;
 800169c:	6808      	ldr	r0, [r1, #0]
 800169e:	f3c0 0057 	ubfx	r0, r0, #1, #24
 80016a2:	4770      	bx	lr
	}

	if(bitlength == 34)								// Mifare
 80016a4:	2a22      	cmp	r2, #34	; 0x22
 80016a6:	d10d      	bne.n	80016c4 <GetCardId+0x2c>
	{
		*codehigh = *codehigh & 0x03;				// only need the 2 LSB of the codehigh
 80016a8:	6803      	ldr	r3, [r0, #0]
 80016aa:	f003 0303 	and.w	r3, r3, #3
 80016ae:	6003      	str	r3, [r0, #0]
		*codehigh <<= 30;							// shift 2 LSB to MSB
 80016b0:	6803      	ldr	r3, [r0, #0]
 80016b2:	079b      	lsls	r3, r3, #30
 80016b4:	6003      	str	r3, [r0, #0]
		*codelow >>= 1;
 80016b6:	680b      	ldr	r3, [r1, #0]
 80016b8:	085b      	lsrs	r3, r3, #1
 80016ba:	600b      	str	r3, [r1, #0]
		return *codehigh | *codelow;
 80016bc:	6800      	ldr	r0, [r0, #0]
 80016be:	680b      	ldr	r3, [r1, #0]
 80016c0:	4318      	orrs	r0, r3
 80016c2:	4770      	bx	lr
	}

	return *codelow;								// EM tag or Mifare without parity bits
 80016c4:	6808      	ldr	r0, [r1, #0]
}
 80016c6:	4770      	bx	lr

080016c8 <translateEnterEscapeKeyPress>:

uint8_t translateEnterEscapeKeyPress(uint8_t originalKeyPress)
{
	switch(originalKeyPress)
 80016c8:	280a      	cmp	r0, #10
 80016ca:	d003      	beq.n	80016d4 <translateEnterEscapeKeyPress+0xc>
 80016cc:	280b      	cmp	r0, #11
	{
		case 0x0b:        // 11 or * key
			return 0x0d;  // 13 or ASCII ENTER
 80016ce:	bf08      	it	eq
 80016d0:	200d      	moveq	r0, #13
 80016d2:	4770      	bx	lr

		case 0x0a:        // 10 or # key
			return 0x1b;  // 27 or ASCII ESCAPE
 80016d4:	201b      	movs	r0, #27

		default:
			return originalKeyPress;
	}
}
 80016d6:	4770      	bx	lr

080016d8 <wig_available>:

uint8_t wig_available()
{
 80016d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t cardID;
	uint32_t time_wig = HAL_GetTick();
 80016dc:	f7fe fd80 	bl	80001e0 <HAL_GetTick>

	if((time_wig - lastWiegand) > 25) // if no more signal coming through after 25ms
 80016e0:	4a3d      	ldr	r2, [pc, #244]	; (80017d8 <wig_available+0x100>)
 80016e2:	6813      	ldr	r3, [r2, #0]
 80016e4:	4696      	mov	lr, r2
 80016e6:	1ac3      	subs	r3, r0, r3
 80016e8:	2b19      	cmp	r3, #25
 80016ea:	d947      	bls.n	800177c <wig_available+0xa4>
	{
		if((bitCount == 24) || (bitCount == 26) || (bitCount == 32) || (bitCount == 34) || (bitCount == 8) || (bitCount == 4)) // bitCount for keypress=4 or 8, Wiegand 26=24 or 26, Wiegand 34=32 or 34
 80016ec:	4b3b      	ldr	r3, [pc, #236]	; (80017dc <wig_available+0x104>)
 80016ee:	4d3c      	ldr	r5, [pc, #240]	; (80017e0 <wig_available+0x108>)
 80016f0:	8819      	ldrh	r1, [r3, #0]
 80016f2:	461c      	mov	r4, r3
 80016f4:	b209      	sxth	r1, r1
 80016f6:	2918      	cmp	r1, #24
 80016f8:	4e3a      	ldr	r6, [pc, #232]	; (80017e4 <wig_available+0x10c>)
 80016fa:	d013      	beq.n	8001724 <wig_available+0x4c>
 80016fc:	8819      	ldrh	r1, [r3, #0]
 80016fe:	b209      	sxth	r1, r1
 8001700:	291a      	cmp	r1, #26
 8001702:	d00f      	beq.n	8001724 <wig_available+0x4c>
 8001704:	8819      	ldrh	r1, [r3, #0]
 8001706:	b209      	sxth	r1, r1
 8001708:	2920      	cmp	r1, #32
 800170a:	d00b      	beq.n	8001724 <wig_available+0x4c>
 800170c:	8819      	ldrh	r1, [r3, #0]
 800170e:	b209      	sxth	r1, r1
 8001710:	2922      	cmp	r1, #34	; 0x22
 8001712:	d007      	beq.n	8001724 <wig_available+0x4c>
 8001714:	8819      	ldrh	r1, [r3, #0]
 8001716:	b209      	sxth	r1, r1
 8001718:	2908      	cmp	r1, #8
 800171a:	d003      	beq.n	8001724 <wig_available+0x4c>
 800171c:	8819      	ldrh	r1, [r3, #0]
 800171e:	b209      	sxth	r1, r1
 8001720:	2904      	cmp	r1, #4
 8001722:	d151      	bne.n	80017c8 <wig_available+0xf0>
		{
			cardTemp >>= 1; // shift right 1 bit to get back the real value - interrupt done 1 left shift in advance
 8001724:	682b      	ldr	r3, [r5, #0]
 8001726:	4f30      	ldr	r7, [pc, #192]	; (80017e8 <wig_available+0x110>)
 8001728:	085b      	lsrs	r3, r3, #1
 800172a:	602b      	str	r3, [r5, #0]

			if(bitCount > 32) // bit count more than 32 bits, shift high bits right to make adjustment
 800172c:	8823      	ldrh	r3, [r4, #0]
 800172e:	b21b      	sxth	r3, r3
 8001730:	2b20      	cmp	r3, #32
			{
				cardTempHigh >>= 1;
 8001732:	bfc2      	ittt	gt
 8001734:	6833      	ldrgt	r3, [r6, #0]
 8001736:	085b      	lsrgt	r3, r3, #1
 8001738:	6033      	strgt	r3, [r6, #0]
			}

			if(bitCount == 8)		// keypress wiegand with integrity
 800173a:	8823      	ldrh	r3, [r4, #0]
 800173c:	b21b      	sxth	r3, r3
 800173e:	2b08      	cmp	r3, #8
 8001740:	d11f      	bne.n	8001782 <wig_available+0xaa>
			{
				// 8-bit Wiegand keyboard data, high nibble is the "NOT" of low nibble
				// eg if key 1 pressed, data=E1 in binary 11100001 , high nibble=1110 , low nibble = 0001
				uint8_t highNibble = (cardTemp & 0xf0) >> 4;
 8001742:	682a      	ldr	r2, [r5, #0]
				uint8_t lowNibble = (cardTemp & 0x0f);
 8001744:	6829      	ldr	r1, [r5, #0]
				wiegandType = bitCount;
 8001746:	8823      	ldrh	r3, [r4, #0]
				bitCount = 0;
				cardTemp = 0;
				cardTempHigh = 0;

				if(lowNibble == (~highNibble & 0x0f))		// check if low nibble matches the "NOT" of high nibble.
 8001748:	f082 02f0 	eor.w	r2, r2, #240	; 0xf0
				wiegandType = bitCount;
 800174c:	803b      	strh	r3, [r7, #0]
				bitCount = 0;
 800174e:	2300      	movs	r3, #0
				uint8_t lowNibble = (cardTemp & 0x0f);
 8001750:	f001 010f 	and.w	r1, r1, #15
				if(lowNibble == (~highNibble & 0x0f))		// check if low nibble matches the "NOT" of high nibble.
 8001754:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001758:	4291      	cmp	r1, r2
				bitCount = 0;
 800175a:	8023      	strh	r3, [r4, #0]
				cardTemp = 0;
 800175c:	602b      	str	r3, [r5, #0]
				cardTempHigh = 0;
 800175e:	6033      	str	r3, [r6, #0]
				if(lowNibble == (~highNibble & 0x0f))		// check if low nibble matches the "NOT" of high nibble.
 8001760:	d107      	bne.n	8001772 <wig_available+0x9a>
				{
					code = (int16_t)translateEnterEscapeKeyPress(lowNibble);
 8001762:	4608      	mov	r0, r1
 8001764:	f7ff ffb0 	bl	80016c8 <translateEnterEscapeKeyPress>
 8001768:	4b20      	ldr	r3, [pc, #128]	; (80017ec <wig_available+0x114>)
 800176a:	6018      	str	r0, [r3, #0]
				wiegandType = bitCount;
				bitCount = 0;
				cardTemp = 0;
				cardTempHigh = 0;
				code = cardID;
				return 1;
 800176c:	2001      	movs	r0, #1
 800176e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					lastWiegand = time_wig;
 8001772:	f8ce 0000 	str.w	r0, [lr]
					bitCount = 0;
 8001776:	8023      	strh	r3, [r4, #0]
					cardTemp = 0;
 8001778:	602b      	str	r3, [r5, #0]
					cardTempHigh = 0;
 800177a:	6033      	str	r3, [r6, #0]
			return 0;
		}
	}
	else
	{
		return 0;
 800177c:	2000      	movs	r0, #0
	}
}
 800177e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			else if(4 == bitCount)
 8001782:	8823      	ldrh	r3, [r4, #0]
 8001784:	f8df 8064 	ldr.w	r8, [pc, #100]	; 80017ec <wig_available+0x114>
 8001788:	b21b      	sxth	r3, r3
 800178a:	2b04      	cmp	r3, #4
 800178c:	d10d      	bne.n	80017aa <wig_available+0xd2>
				code = (int16_t)translateEnterEscapeKeyPress(cardTemp & 0x0000000F);
 800178e:	6828      	ldr	r0, [r5, #0]
 8001790:	f000 000f 	and.w	r0, r0, #15
 8001794:	f7ff ff98 	bl	80016c8 <translateEnterEscapeKeyPress>
				wiegandType = bitCount;
 8001798:	8823      	ldrh	r3, [r4, #0]
				code = (int16_t)translateEnterEscapeKeyPress(cardTemp & 0x0000000F);
 800179a:	f8c8 0000 	str.w	r0, [r8]
				wiegandType = bitCount;
 800179e:	803b      	strh	r3, [r7, #0]
				bitCount = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	8023      	strh	r3, [r4, #0]
				cardTemp = 0;
 80017a4:	602b      	str	r3, [r5, #0]
				cardTempHigh = 0;
 80017a6:	6033      	str	r3, [r6, #0]
 80017a8:	e7e0      	b.n	800176c <wig_available+0x94>
				cardID = GetCardId(&cardTempHigh, &cardTemp, bitCount);
 80017aa:	8822      	ldrh	r2, [r4, #0]
 80017ac:	490c      	ldr	r1, [pc, #48]	; (80017e0 <wig_available+0x108>)
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	480c      	ldr	r0, [pc, #48]	; (80017e4 <wig_available+0x10c>)
 80017b2:	f7ff ff71 	bl	8001698 <GetCardId>
				wiegandType = bitCount;
 80017b6:	8823      	ldrh	r3, [r4, #0]
				code = cardID;
 80017b8:	f8c8 0000 	str.w	r0, [r8]
				wiegandType = bitCount;
 80017bc:	803b      	strh	r3, [r7, #0]
				bitCount = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	8023      	strh	r3, [r4, #0]
				cardTemp = 0;
 80017c2:	602b      	str	r3, [r5, #0]
				cardTempHigh = 0;
 80017c4:	6033      	str	r3, [r6, #0]
 80017c6:	e7d1      	b.n	800176c <wig_available+0x94>
			lastWiegand = time_wig;
 80017c8:	6010      	str	r0, [r2, #0]
			bitCount = 0;
 80017ca:	2000      	movs	r0, #0
 80017cc:	8018      	strh	r0, [r3, #0]
			cardTemp = 0;
 80017ce:	6028      	str	r0, [r5, #0]
			cardTempHigh = 0;
 80017d0:	6030      	str	r0, [r6, #0]
			return 0;
 80017d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80017d6:	bf00      	nop
 80017d8:	200000a8 	.word	0x200000a8
 80017dc:	20000098 	.word	0x20000098
 80017e0:	2000009c 	.word	0x2000009c
 80017e4:	200000a0 	.word	0x200000a0
 80017e8:	200000ac 	.word	0x200000ac
 80017ec:	200000a4 	.word	0x200000a4

080017f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80017f0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80017f2:	e003      	b.n	80017fc <LoopCopyDataInit>

080017f4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80017f4:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80017f6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80017f8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80017fa:	3104      	adds	r1, #4

080017fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80017fc:	480a      	ldr	r0, [pc, #40]	; (8001828 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001800:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001802:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001804:	d3f6      	bcc.n	80017f4 <CopyDataInit>
  ldr r2, =_sbss
 8001806:	4a0a      	ldr	r2, [pc, #40]	; (8001830 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001808:	e002      	b.n	8001810 <LoopFillZerobss>

0800180a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800180a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800180c:	f842 3b04 	str.w	r3, [r2], #4

08001810 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001810:	4b08      	ldr	r3, [pc, #32]	; (8001834 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001812:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001814:	d3f9      	bcc.n	800180a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001816:	f7ff fec1 	bl	800159c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800181a:	f000 f815 	bl	8001848 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800181e:	f7ff fcab 	bl	8001178 <main>
  bx lr
 8001822:	4770      	bx	lr
  ldr r3, =_sidata
 8001824:	08002264 	.word	0x08002264
  ldr r0, =_sdata
 8001828:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800182c:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8001830:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8001834:	20000140 	.word	0x20000140

08001838 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001838:	e7fe      	b.n	8001838 <ADC1_2_IRQHandler>
	...

0800183c <__errno>:
 800183c:	4b01      	ldr	r3, [pc, #4]	; (8001844 <__errno+0x8>)
 800183e:	6818      	ldr	r0, [r3, #0]
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20000010 	.word	0x20000010

08001848 <__libc_init_array>:
 8001848:	b570      	push	{r4, r5, r6, lr}
 800184a:	2500      	movs	r5, #0
 800184c:	4e0c      	ldr	r6, [pc, #48]	; (8001880 <__libc_init_array+0x38>)
 800184e:	4c0d      	ldr	r4, [pc, #52]	; (8001884 <__libc_init_array+0x3c>)
 8001850:	1ba4      	subs	r4, r4, r6
 8001852:	10a4      	asrs	r4, r4, #2
 8001854:	42a5      	cmp	r5, r4
 8001856:	d109      	bne.n	800186c <__libc_init_array+0x24>
 8001858:	f000 fc82 	bl	8002160 <_init>
 800185c:	2500      	movs	r5, #0
 800185e:	4e0a      	ldr	r6, [pc, #40]	; (8001888 <__libc_init_array+0x40>)
 8001860:	4c0a      	ldr	r4, [pc, #40]	; (800188c <__libc_init_array+0x44>)
 8001862:	1ba4      	subs	r4, r4, r6
 8001864:	10a4      	asrs	r4, r4, #2
 8001866:	42a5      	cmp	r5, r4
 8001868:	d105      	bne.n	8001876 <__libc_init_array+0x2e>
 800186a:	bd70      	pop	{r4, r5, r6, pc}
 800186c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001870:	4798      	blx	r3
 8001872:	3501      	adds	r5, #1
 8001874:	e7ee      	b.n	8001854 <__libc_init_array+0xc>
 8001876:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800187a:	4798      	blx	r3
 800187c:	3501      	adds	r5, #1
 800187e:	e7f2      	b.n	8001866 <__libc_init_array+0x1e>
 8001880:	0800225c 	.word	0x0800225c
 8001884:	0800225c 	.word	0x0800225c
 8001888:	0800225c 	.word	0x0800225c
 800188c:	08002260 	.word	0x08002260

08001890 <memset>:
 8001890:	4603      	mov	r3, r0
 8001892:	4402      	add	r2, r0
 8001894:	4293      	cmp	r3, r2
 8001896:	d100      	bne.n	800189a <memset+0xa>
 8001898:	4770      	bx	lr
 800189a:	f803 1b01 	strb.w	r1, [r3], #1
 800189e:	e7f9      	b.n	8001894 <memset+0x4>

080018a0 <sniprintf>:
 80018a0:	b40c      	push	{r2, r3}
 80018a2:	b530      	push	{r4, r5, lr}
 80018a4:	4b17      	ldr	r3, [pc, #92]	; (8001904 <sniprintf+0x64>)
 80018a6:	1e0c      	subs	r4, r1, #0
 80018a8:	b09d      	sub	sp, #116	; 0x74
 80018aa:	681d      	ldr	r5, [r3, #0]
 80018ac:	da08      	bge.n	80018c0 <sniprintf+0x20>
 80018ae:	238b      	movs	r3, #139	; 0x8b
 80018b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018b4:	602b      	str	r3, [r5, #0]
 80018b6:	b01d      	add	sp, #116	; 0x74
 80018b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80018bc:	b002      	add	sp, #8
 80018be:	4770      	bx	lr
 80018c0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80018c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80018c8:	bf0c      	ite	eq
 80018ca:	4623      	moveq	r3, r4
 80018cc:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80018d0:	9304      	str	r3, [sp, #16]
 80018d2:	9307      	str	r3, [sp, #28]
 80018d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d8:	9002      	str	r0, [sp, #8]
 80018da:	9006      	str	r0, [sp, #24]
 80018dc:	f8ad 3016 	strh.w	r3, [sp, #22]
 80018e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80018e2:	ab21      	add	r3, sp, #132	; 0x84
 80018e4:	a902      	add	r1, sp, #8
 80018e6:	4628      	mov	r0, r5
 80018e8:	9301      	str	r3, [sp, #4]
 80018ea:	f000 f88d 	bl	8001a08 <_svfiprintf_r>
 80018ee:	1c43      	adds	r3, r0, #1
 80018f0:	bfbc      	itt	lt
 80018f2:	238b      	movlt	r3, #139	; 0x8b
 80018f4:	602b      	strlt	r3, [r5, #0]
 80018f6:	2c00      	cmp	r4, #0
 80018f8:	d0dd      	beq.n	80018b6 <sniprintf+0x16>
 80018fa:	2200      	movs	r2, #0
 80018fc:	9b02      	ldr	r3, [sp, #8]
 80018fe:	701a      	strb	r2, [r3, #0]
 8001900:	e7d9      	b.n	80018b6 <sniprintf+0x16>
 8001902:	bf00      	nop
 8001904:	20000010 	.word	0x20000010

08001908 <siprintf>:
 8001908:	b40e      	push	{r1, r2, r3}
 800190a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800190e:	b500      	push	{lr}
 8001910:	b09c      	sub	sp, #112	; 0x70
 8001912:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001916:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800191a:	9104      	str	r1, [sp, #16]
 800191c:	9107      	str	r1, [sp, #28]
 800191e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001922:	ab1d      	add	r3, sp, #116	; 0x74
 8001924:	9002      	str	r0, [sp, #8]
 8001926:	9006      	str	r0, [sp, #24]
 8001928:	4808      	ldr	r0, [pc, #32]	; (800194c <siprintf+0x44>)
 800192a:	f853 2b04 	ldr.w	r2, [r3], #4
 800192e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001932:	6800      	ldr	r0, [r0, #0]
 8001934:	a902      	add	r1, sp, #8
 8001936:	9301      	str	r3, [sp, #4]
 8001938:	f000 f866 	bl	8001a08 <_svfiprintf_r>
 800193c:	2200      	movs	r2, #0
 800193e:	9b02      	ldr	r3, [sp, #8]
 8001940:	701a      	strb	r2, [r3, #0]
 8001942:	b01c      	add	sp, #112	; 0x70
 8001944:	f85d eb04 	ldr.w	lr, [sp], #4
 8001948:	b003      	add	sp, #12
 800194a:	4770      	bx	lr
 800194c:	20000010 	.word	0x20000010

08001950 <__ssputs_r>:
 8001950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001954:	688e      	ldr	r6, [r1, #8]
 8001956:	4682      	mov	sl, r0
 8001958:	429e      	cmp	r6, r3
 800195a:	460c      	mov	r4, r1
 800195c:	4691      	mov	r9, r2
 800195e:	4698      	mov	r8, r3
 8001960:	d835      	bhi.n	80019ce <__ssputs_r+0x7e>
 8001962:	898a      	ldrh	r2, [r1, #12]
 8001964:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001968:	d031      	beq.n	80019ce <__ssputs_r+0x7e>
 800196a:	2302      	movs	r3, #2
 800196c:	6825      	ldr	r5, [r4, #0]
 800196e:	6909      	ldr	r1, [r1, #16]
 8001970:	1a6f      	subs	r7, r5, r1
 8001972:	6965      	ldr	r5, [r4, #20]
 8001974:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001978:	fb95 f5f3 	sdiv	r5, r5, r3
 800197c:	f108 0301 	add.w	r3, r8, #1
 8001980:	443b      	add	r3, r7
 8001982:	429d      	cmp	r5, r3
 8001984:	bf38      	it	cc
 8001986:	461d      	movcc	r5, r3
 8001988:	0553      	lsls	r3, r2, #21
 800198a:	d531      	bpl.n	80019f0 <__ssputs_r+0xa0>
 800198c:	4629      	mov	r1, r5
 800198e:	f000 fb47 	bl	8002020 <_malloc_r>
 8001992:	4606      	mov	r6, r0
 8001994:	b950      	cbnz	r0, 80019ac <__ssputs_r+0x5c>
 8001996:	230c      	movs	r3, #12
 8001998:	f8ca 3000 	str.w	r3, [sl]
 800199c:	89a3      	ldrh	r3, [r4, #12]
 800199e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019a6:	81a3      	strh	r3, [r4, #12]
 80019a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019ac:	463a      	mov	r2, r7
 80019ae:	6921      	ldr	r1, [r4, #16]
 80019b0:	f000 fac4 	bl	8001f3c <memcpy>
 80019b4:	89a3      	ldrh	r3, [r4, #12]
 80019b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80019ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019be:	81a3      	strh	r3, [r4, #12]
 80019c0:	6126      	str	r6, [r4, #16]
 80019c2:	443e      	add	r6, r7
 80019c4:	6026      	str	r6, [r4, #0]
 80019c6:	4646      	mov	r6, r8
 80019c8:	6165      	str	r5, [r4, #20]
 80019ca:	1bed      	subs	r5, r5, r7
 80019cc:	60a5      	str	r5, [r4, #8]
 80019ce:	4546      	cmp	r6, r8
 80019d0:	bf28      	it	cs
 80019d2:	4646      	movcs	r6, r8
 80019d4:	4649      	mov	r1, r9
 80019d6:	4632      	mov	r2, r6
 80019d8:	6820      	ldr	r0, [r4, #0]
 80019da:	f000 faba 	bl	8001f52 <memmove>
 80019de:	68a3      	ldr	r3, [r4, #8]
 80019e0:	2000      	movs	r0, #0
 80019e2:	1b9b      	subs	r3, r3, r6
 80019e4:	60a3      	str	r3, [r4, #8]
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	441e      	add	r6, r3
 80019ea:	6026      	str	r6, [r4, #0]
 80019ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019f0:	462a      	mov	r2, r5
 80019f2:	f000 fb73 	bl	80020dc <_realloc_r>
 80019f6:	4606      	mov	r6, r0
 80019f8:	2800      	cmp	r0, #0
 80019fa:	d1e1      	bne.n	80019c0 <__ssputs_r+0x70>
 80019fc:	6921      	ldr	r1, [r4, #16]
 80019fe:	4650      	mov	r0, sl
 8001a00:	f000 fac2 	bl	8001f88 <_free_r>
 8001a04:	e7c7      	b.n	8001996 <__ssputs_r+0x46>
	...

08001a08 <_svfiprintf_r>:
 8001a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a0c:	b09d      	sub	sp, #116	; 0x74
 8001a0e:	9303      	str	r3, [sp, #12]
 8001a10:	898b      	ldrh	r3, [r1, #12]
 8001a12:	4680      	mov	r8, r0
 8001a14:	061c      	lsls	r4, r3, #24
 8001a16:	460d      	mov	r5, r1
 8001a18:	4616      	mov	r6, r2
 8001a1a:	d50f      	bpl.n	8001a3c <_svfiprintf_r+0x34>
 8001a1c:	690b      	ldr	r3, [r1, #16]
 8001a1e:	b96b      	cbnz	r3, 8001a3c <_svfiprintf_r+0x34>
 8001a20:	2140      	movs	r1, #64	; 0x40
 8001a22:	f000 fafd 	bl	8002020 <_malloc_r>
 8001a26:	6028      	str	r0, [r5, #0]
 8001a28:	6128      	str	r0, [r5, #16]
 8001a2a:	b928      	cbnz	r0, 8001a38 <_svfiprintf_r+0x30>
 8001a2c:	230c      	movs	r3, #12
 8001a2e:	f8c8 3000 	str.w	r3, [r8]
 8001a32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a36:	e0c4      	b.n	8001bc2 <_svfiprintf_r+0x1ba>
 8001a38:	2340      	movs	r3, #64	; 0x40
 8001a3a:	616b      	str	r3, [r5, #20]
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8001a40:	2320      	movs	r3, #32
 8001a42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001a46:	2330      	movs	r3, #48	; 0x30
 8001a48:	f04f 0b01 	mov.w	fp, #1
 8001a4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001a50:	4637      	mov	r7, r6
 8001a52:	463c      	mov	r4, r7
 8001a54:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d13c      	bne.n	8001ad6 <_svfiprintf_r+0xce>
 8001a5c:	ebb7 0a06 	subs.w	sl, r7, r6
 8001a60:	d00b      	beq.n	8001a7a <_svfiprintf_r+0x72>
 8001a62:	4653      	mov	r3, sl
 8001a64:	4632      	mov	r2, r6
 8001a66:	4629      	mov	r1, r5
 8001a68:	4640      	mov	r0, r8
 8001a6a:	f7ff ff71 	bl	8001950 <__ssputs_r>
 8001a6e:	3001      	adds	r0, #1
 8001a70:	f000 80a2 	beq.w	8001bb8 <_svfiprintf_r+0x1b0>
 8001a74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001a76:	4453      	add	r3, sl
 8001a78:	9309      	str	r3, [sp, #36]	; 0x24
 8001a7a:	783b      	ldrb	r3, [r7, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f000 809b 	beq.w	8001bb8 <_svfiprintf_r+0x1b0>
 8001a82:	2300      	movs	r3, #0
 8001a84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a88:	9304      	str	r3, [sp, #16]
 8001a8a:	9307      	str	r3, [sp, #28]
 8001a8c:	9205      	str	r2, [sp, #20]
 8001a8e:	9306      	str	r3, [sp, #24]
 8001a90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001a94:	931a      	str	r3, [sp, #104]	; 0x68
 8001a96:	2205      	movs	r2, #5
 8001a98:	7821      	ldrb	r1, [r4, #0]
 8001a9a:	4850      	ldr	r0, [pc, #320]	; (8001bdc <_svfiprintf_r+0x1d4>)
 8001a9c:	f000 fa40 	bl	8001f20 <memchr>
 8001aa0:	1c67      	adds	r7, r4, #1
 8001aa2:	9b04      	ldr	r3, [sp, #16]
 8001aa4:	b9d8      	cbnz	r0, 8001ade <_svfiprintf_r+0xd6>
 8001aa6:	06d9      	lsls	r1, r3, #27
 8001aa8:	bf44      	itt	mi
 8001aaa:	2220      	movmi	r2, #32
 8001aac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001ab0:	071a      	lsls	r2, r3, #28
 8001ab2:	bf44      	itt	mi
 8001ab4:	222b      	movmi	r2, #43	; 0x2b
 8001ab6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001aba:	7822      	ldrb	r2, [r4, #0]
 8001abc:	2a2a      	cmp	r2, #42	; 0x2a
 8001abe:	d016      	beq.n	8001aee <_svfiprintf_r+0xe6>
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	200a      	movs	r0, #10
 8001ac4:	9a07      	ldr	r2, [sp, #28]
 8001ac6:	4627      	mov	r7, r4
 8001ac8:	783b      	ldrb	r3, [r7, #0]
 8001aca:	3401      	adds	r4, #1
 8001acc:	3b30      	subs	r3, #48	; 0x30
 8001ace:	2b09      	cmp	r3, #9
 8001ad0:	d950      	bls.n	8001b74 <_svfiprintf_r+0x16c>
 8001ad2:	b1c9      	cbz	r1, 8001b08 <_svfiprintf_r+0x100>
 8001ad4:	e011      	b.n	8001afa <_svfiprintf_r+0xf2>
 8001ad6:	2b25      	cmp	r3, #37	; 0x25
 8001ad8:	d0c0      	beq.n	8001a5c <_svfiprintf_r+0x54>
 8001ada:	4627      	mov	r7, r4
 8001adc:	e7b9      	b.n	8001a52 <_svfiprintf_r+0x4a>
 8001ade:	4a3f      	ldr	r2, [pc, #252]	; (8001bdc <_svfiprintf_r+0x1d4>)
 8001ae0:	463c      	mov	r4, r7
 8001ae2:	1a80      	subs	r0, r0, r2
 8001ae4:	fa0b f000 	lsl.w	r0, fp, r0
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	9004      	str	r0, [sp, #16]
 8001aec:	e7d3      	b.n	8001a96 <_svfiprintf_r+0x8e>
 8001aee:	9a03      	ldr	r2, [sp, #12]
 8001af0:	1d11      	adds	r1, r2, #4
 8001af2:	6812      	ldr	r2, [r2, #0]
 8001af4:	9103      	str	r1, [sp, #12]
 8001af6:	2a00      	cmp	r2, #0
 8001af8:	db01      	blt.n	8001afe <_svfiprintf_r+0xf6>
 8001afa:	9207      	str	r2, [sp, #28]
 8001afc:	e004      	b.n	8001b08 <_svfiprintf_r+0x100>
 8001afe:	4252      	negs	r2, r2
 8001b00:	f043 0302 	orr.w	r3, r3, #2
 8001b04:	9207      	str	r2, [sp, #28]
 8001b06:	9304      	str	r3, [sp, #16]
 8001b08:	783b      	ldrb	r3, [r7, #0]
 8001b0a:	2b2e      	cmp	r3, #46	; 0x2e
 8001b0c:	d10d      	bne.n	8001b2a <_svfiprintf_r+0x122>
 8001b0e:	787b      	ldrb	r3, [r7, #1]
 8001b10:	1c79      	adds	r1, r7, #1
 8001b12:	2b2a      	cmp	r3, #42	; 0x2a
 8001b14:	d132      	bne.n	8001b7c <_svfiprintf_r+0x174>
 8001b16:	9b03      	ldr	r3, [sp, #12]
 8001b18:	3702      	adds	r7, #2
 8001b1a:	1d1a      	adds	r2, r3, #4
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	9203      	str	r2, [sp, #12]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	bfb8      	it	lt
 8001b24:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001b28:	9305      	str	r3, [sp, #20]
 8001b2a:	4c2d      	ldr	r4, [pc, #180]	; (8001be0 <_svfiprintf_r+0x1d8>)
 8001b2c:	2203      	movs	r2, #3
 8001b2e:	7839      	ldrb	r1, [r7, #0]
 8001b30:	4620      	mov	r0, r4
 8001b32:	f000 f9f5 	bl	8001f20 <memchr>
 8001b36:	b138      	cbz	r0, 8001b48 <_svfiprintf_r+0x140>
 8001b38:	2340      	movs	r3, #64	; 0x40
 8001b3a:	1b00      	subs	r0, r0, r4
 8001b3c:	fa03 f000 	lsl.w	r0, r3, r0
 8001b40:	9b04      	ldr	r3, [sp, #16]
 8001b42:	3701      	adds	r7, #1
 8001b44:	4303      	orrs	r3, r0
 8001b46:	9304      	str	r3, [sp, #16]
 8001b48:	7839      	ldrb	r1, [r7, #0]
 8001b4a:	2206      	movs	r2, #6
 8001b4c:	4825      	ldr	r0, [pc, #148]	; (8001be4 <_svfiprintf_r+0x1dc>)
 8001b4e:	1c7e      	adds	r6, r7, #1
 8001b50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001b54:	f000 f9e4 	bl	8001f20 <memchr>
 8001b58:	2800      	cmp	r0, #0
 8001b5a:	d035      	beq.n	8001bc8 <_svfiprintf_r+0x1c0>
 8001b5c:	4b22      	ldr	r3, [pc, #136]	; (8001be8 <_svfiprintf_r+0x1e0>)
 8001b5e:	b9fb      	cbnz	r3, 8001ba0 <_svfiprintf_r+0x198>
 8001b60:	9b03      	ldr	r3, [sp, #12]
 8001b62:	3307      	adds	r3, #7
 8001b64:	f023 0307 	bic.w	r3, r3, #7
 8001b68:	3308      	adds	r3, #8
 8001b6a:	9303      	str	r3, [sp, #12]
 8001b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001b6e:	444b      	add	r3, r9
 8001b70:	9309      	str	r3, [sp, #36]	; 0x24
 8001b72:	e76d      	b.n	8001a50 <_svfiprintf_r+0x48>
 8001b74:	fb00 3202 	mla	r2, r0, r2, r3
 8001b78:	2101      	movs	r1, #1
 8001b7a:	e7a4      	b.n	8001ac6 <_svfiprintf_r+0xbe>
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	240a      	movs	r4, #10
 8001b80:	4618      	mov	r0, r3
 8001b82:	9305      	str	r3, [sp, #20]
 8001b84:	460f      	mov	r7, r1
 8001b86:	783a      	ldrb	r2, [r7, #0]
 8001b88:	3101      	adds	r1, #1
 8001b8a:	3a30      	subs	r2, #48	; 0x30
 8001b8c:	2a09      	cmp	r2, #9
 8001b8e:	d903      	bls.n	8001b98 <_svfiprintf_r+0x190>
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0ca      	beq.n	8001b2a <_svfiprintf_r+0x122>
 8001b94:	9005      	str	r0, [sp, #20]
 8001b96:	e7c8      	b.n	8001b2a <_svfiprintf_r+0x122>
 8001b98:	fb04 2000 	mla	r0, r4, r0, r2
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e7f1      	b.n	8001b84 <_svfiprintf_r+0x17c>
 8001ba0:	ab03      	add	r3, sp, #12
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	462a      	mov	r2, r5
 8001ba6:	4b11      	ldr	r3, [pc, #68]	; (8001bec <_svfiprintf_r+0x1e4>)
 8001ba8:	a904      	add	r1, sp, #16
 8001baa:	4640      	mov	r0, r8
 8001bac:	f3af 8000 	nop.w
 8001bb0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8001bb4:	4681      	mov	r9, r0
 8001bb6:	d1d9      	bne.n	8001b6c <_svfiprintf_r+0x164>
 8001bb8:	89ab      	ldrh	r3, [r5, #12]
 8001bba:	065b      	lsls	r3, r3, #25
 8001bbc:	f53f af39 	bmi.w	8001a32 <_svfiprintf_r+0x2a>
 8001bc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001bc2:	b01d      	add	sp, #116	; 0x74
 8001bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bc8:	ab03      	add	r3, sp, #12
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	462a      	mov	r2, r5
 8001bce:	4b07      	ldr	r3, [pc, #28]	; (8001bec <_svfiprintf_r+0x1e4>)
 8001bd0:	a904      	add	r1, sp, #16
 8001bd2:	4640      	mov	r0, r8
 8001bd4:	f000 f884 	bl	8001ce0 <_printf_i>
 8001bd8:	e7ea      	b.n	8001bb0 <_svfiprintf_r+0x1a8>
 8001bda:	bf00      	nop
 8001bdc:	08002228 	.word	0x08002228
 8001be0:	0800222e 	.word	0x0800222e
 8001be4:	08002232 	.word	0x08002232
 8001be8:	00000000 	.word	0x00000000
 8001bec:	08001951 	.word	0x08001951

08001bf0 <_printf_common>:
 8001bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001bf4:	4691      	mov	r9, r2
 8001bf6:	461f      	mov	r7, r3
 8001bf8:	688a      	ldr	r2, [r1, #8]
 8001bfa:	690b      	ldr	r3, [r1, #16]
 8001bfc:	4606      	mov	r6, r0
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	bfb8      	it	lt
 8001c02:	4613      	movlt	r3, r2
 8001c04:	f8c9 3000 	str.w	r3, [r9]
 8001c08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001c0c:	460c      	mov	r4, r1
 8001c0e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001c12:	b112      	cbz	r2, 8001c1a <_printf_common+0x2a>
 8001c14:	3301      	adds	r3, #1
 8001c16:	f8c9 3000 	str.w	r3, [r9]
 8001c1a:	6823      	ldr	r3, [r4, #0]
 8001c1c:	0699      	lsls	r1, r3, #26
 8001c1e:	bf42      	ittt	mi
 8001c20:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001c24:	3302      	addmi	r3, #2
 8001c26:	f8c9 3000 	strmi.w	r3, [r9]
 8001c2a:	6825      	ldr	r5, [r4, #0]
 8001c2c:	f015 0506 	ands.w	r5, r5, #6
 8001c30:	d107      	bne.n	8001c42 <_printf_common+0x52>
 8001c32:	f104 0a19 	add.w	sl, r4, #25
 8001c36:	68e3      	ldr	r3, [r4, #12]
 8001c38:	f8d9 2000 	ldr.w	r2, [r9]
 8001c3c:	1a9b      	subs	r3, r3, r2
 8001c3e:	429d      	cmp	r5, r3
 8001c40:	db2a      	blt.n	8001c98 <_printf_common+0xa8>
 8001c42:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001c46:	6822      	ldr	r2, [r4, #0]
 8001c48:	3300      	adds	r3, #0
 8001c4a:	bf18      	it	ne
 8001c4c:	2301      	movne	r3, #1
 8001c4e:	0692      	lsls	r2, r2, #26
 8001c50:	d42f      	bmi.n	8001cb2 <_printf_common+0xc2>
 8001c52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001c56:	4639      	mov	r1, r7
 8001c58:	4630      	mov	r0, r6
 8001c5a:	47c0      	blx	r8
 8001c5c:	3001      	adds	r0, #1
 8001c5e:	d022      	beq.n	8001ca6 <_printf_common+0xb6>
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	68e5      	ldr	r5, [r4, #12]
 8001c64:	f003 0306 	and.w	r3, r3, #6
 8001c68:	2b04      	cmp	r3, #4
 8001c6a:	bf18      	it	ne
 8001c6c:	2500      	movne	r5, #0
 8001c6e:	f8d9 2000 	ldr.w	r2, [r9]
 8001c72:	f04f 0900 	mov.w	r9, #0
 8001c76:	bf08      	it	eq
 8001c78:	1aad      	subeq	r5, r5, r2
 8001c7a:	68a3      	ldr	r3, [r4, #8]
 8001c7c:	6922      	ldr	r2, [r4, #16]
 8001c7e:	bf08      	it	eq
 8001c80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001c84:	4293      	cmp	r3, r2
 8001c86:	bfc4      	itt	gt
 8001c88:	1a9b      	subgt	r3, r3, r2
 8001c8a:	18ed      	addgt	r5, r5, r3
 8001c8c:	341a      	adds	r4, #26
 8001c8e:	454d      	cmp	r5, r9
 8001c90:	d11b      	bne.n	8001cca <_printf_common+0xda>
 8001c92:	2000      	movs	r0, #0
 8001c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c98:	2301      	movs	r3, #1
 8001c9a:	4652      	mov	r2, sl
 8001c9c:	4639      	mov	r1, r7
 8001c9e:	4630      	mov	r0, r6
 8001ca0:	47c0      	blx	r8
 8001ca2:	3001      	adds	r0, #1
 8001ca4:	d103      	bne.n	8001cae <_printf_common+0xbe>
 8001ca6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cae:	3501      	adds	r5, #1
 8001cb0:	e7c1      	b.n	8001c36 <_printf_common+0x46>
 8001cb2:	2030      	movs	r0, #48	; 0x30
 8001cb4:	18e1      	adds	r1, r4, r3
 8001cb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001cc0:	4422      	add	r2, r4
 8001cc2:	3302      	adds	r3, #2
 8001cc4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001cc8:	e7c3      	b.n	8001c52 <_printf_common+0x62>
 8001cca:	2301      	movs	r3, #1
 8001ccc:	4622      	mov	r2, r4
 8001cce:	4639      	mov	r1, r7
 8001cd0:	4630      	mov	r0, r6
 8001cd2:	47c0      	blx	r8
 8001cd4:	3001      	adds	r0, #1
 8001cd6:	d0e6      	beq.n	8001ca6 <_printf_common+0xb6>
 8001cd8:	f109 0901 	add.w	r9, r9, #1
 8001cdc:	e7d7      	b.n	8001c8e <_printf_common+0x9e>
	...

08001ce0 <_printf_i>:
 8001ce0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ce4:	4617      	mov	r7, r2
 8001ce6:	7e0a      	ldrb	r2, [r1, #24]
 8001ce8:	b085      	sub	sp, #20
 8001cea:	2a6e      	cmp	r2, #110	; 0x6e
 8001cec:	4698      	mov	r8, r3
 8001cee:	4606      	mov	r6, r0
 8001cf0:	460c      	mov	r4, r1
 8001cf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001cf4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8001cf8:	f000 80bc 	beq.w	8001e74 <_printf_i+0x194>
 8001cfc:	d81a      	bhi.n	8001d34 <_printf_i+0x54>
 8001cfe:	2a63      	cmp	r2, #99	; 0x63
 8001d00:	d02e      	beq.n	8001d60 <_printf_i+0x80>
 8001d02:	d80a      	bhi.n	8001d1a <_printf_i+0x3a>
 8001d04:	2a00      	cmp	r2, #0
 8001d06:	f000 80c8 	beq.w	8001e9a <_printf_i+0x1ba>
 8001d0a:	2a58      	cmp	r2, #88	; 0x58
 8001d0c:	f000 808a 	beq.w	8001e24 <_printf_i+0x144>
 8001d10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001d14:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001d18:	e02a      	b.n	8001d70 <_printf_i+0x90>
 8001d1a:	2a64      	cmp	r2, #100	; 0x64
 8001d1c:	d001      	beq.n	8001d22 <_printf_i+0x42>
 8001d1e:	2a69      	cmp	r2, #105	; 0x69
 8001d20:	d1f6      	bne.n	8001d10 <_printf_i+0x30>
 8001d22:	6821      	ldr	r1, [r4, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001d2a:	d023      	beq.n	8001d74 <_printf_i+0x94>
 8001d2c:	1d11      	adds	r1, r2, #4
 8001d2e:	6019      	str	r1, [r3, #0]
 8001d30:	6813      	ldr	r3, [r2, #0]
 8001d32:	e027      	b.n	8001d84 <_printf_i+0xa4>
 8001d34:	2a73      	cmp	r2, #115	; 0x73
 8001d36:	f000 80b4 	beq.w	8001ea2 <_printf_i+0x1c2>
 8001d3a:	d808      	bhi.n	8001d4e <_printf_i+0x6e>
 8001d3c:	2a6f      	cmp	r2, #111	; 0x6f
 8001d3e:	d02a      	beq.n	8001d96 <_printf_i+0xb6>
 8001d40:	2a70      	cmp	r2, #112	; 0x70
 8001d42:	d1e5      	bne.n	8001d10 <_printf_i+0x30>
 8001d44:	680a      	ldr	r2, [r1, #0]
 8001d46:	f042 0220 	orr.w	r2, r2, #32
 8001d4a:	600a      	str	r2, [r1, #0]
 8001d4c:	e003      	b.n	8001d56 <_printf_i+0x76>
 8001d4e:	2a75      	cmp	r2, #117	; 0x75
 8001d50:	d021      	beq.n	8001d96 <_printf_i+0xb6>
 8001d52:	2a78      	cmp	r2, #120	; 0x78
 8001d54:	d1dc      	bne.n	8001d10 <_printf_i+0x30>
 8001d56:	2278      	movs	r2, #120	; 0x78
 8001d58:	496f      	ldr	r1, [pc, #444]	; (8001f18 <_printf_i+0x238>)
 8001d5a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001d5e:	e064      	b.n	8001e2a <_printf_i+0x14a>
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8001d66:	1d11      	adds	r1, r2, #4
 8001d68:	6019      	str	r1, [r3, #0]
 8001d6a:	6813      	ldr	r3, [r2, #0]
 8001d6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001d70:	2301      	movs	r3, #1
 8001d72:	e0a3      	b.n	8001ebc <_printf_i+0x1dc>
 8001d74:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001d78:	f102 0104 	add.w	r1, r2, #4
 8001d7c:	6019      	str	r1, [r3, #0]
 8001d7e:	d0d7      	beq.n	8001d30 <_printf_i+0x50>
 8001d80:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	da03      	bge.n	8001d90 <_printf_i+0xb0>
 8001d88:	222d      	movs	r2, #45	; 0x2d
 8001d8a:	425b      	negs	r3, r3
 8001d8c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001d90:	4962      	ldr	r1, [pc, #392]	; (8001f1c <_printf_i+0x23c>)
 8001d92:	220a      	movs	r2, #10
 8001d94:	e017      	b.n	8001dc6 <_printf_i+0xe6>
 8001d96:	6820      	ldr	r0, [r4, #0]
 8001d98:	6819      	ldr	r1, [r3, #0]
 8001d9a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001d9e:	d003      	beq.n	8001da8 <_printf_i+0xc8>
 8001da0:	1d08      	adds	r0, r1, #4
 8001da2:	6018      	str	r0, [r3, #0]
 8001da4:	680b      	ldr	r3, [r1, #0]
 8001da6:	e006      	b.n	8001db6 <_printf_i+0xd6>
 8001da8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001dac:	f101 0004 	add.w	r0, r1, #4
 8001db0:	6018      	str	r0, [r3, #0]
 8001db2:	d0f7      	beq.n	8001da4 <_printf_i+0xc4>
 8001db4:	880b      	ldrh	r3, [r1, #0]
 8001db6:	2a6f      	cmp	r2, #111	; 0x6f
 8001db8:	bf14      	ite	ne
 8001dba:	220a      	movne	r2, #10
 8001dbc:	2208      	moveq	r2, #8
 8001dbe:	4957      	ldr	r1, [pc, #348]	; (8001f1c <_printf_i+0x23c>)
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8001dc6:	6865      	ldr	r5, [r4, #4]
 8001dc8:	2d00      	cmp	r5, #0
 8001dca:	60a5      	str	r5, [r4, #8]
 8001dcc:	f2c0 809c 	blt.w	8001f08 <_printf_i+0x228>
 8001dd0:	6820      	ldr	r0, [r4, #0]
 8001dd2:	f020 0004 	bic.w	r0, r0, #4
 8001dd6:	6020      	str	r0, [r4, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d13f      	bne.n	8001e5c <_printf_i+0x17c>
 8001ddc:	2d00      	cmp	r5, #0
 8001dde:	f040 8095 	bne.w	8001f0c <_printf_i+0x22c>
 8001de2:	4675      	mov	r5, lr
 8001de4:	2a08      	cmp	r2, #8
 8001de6:	d10b      	bne.n	8001e00 <_printf_i+0x120>
 8001de8:	6823      	ldr	r3, [r4, #0]
 8001dea:	07da      	lsls	r2, r3, #31
 8001dec:	d508      	bpl.n	8001e00 <_printf_i+0x120>
 8001dee:	6923      	ldr	r3, [r4, #16]
 8001df0:	6862      	ldr	r2, [r4, #4]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	bfde      	ittt	le
 8001df6:	2330      	movle	r3, #48	; 0x30
 8001df8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001dfc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8001e00:	ebae 0305 	sub.w	r3, lr, r5
 8001e04:	6123      	str	r3, [r4, #16]
 8001e06:	f8cd 8000 	str.w	r8, [sp]
 8001e0a:	463b      	mov	r3, r7
 8001e0c:	aa03      	add	r2, sp, #12
 8001e0e:	4621      	mov	r1, r4
 8001e10:	4630      	mov	r0, r6
 8001e12:	f7ff feed 	bl	8001bf0 <_printf_common>
 8001e16:	3001      	adds	r0, #1
 8001e18:	d155      	bne.n	8001ec6 <_printf_i+0x1e6>
 8001e1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e1e:	b005      	add	sp, #20
 8001e20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e24:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8001e28:	493c      	ldr	r1, [pc, #240]	; (8001f1c <_printf_i+0x23c>)
 8001e2a:	6822      	ldr	r2, [r4, #0]
 8001e2c:	6818      	ldr	r0, [r3, #0]
 8001e2e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001e32:	f100 0504 	add.w	r5, r0, #4
 8001e36:	601d      	str	r5, [r3, #0]
 8001e38:	d001      	beq.n	8001e3e <_printf_i+0x15e>
 8001e3a:	6803      	ldr	r3, [r0, #0]
 8001e3c:	e002      	b.n	8001e44 <_printf_i+0x164>
 8001e3e:	0655      	lsls	r5, r2, #25
 8001e40:	d5fb      	bpl.n	8001e3a <_printf_i+0x15a>
 8001e42:	8803      	ldrh	r3, [r0, #0]
 8001e44:	07d0      	lsls	r0, r2, #31
 8001e46:	bf44      	itt	mi
 8001e48:	f042 0220 	orrmi.w	r2, r2, #32
 8001e4c:	6022      	strmi	r2, [r4, #0]
 8001e4e:	b91b      	cbnz	r3, 8001e58 <_printf_i+0x178>
 8001e50:	6822      	ldr	r2, [r4, #0]
 8001e52:	f022 0220 	bic.w	r2, r2, #32
 8001e56:	6022      	str	r2, [r4, #0]
 8001e58:	2210      	movs	r2, #16
 8001e5a:	e7b1      	b.n	8001dc0 <_printf_i+0xe0>
 8001e5c:	4675      	mov	r5, lr
 8001e5e:	fbb3 f0f2 	udiv	r0, r3, r2
 8001e62:	fb02 3310 	mls	r3, r2, r0, r3
 8001e66:	5ccb      	ldrb	r3, [r1, r3]
 8001e68:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2800      	cmp	r0, #0
 8001e70:	d1f5      	bne.n	8001e5e <_printf_i+0x17e>
 8001e72:	e7b7      	b.n	8001de4 <_printf_i+0x104>
 8001e74:	6808      	ldr	r0, [r1, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001e7c:	6949      	ldr	r1, [r1, #20]
 8001e7e:	d004      	beq.n	8001e8a <_printf_i+0x1aa>
 8001e80:	1d10      	adds	r0, r2, #4
 8001e82:	6018      	str	r0, [r3, #0]
 8001e84:	6813      	ldr	r3, [r2, #0]
 8001e86:	6019      	str	r1, [r3, #0]
 8001e88:	e007      	b.n	8001e9a <_printf_i+0x1ba>
 8001e8a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001e8e:	f102 0004 	add.w	r0, r2, #4
 8001e92:	6018      	str	r0, [r3, #0]
 8001e94:	6813      	ldr	r3, [r2, #0]
 8001e96:	d0f6      	beq.n	8001e86 <_printf_i+0x1a6>
 8001e98:	8019      	strh	r1, [r3, #0]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	4675      	mov	r5, lr
 8001e9e:	6123      	str	r3, [r4, #16]
 8001ea0:	e7b1      	b.n	8001e06 <_printf_i+0x126>
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	1d11      	adds	r1, r2, #4
 8001ea6:	6019      	str	r1, [r3, #0]
 8001ea8:	6815      	ldr	r5, [r2, #0]
 8001eaa:	2100      	movs	r1, #0
 8001eac:	6862      	ldr	r2, [r4, #4]
 8001eae:	4628      	mov	r0, r5
 8001eb0:	f000 f836 	bl	8001f20 <memchr>
 8001eb4:	b108      	cbz	r0, 8001eba <_printf_i+0x1da>
 8001eb6:	1b40      	subs	r0, r0, r5
 8001eb8:	6060      	str	r0, [r4, #4]
 8001eba:	6863      	ldr	r3, [r4, #4]
 8001ebc:	6123      	str	r3, [r4, #16]
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001ec4:	e79f      	b.n	8001e06 <_printf_i+0x126>
 8001ec6:	6923      	ldr	r3, [r4, #16]
 8001ec8:	462a      	mov	r2, r5
 8001eca:	4639      	mov	r1, r7
 8001ecc:	4630      	mov	r0, r6
 8001ece:	47c0      	blx	r8
 8001ed0:	3001      	adds	r0, #1
 8001ed2:	d0a2      	beq.n	8001e1a <_printf_i+0x13a>
 8001ed4:	6823      	ldr	r3, [r4, #0]
 8001ed6:	079b      	lsls	r3, r3, #30
 8001ed8:	d507      	bpl.n	8001eea <_printf_i+0x20a>
 8001eda:	2500      	movs	r5, #0
 8001edc:	f104 0919 	add.w	r9, r4, #25
 8001ee0:	68e3      	ldr	r3, [r4, #12]
 8001ee2:	9a03      	ldr	r2, [sp, #12]
 8001ee4:	1a9b      	subs	r3, r3, r2
 8001ee6:	429d      	cmp	r5, r3
 8001ee8:	db05      	blt.n	8001ef6 <_printf_i+0x216>
 8001eea:	68e0      	ldr	r0, [r4, #12]
 8001eec:	9b03      	ldr	r3, [sp, #12]
 8001eee:	4298      	cmp	r0, r3
 8001ef0:	bfb8      	it	lt
 8001ef2:	4618      	movlt	r0, r3
 8001ef4:	e793      	b.n	8001e1e <_printf_i+0x13e>
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	464a      	mov	r2, r9
 8001efa:	4639      	mov	r1, r7
 8001efc:	4630      	mov	r0, r6
 8001efe:	47c0      	blx	r8
 8001f00:	3001      	adds	r0, #1
 8001f02:	d08a      	beq.n	8001e1a <_printf_i+0x13a>
 8001f04:	3501      	adds	r5, #1
 8001f06:	e7eb      	b.n	8001ee0 <_printf_i+0x200>
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1a7      	bne.n	8001e5c <_printf_i+0x17c>
 8001f0c:	780b      	ldrb	r3, [r1, #0]
 8001f0e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f12:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001f16:	e765      	b.n	8001de4 <_printf_i+0x104>
 8001f18:	0800224a 	.word	0x0800224a
 8001f1c:	08002239 	.word	0x08002239

08001f20 <memchr>:
 8001f20:	b510      	push	{r4, lr}
 8001f22:	b2c9      	uxtb	r1, r1
 8001f24:	4402      	add	r2, r0
 8001f26:	4290      	cmp	r0, r2
 8001f28:	4603      	mov	r3, r0
 8001f2a:	d101      	bne.n	8001f30 <memchr+0x10>
 8001f2c:	2000      	movs	r0, #0
 8001f2e:	bd10      	pop	{r4, pc}
 8001f30:	781c      	ldrb	r4, [r3, #0]
 8001f32:	3001      	adds	r0, #1
 8001f34:	428c      	cmp	r4, r1
 8001f36:	d1f6      	bne.n	8001f26 <memchr+0x6>
 8001f38:	4618      	mov	r0, r3
 8001f3a:	bd10      	pop	{r4, pc}

08001f3c <memcpy>:
 8001f3c:	b510      	push	{r4, lr}
 8001f3e:	1e43      	subs	r3, r0, #1
 8001f40:	440a      	add	r2, r1
 8001f42:	4291      	cmp	r1, r2
 8001f44:	d100      	bne.n	8001f48 <memcpy+0xc>
 8001f46:	bd10      	pop	{r4, pc}
 8001f48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001f4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001f50:	e7f7      	b.n	8001f42 <memcpy+0x6>

08001f52 <memmove>:
 8001f52:	4288      	cmp	r0, r1
 8001f54:	b510      	push	{r4, lr}
 8001f56:	eb01 0302 	add.w	r3, r1, r2
 8001f5a:	d803      	bhi.n	8001f64 <memmove+0x12>
 8001f5c:	1e42      	subs	r2, r0, #1
 8001f5e:	4299      	cmp	r1, r3
 8001f60:	d10c      	bne.n	8001f7c <memmove+0x2a>
 8001f62:	bd10      	pop	{r4, pc}
 8001f64:	4298      	cmp	r0, r3
 8001f66:	d2f9      	bcs.n	8001f5c <memmove+0xa>
 8001f68:	1881      	adds	r1, r0, r2
 8001f6a:	1ad2      	subs	r2, r2, r3
 8001f6c:	42d3      	cmn	r3, r2
 8001f6e:	d100      	bne.n	8001f72 <memmove+0x20>
 8001f70:	bd10      	pop	{r4, pc}
 8001f72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001f76:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001f7a:	e7f7      	b.n	8001f6c <memmove+0x1a>
 8001f7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001f80:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001f84:	e7eb      	b.n	8001f5e <memmove+0xc>
	...

08001f88 <_free_r>:
 8001f88:	b538      	push	{r3, r4, r5, lr}
 8001f8a:	4605      	mov	r5, r0
 8001f8c:	2900      	cmp	r1, #0
 8001f8e:	d043      	beq.n	8002018 <_free_r+0x90>
 8001f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f94:	1f0c      	subs	r4, r1, #4
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	bfb8      	it	lt
 8001f9a:	18e4      	addlt	r4, r4, r3
 8001f9c:	f000 f8d4 	bl	8002148 <__malloc_lock>
 8001fa0:	4a1e      	ldr	r2, [pc, #120]	; (800201c <_free_r+0x94>)
 8001fa2:	6813      	ldr	r3, [r2, #0]
 8001fa4:	4610      	mov	r0, r2
 8001fa6:	b933      	cbnz	r3, 8001fb6 <_free_r+0x2e>
 8001fa8:	6063      	str	r3, [r4, #4]
 8001faa:	6014      	str	r4, [r2, #0]
 8001fac:	4628      	mov	r0, r5
 8001fae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001fb2:	f000 b8ca 	b.w	800214a <__malloc_unlock>
 8001fb6:	42a3      	cmp	r3, r4
 8001fb8:	d90b      	bls.n	8001fd2 <_free_r+0x4a>
 8001fba:	6821      	ldr	r1, [r4, #0]
 8001fbc:	1862      	adds	r2, r4, r1
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	bf01      	itttt	eq
 8001fc2:	681a      	ldreq	r2, [r3, #0]
 8001fc4:	685b      	ldreq	r3, [r3, #4]
 8001fc6:	1852      	addeq	r2, r2, r1
 8001fc8:	6022      	streq	r2, [r4, #0]
 8001fca:	6063      	str	r3, [r4, #4]
 8001fcc:	6004      	str	r4, [r0, #0]
 8001fce:	e7ed      	b.n	8001fac <_free_r+0x24>
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	b10a      	cbz	r2, 8001fda <_free_r+0x52>
 8001fd6:	42a2      	cmp	r2, r4
 8001fd8:	d9fa      	bls.n	8001fd0 <_free_r+0x48>
 8001fda:	6819      	ldr	r1, [r3, #0]
 8001fdc:	1858      	adds	r0, r3, r1
 8001fde:	42a0      	cmp	r0, r4
 8001fe0:	d10b      	bne.n	8001ffa <_free_r+0x72>
 8001fe2:	6820      	ldr	r0, [r4, #0]
 8001fe4:	4401      	add	r1, r0
 8001fe6:	1858      	adds	r0, r3, r1
 8001fe8:	4282      	cmp	r2, r0
 8001fea:	6019      	str	r1, [r3, #0]
 8001fec:	d1de      	bne.n	8001fac <_free_r+0x24>
 8001fee:	6810      	ldr	r0, [r2, #0]
 8001ff0:	6852      	ldr	r2, [r2, #4]
 8001ff2:	4401      	add	r1, r0
 8001ff4:	6019      	str	r1, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
 8001ff8:	e7d8      	b.n	8001fac <_free_r+0x24>
 8001ffa:	d902      	bls.n	8002002 <_free_r+0x7a>
 8001ffc:	230c      	movs	r3, #12
 8001ffe:	602b      	str	r3, [r5, #0]
 8002000:	e7d4      	b.n	8001fac <_free_r+0x24>
 8002002:	6820      	ldr	r0, [r4, #0]
 8002004:	1821      	adds	r1, r4, r0
 8002006:	428a      	cmp	r2, r1
 8002008:	bf01      	itttt	eq
 800200a:	6811      	ldreq	r1, [r2, #0]
 800200c:	6852      	ldreq	r2, [r2, #4]
 800200e:	1809      	addeq	r1, r1, r0
 8002010:	6021      	streq	r1, [r4, #0]
 8002012:	6062      	str	r2, [r4, #4]
 8002014:	605c      	str	r4, [r3, #4]
 8002016:	e7c9      	b.n	8001fac <_free_r+0x24>
 8002018:	bd38      	pop	{r3, r4, r5, pc}
 800201a:	bf00      	nop
 800201c:	200000b0 	.word	0x200000b0

08002020 <_malloc_r>:
 8002020:	b570      	push	{r4, r5, r6, lr}
 8002022:	1ccd      	adds	r5, r1, #3
 8002024:	f025 0503 	bic.w	r5, r5, #3
 8002028:	3508      	adds	r5, #8
 800202a:	2d0c      	cmp	r5, #12
 800202c:	bf38      	it	cc
 800202e:	250c      	movcc	r5, #12
 8002030:	2d00      	cmp	r5, #0
 8002032:	4606      	mov	r6, r0
 8002034:	db01      	blt.n	800203a <_malloc_r+0x1a>
 8002036:	42a9      	cmp	r1, r5
 8002038:	d903      	bls.n	8002042 <_malloc_r+0x22>
 800203a:	230c      	movs	r3, #12
 800203c:	6033      	str	r3, [r6, #0]
 800203e:	2000      	movs	r0, #0
 8002040:	bd70      	pop	{r4, r5, r6, pc}
 8002042:	f000 f881 	bl	8002148 <__malloc_lock>
 8002046:	4a23      	ldr	r2, [pc, #140]	; (80020d4 <_malloc_r+0xb4>)
 8002048:	6814      	ldr	r4, [r2, #0]
 800204a:	4621      	mov	r1, r4
 800204c:	b991      	cbnz	r1, 8002074 <_malloc_r+0x54>
 800204e:	4c22      	ldr	r4, [pc, #136]	; (80020d8 <_malloc_r+0xb8>)
 8002050:	6823      	ldr	r3, [r4, #0]
 8002052:	b91b      	cbnz	r3, 800205c <_malloc_r+0x3c>
 8002054:	4630      	mov	r0, r6
 8002056:	f000 f867 	bl	8002128 <_sbrk_r>
 800205a:	6020      	str	r0, [r4, #0]
 800205c:	4629      	mov	r1, r5
 800205e:	4630      	mov	r0, r6
 8002060:	f000 f862 	bl	8002128 <_sbrk_r>
 8002064:	1c43      	adds	r3, r0, #1
 8002066:	d126      	bne.n	80020b6 <_malloc_r+0x96>
 8002068:	230c      	movs	r3, #12
 800206a:	4630      	mov	r0, r6
 800206c:	6033      	str	r3, [r6, #0]
 800206e:	f000 f86c 	bl	800214a <__malloc_unlock>
 8002072:	e7e4      	b.n	800203e <_malloc_r+0x1e>
 8002074:	680b      	ldr	r3, [r1, #0]
 8002076:	1b5b      	subs	r3, r3, r5
 8002078:	d41a      	bmi.n	80020b0 <_malloc_r+0x90>
 800207a:	2b0b      	cmp	r3, #11
 800207c:	d90f      	bls.n	800209e <_malloc_r+0x7e>
 800207e:	600b      	str	r3, [r1, #0]
 8002080:	18cc      	adds	r4, r1, r3
 8002082:	50cd      	str	r5, [r1, r3]
 8002084:	4630      	mov	r0, r6
 8002086:	f000 f860 	bl	800214a <__malloc_unlock>
 800208a:	f104 000b 	add.w	r0, r4, #11
 800208e:	1d23      	adds	r3, r4, #4
 8002090:	f020 0007 	bic.w	r0, r0, #7
 8002094:	1ac3      	subs	r3, r0, r3
 8002096:	d01b      	beq.n	80020d0 <_malloc_r+0xb0>
 8002098:	425a      	negs	r2, r3
 800209a:	50e2      	str	r2, [r4, r3]
 800209c:	bd70      	pop	{r4, r5, r6, pc}
 800209e:	428c      	cmp	r4, r1
 80020a0:	bf0b      	itete	eq
 80020a2:	6863      	ldreq	r3, [r4, #4]
 80020a4:	684b      	ldrne	r3, [r1, #4]
 80020a6:	6013      	streq	r3, [r2, #0]
 80020a8:	6063      	strne	r3, [r4, #4]
 80020aa:	bf18      	it	ne
 80020ac:	460c      	movne	r4, r1
 80020ae:	e7e9      	b.n	8002084 <_malloc_r+0x64>
 80020b0:	460c      	mov	r4, r1
 80020b2:	6849      	ldr	r1, [r1, #4]
 80020b4:	e7ca      	b.n	800204c <_malloc_r+0x2c>
 80020b6:	1cc4      	adds	r4, r0, #3
 80020b8:	f024 0403 	bic.w	r4, r4, #3
 80020bc:	42a0      	cmp	r0, r4
 80020be:	d005      	beq.n	80020cc <_malloc_r+0xac>
 80020c0:	1a21      	subs	r1, r4, r0
 80020c2:	4630      	mov	r0, r6
 80020c4:	f000 f830 	bl	8002128 <_sbrk_r>
 80020c8:	3001      	adds	r0, #1
 80020ca:	d0cd      	beq.n	8002068 <_malloc_r+0x48>
 80020cc:	6025      	str	r5, [r4, #0]
 80020ce:	e7d9      	b.n	8002084 <_malloc_r+0x64>
 80020d0:	bd70      	pop	{r4, r5, r6, pc}
 80020d2:	bf00      	nop
 80020d4:	200000b0 	.word	0x200000b0
 80020d8:	200000b4 	.word	0x200000b4

080020dc <_realloc_r>:
 80020dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020de:	4607      	mov	r7, r0
 80020e0:	4614      	mov	r4, r2
 80020e2:	460e      	mov	r6, r1
 80020e4:	b921      	cbnz	r1, 80020f0 <_realloc_r+0x14>
 80020e6:	4611      	mov	r1, r2
 80020e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80020ec:	f7ff bf98 	b.w	8002020 <_malloc_r>
 80020f0:	b922      	cbnz	r2, 80020fc <_realloc_r+0x20>
 80020f2:	f7ff ff49 	bl	8001f88 <_free_r>
 80020f6:	4625      	mov	r5, r4
 80020f8:	4628      	mov	r0, r5
 80020fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020fc:	f000 f826 	bl	800214c <_malloc_usable_size_r>
 8002100:	4284      	cmp	r4, r0
 8002102:	d90f      	bls.n	8002124 <_realloc_r+0x48>
 8002104:	4621      	mov	r1, r4
 8002106:	4638      	mov	r0, r7
 8002108:	f7ff ff8a 	bl	8002020 <_malloc_r>
 800210c:	4605      	mov	r5, r0
 800210e:	2800      	cmp	r0, #0
 8002110:	d0f2      	beq.n	80020f8 <_realloc_r+0x1c>
 8002112:	4631      	mov	r1, r6
 8002114:	4622      	mov	r2, r4
 8002116:	f7ff ff11 	bl	8001f3c <memcpy>
 800211a:	4631      	mov	r1, r6
 800211c:	4638      	mov	r0, r7
 800211e:	f7ff ff33 	bl	8001f88 <_free_r>
 8002122:	e7e9      	b.n	80020f8 <_realloc_r+0x1c>
 8002124:	4635      	mov	r5, r6
 8002126:	e7e7      	b.n	80020f8 <_realloc_r+0x1c>

08002128 <_sbrk_r>:
 8002128:	b538      	push	{r3, r4, r5, lr}
 800212a:	2300      	movs	r3, #0
 800212c:	4c05      	ldr	r4, [pc, #20]	; (8002144 <_sbrk_r+0x1c>)
 800212e:	4605      	mov	r5, r0
 8002130:	4608      	mov	r0, r1
 8002132:	6023      	str	r3, [r4, #0]
 8002134:	f7ff fa18 	bl	8001568 <_sbrk>
 8002138:	1c43      	adds	r3, r0, #1
 800213a:	d102      	bne.n	8002142 <_sbrk_r+0x1a>
 800213c:	6823      	ldr	r3, [r4, #0]
 800213e:	b103      	cbz	r3, 8002142 <_sbrk_r+0x1a>
 8002140:	602b      	str	r3, [r5, #0]
 8002142:	bd38      	pop	{r3, r4, r5, pc}
 8002144:	2000013c 	.word	0x2000013c

08002148 <__malloc_lock>:
 8002148:	4770      	bx	lr

0800214a <__malloc_unlock>:
 800214a:	4770      	bx	lr

0800214c <_malloc_usable_size_r>:
 800214c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002150:	2800      	cmp	r0, #0
 8002152:	f1a0 0004 	sub.w	r0, r0, #4
 8002156:	bfbc      	itt	lt
 8002158:	580b      	ldrlt	r3, [r1, r0]
 800215a:	18c0      	addlt	r0, r0, r3
 800215c:	4770      	bx	lr
	...

08002160 <_init>:
 8002160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002162:	bf00      	nop
 8002164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002166:	bc08      	pop	{r3}
 8002168:	469e      	mov	lr, r3
 800216a:	4770      	bx	lr

0800216c <_fini>:
 800216c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800216e:	bf00      	nop
 8002170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002172:	bc08      	pop	{r3}
 8002174:	469e      	mov	lr, r3
 8002176:	4770      	bx	lr
