
*** Running vivado
    with args -log keyboard_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source keyboard_TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source keyboard_TOP.tcl -notrace
Command: synth_design -top keyboard_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.730 ; gain = 100.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'keyboard_TOP' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'keyboard_receiver' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_receiver.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_receiver.v:14]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_receiver' (1#1) [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_receiver.v:3]
INFO: [Synth 8-6157] synthesizing module 'keyboard_decoder' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_decoder.v:3]
	Parameter A bound to: 8'b00011100 
	Parameter E bound to: 8'b00100100 
	Parameter I bound to: 8'b01000011 
	Parameter O bound to: 8'b01000100 
	Parameter U bound to: 8'b00111100 
	Parameter b bound to: 8'b00110010 
	Parameter C bound to: 8'b00100001 
	Parameter d bound to: 8'b00100011 
	Parameter F bound to: 8'b00101011 
	Parameter G bound to: 8'b00110100 
	Parameter H bound to: 8'b00110011 
	Parameter L bound to: 8'b01001011 
	Parameter n bound to: 8'b00110001 
	Parameter P bound to: 8'b01001101 
	Parameter r bound to: 8'b00101101 
	Parameter S bound to: 8'b00011011 
	Parameter t bound to: 8'b00101100 
INFO: [Synth 8-6155] done synthesizing module 'keyboard_decoder' (2#1) [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_decoder.v:3]
WARNING: [Synth 8-567] referenced signal 'keyread' should be on the sensitivity list [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:37]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_TOP' (3#1) [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:3]
WARNING: [Synth 8-3917] design keyboard_TOP has port SSDanode[3] driven by constant 0
WARNING: [Synth 8-3917] design keyboard_TOP has port SSDanode[2] driven by constant 1
WARNING: [Synth 8-3917] design keyboard_TOP has port SSDanode[1] driven by constant 1
WARNING: [Synth 8-3917] design keyboard_TOP has port SSDanode[0] driven by constant 1
WARNING: [Synth 8-3331] design keyboard_receiver has unconnected port sysclk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.965 ; gain = 156.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.965 ; gain = 156.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.965 ; gain = 156.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/constrs_1/new/keyboard_constraints.xdc]
Finished Parsing XDC File [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/constrs_1/new/keyboard_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/constrs_1/new/keyboard_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/keyboard_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/keyboard_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 731.203 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 731.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 731.203 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 731.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 731.203 ; gain = 469.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 731.203 ; gain = 469.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 731.203 ; gain = 469.066
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "keycount" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "encSSD" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "keyread" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'keycode_reg' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'keyread_reg' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 731.203 ; gain = 469.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  18 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module keyboard_TOP 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module keyboard_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module keyboard_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	  18 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "KeyD/encSSD" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "keyread" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design keyboard_TOP has port SSDanode[3] driven by constant 0
WARNING: [Synth 8-3917] design keyboard_TOP has port SSDanode[2] driven by constant 1
WARNING: [Synth 8-3917] design keyboard_TOP has port SSDanode[1] driven by constant 1
WARNING: [Synth 8-3917] design keyboard_TOP has port SSDanode[0] driven by constant 1
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:49]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:49]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:49]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 731.203 ; gain = 469.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 736.746 ; gain = 474.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 746.352 ; gain = 484.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 756.465 ; gain = 494.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 756.465 ; gain = 494.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 756.465 ; gain = 494.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 756.465 ; gain = 494.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 756.465 ; gain = 494.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 756.465 ; gain = 494.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 756.465 ; gain = 494.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     2|
|3     |LUT2  |     2|
|4     |LUT3  |    10|
|5     |LUT4  |    13|
|6     |LUT5  |     2|
|7     |LUT6  |    15|
|8     |MUXF7 |     4|
|9     |FDRE  |    29|
|10    |FDSE  |    13|
|11    |LD    |     9|
|12    |IBUF  |     5|
|13    |OBUF  |    20|
+------+------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   126|
|2     |  KeyD   |keyboard_decoder  |    34|
|3     |  KeyR   |keyboard_receiver |    28|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 756.465 ; gain = 494.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 756.465 ; gain = 182.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 756.465 ; gain = 494.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 756.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 12 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 756.465 ; gain = 507.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.runs/synth_1/keyboard_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file keyboard_TOP_utilization_synth.rpt -pb keyboard_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 03:31:40 2019...
