
Personal Drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014bc4  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  08014e68  08014e68  00024e68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080153d0  080153d0  000253d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080153d8  080153d8  000253d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080153dc  080153dc  000253dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f8  24000000  080153e0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000bb8  240001f8  080155d8  000301f8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  24000db0  080155d8  00030db0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002c335  00000000  00000000  00030226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004683  00000000  00000000  0005c55b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001840  00000000  00000000  00060be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001720  00000000  00000000  00062420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039524  00000000  00000000  00063b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020028  00000000  00000000  0009d064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00168895  00000000  00000000  000bd08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00225921  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007828  00000000  00000000  00225974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001f8 	.word	0x240001f8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014e4c 	.word	0x08014e4c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001fc 	.word	0x240001fc
 80002dc:	08014e4c 	.word	0x08014e4c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <iBus_Check_CHKSUM>:
uint8_t iBus_failsafe = 0;
uint8_t motor_arming_flag = 0;
uint8_t iBus_rx_cnt = 0;

unsigned char iBus_Check_CHKSUM(unsigned char* data, unsigned char len)
{
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]
	unsigned short chksum = 0xffff;
 8000694:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000698:	81fb      	strh	r3, [r7, #14]

	for(int i=0; i<len-2;i++)
 800069a:	2300      	movs	r3, #0
 800069c:	60bb      	str	r3, [r7, #8]
 800069e:	e00a      	b.n	80006b6 <iBus_Check_CHKSUM+0x2e>
	{
		chksum = chksum - data[i];
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	4413      	add	r3, r2
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	89fa      	ldrh	r2, [r7, #14]
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	81fb      	strh	r3, [r7, #14]
	for(int i=0; i<len-2;i++)
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	3301      	adds	r3, #1
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	78fb      	ldrb	r3, [r7, #3]
 80006b8:	3b02      	subs	r3, #2
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	429a      	cmp	r2, r3
 80006be:	dbef      	blt.n	80006a0 <iBus_Check_CHKSUM+0x18>
	}

	return ((chksum&0x00ff)==data[30]) && ((chksum>>8) && data[31]);
 80006c0:	89fb      	ldrh	r3, [r7, #14]
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	321e      	adds	r2, #30
 80006c8:	7812      	ldrb	r2, [r2, #0]
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d10b      	bne.n	80006e6 <iBus_Check_CHKSUM+0x5e>
 80006ce:	89fb      	ldrh	r3, [r7, #14]
 80006d0:	0a1b      	lsrs	r3, r3, #8
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d006      	beq.n	80006e6 <iBus_Check_CHKSUM+0x5e>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	331f      	adds	r3, #31
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <iBus_Check_CHKSUM+0x5e>
 80006e2:	2301      	movs	r3, #1
 80006e4:	e000      	b.n	80006e8 <iBus_Check_CHKSUM+0x60>
 80006e6:	2300      	movs	r3, #0
 80006e8:	b2db      	uxtb	r3, r3

}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3714      	adds	r7, #20
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr

080006f6 <iBus_Parsing>:

void iBus_Parsing(unsigned char* data, FSiA6B_iBus* iBus)
{
 80006f6:	b480      	push	{r7}
 80006f8:	b083      	sub	sp, #12
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	6078      	str	r0, [r7, #4]
 80006fe:	6039      	str	r1, [r7, #0]
	iBus->RH = (data[2] | data[3]<<8) & 0x0FFF;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	3302      	adds	r3, #2
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	b21a      	sxth	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3303      	adds	r3, #3
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	021b      	lsls	r3, r3, #8
 8000710:	b21b      	sxth	r3, r3
 8000712:	4313      	orrs	r3, r2
 8000714:	b21b      	sxth	r3, r3
 8000716:	b29b      	uxth	r3, r3
 8000718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800071c:	b29a      	uxth	r2, r3
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	801a      	strh	r2, [r3, #0]
	iBus->RV = (data[4] | data[5]<<8) & 0x0FFF;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	3304      	adds	r3, #4
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	b21a      	sxth	r2, r3
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	3305      	adds	r3, #5
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	021b      	lsls	r3, r3, #8
 8000732:	b21b      	sxth	r3, r3
 8000734:	4313      	orrs	r3, r2
 8000736:	b21b      	sxth	r3, r3
 8000738:	b29b      	uxth	r3, r3
 800073a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800073e:	b29a      	uxth	r2, r3
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	805a      	strh	r2, [r3, #2]
	iBus->LV = (data[6] | data[7]<<8) & 0x0FFF;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3306      	adds	r3, #6
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	b21a      	sxth	r2, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3307      	adds	r3, #7
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	021b      	lsls	r3, r3, #8
 8000754:	b21b      	sxth	r3, r3
 8000756:	4313      	orrs	r3, r2
 8000758:	b21b      	sxth	r3, r3
 800075a:	b29b      	uxth	r3, r3
 800075c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000760:	b29a      	uxth	r2, r3
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	809a      	strh	r2, [r3, #4]
	iBus->LH = (data[8] | data[9]<<8) & 0x0FFF;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	3308      	adds	r3, #8
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	b21a      	sxth	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	3309      	adds	r3, #9
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	021b      	lsls	r3, r3, #8
 8000776:	b21b      	sxth	r3, r3
 8000778:	4313      	orrs	r3, r2
 800077a:	b21b      	sxth	r3, r3
 800077c:	b29b      	uxth	r3, r3
 800077e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000782:	b29a      	uxth	r2, r3
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	80da      	strh	r2, [r3, #6]
	iBus->SwA = (data[10] | data[11]<<8) & 0x0FFF;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	330a      	adds	r3, #10
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	b21a      	sxth	r2, r3
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	330b      	adds	r3, #11
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	b21b      	sxth	r3, r3
 800079a:	4313      	orrs	r3, r2
 800079c:	b21b      	sxth	r3, r3
 800079e:	b29b      	uxth	r3, r3
 80007a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007a4:	b29a      	uxth	r2, r3
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	811a      	strh	r2, [r3, #8]
	iBus->SwB = (data[12] | data[13]<<8) & 0x0FFF;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	330c      	adds	r3, #12
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	b21a      	sxth	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	330d      	adds	r3, #13
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	021b      	lsls	r3, r3, #8
 80007ba:	b21b      	sxth	r3, r3
 80007bc:	4313      	orrs	r3, r2
 80007be:	b21b      	sxth	r3, r3
 80007c0:	b29b      	uxth	r3, r3
 80007c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	815a      	strh	r2, [r3, #10]
	iBus->VrA = (data[14] | data[15]<<8) & 0x0FFF;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	330e      	adds	r3, #14
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	b21a      	sxth	r2, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	330f      	adds	r3, #15
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	021b      	lsls	r3, r3, #8
 80007dc:	b21b      	sxth	r3, r3
 80007de:	4313      	orrs	r3, r2
 80007e0:	b21b      	sxth	r3, r3
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007e8:	b29a      	uxth	r2, r3
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	821a      	strh	r2, [r3, #16]
	iBus->VrB = (data[16] | data[17]<<8) & 0x0FFF;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	3310      	adds	r3, #16
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	b21a      	sxth	r2, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	3311      	adds	r3, #17
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	021b      	lsls	r3, r3, #8
 80007fe:	b21b      	sxth	r3, r3
 8000800:	4313      	orrs	r3, r2
 8000802:	b21b      	sxth	r3, r3
 8000804:	b29b      	uxth	r3, r3
 8000806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800080a:	b29a      	uxth	r2, r3
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	825a      	strh	r2, [r3, #18]
	iBus->SwC = (data[18] | data[19]<<8) & 0x0FFF;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3312      	adds	r3, #18
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	b21a      	sxth	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3313      	adds	r3, #19
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	021b      	lsls	r3, r3, #8
 8000820:	b21b      	sxth	r3, r3
 8000822:	4313      	orrs	r3, r2
 8000824:	b21b      	sxth	r3, r3
 8000826:	b29b      	uxth	r3, r3
 8000828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800082c:	b29a      	uxth	r2, r3
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	819a      	strh	r2, [r3, #12]
	iBus->SwD = (data[20] | data[21]<<8) & 0x0FFF;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3314      	adds	r3, #20
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	b21a      	sxth	r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	3315      	adds	r3, #21
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	021b      	lsls	r3, r3, #8
 8000842:	b21b      	sxth	r3, r3
 8000844:	4313      	orrs	r3, r2
 8000846:	b21b      	sxth	r3, r3
 8000848:	b29b      	uxth	r3, r3
 800084a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800084e:	b29a      	uxth	r2, r3
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	81da      	strh	r2, [r3, #14]

	iBus->FailSafe = (data[13] >> 4);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	330d      	adds	r3, #13
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	091b      	lsrs	r3, r3, #4
 800085c:	b2da      	uxtb	r2, r3
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	751a      	strb	r2, [r3, #20]
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <iBus_isActiveFailSafe>:

unsigned char iBus_isActiveFailSafe(FSiA6B_iBus* iBus)
{
 800086e:	b480      	push	{r7}
 8000870:	b083      	sub	sp, #12
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
	return iBus->FailSafe != 0;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7d1b      	ldrb	r3, [r3, #20]
 800087a:	2b00      	cmp	r3, #0
 800087c:	bf14      	ite	ne
 800087e:	2301      	movne	r3, #1
 8000880:	2300      	moveq	r3, #0
 8000882:	b2db      	uxtb	r3, r3
}
 8000884:	4618      	mov	r0, r3
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr

08000890 <MPU9250_Init>:
float MPU9250_Acc_LSB = 16384.0;
float MPU9250_Mag_LSB = 0.15;

//Functions
uint8_t MPU9250_Init(I2C_HandleTypeDef *I2Cx, uint8_t Gyro_FS, uint8_t Acc_FS, uint8_t DLPF_CFG, uint8_t A_DLPF_CFG)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af04      	add	r7, sp, #16
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	4608      	mov	r0, r1
 800089a:	4611      	mov	r1, r2
 800089c:	461a      	mov	r2, r3
 800089e:	4603      	mov	r3, r0
 80008a0:	70fb      	strb	r3, [r7, #3]
 80008a2:	460b      	mov	r3, r1
 80008a4:	70bb      	strb	r3, [r7, #2]
 80008a6:	4613      	mov	r3, r2
 80008a8:	707b      	strb	r3, [r7, #1]
	//Save LSB/Unit for both gyro and acc in order to use them later
	switch(Gyro_FS)
 80008aa:	78fb      	ldrb	r3, [r7, #3]
 80008ac:	2b03      	cmp	r3, #3
 80008ae:	d81b      	bhi.n	80008e8 <MPU9250_Init+0x58>
 80008b0:	a201      	add	r2, pc, #4	; (adr r2, 80008b8 <MPU9250_Init+0x28>)
 80008b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b6:	bf00      	nop
 80008b8:	080008c9 	.word	0x080008c9
 80008bc:	080008d1 	.word	0x080008d1
 80008c0:	080008d9 	.word	0x080008d9
 80008c4:	080008e1 	.word	0x080008e1
	{
	case 0: //250dps
		MPU9250_Gyro_LSB = 131.0;
 80008c8:	4b5d      	ldr	r3, [pc, #372]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008ca:	4a5e      	ldr	r2, [pc, #376]	; (8000a44 <MPU9250_Init+0x1b4>)
 80008cc:	601a      	str	r2, [r3, #0]
		break;
 80008ce:	e00c      	b.n	80008ea <MPU9250_Init+0x5a>
	case 1: //500dps
		MPU9250_Gyro_LSB = 65.5;
 80008d0:	4b5b      	ldr	r3, [pc, #364]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008d2:	4a5d      	ldr	r2, [pc, #372]	; (8000a48 <MPU9250_Init+0x1b8>)
 80008d4:	601a      	str	r2, [r3, #0]
		break;
 80008d6:	e008      	b.n	80008ea <MPU9250_Init+0x5a>
	case 2: //1000dps
		MPU9250_Gyro_LSB = 32.8;
 80008d8:	4b59      	ldr	r3, [pc, #356]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008da:	4a5c      	ldr	r2, [pc, #368]	; (8000a4c <MPU9250_Init+0x1bc>)
 80008dc:	601a      	str	r2, [r3, #0]
		break;
 80008de:	e004      	b.n	80008ea <MPU9250_Init+0x5a>
	case 3: //2000dps
		MPU9250_Gyro_LSB = 16.4;
 80008e0:	4b57      	ldr	r3, [pc, #348]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008e2:	4a5b      	ldr	r2, [pc, #364]	; (8000a50 <MPU9250_Init+0x1c0>)
 80008e4:	601a      	str	r2, [r3, #0]
		break;
 80008e6:	e000      	b.n	80008ea <MPU9250_Init+0x5a>
	default:
		break;
 80008e8:	bf00      	nop
	}

	switch(Acc_FS)
 80008ea:	78bb      	ldrb	r3, [r7, #2]
 80008ec:	2b03      	cmp	r3, #3
 80008ee:	d81f      	bhi.n	8000930 <MPU9250_Init+0xa0>
 80008f0:	a201      	add	r2, pc, #4	; (adr r2, 80008f8 <MPU9250_Init+0x68>)
 80008f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008f6:	bf00      	nop
 80008f8:	08000909 	.word	0x08000909
 80008fc:	08000913 	.word	0x08000913
 8000900:	0800091d 	.word	0x0800091d
 8000904:	08000927 	.word	0x08000927
	{
	case 0: //2g
		MPU9250_Acc_LSB = 16384.0;
 8000908:	4b52      	ldr	r3, [pc, #328]	; (8000a54 <MPU9250_Init+0x1c4>)
 800090a:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 800090e:	601a      	str	r2, [r3, #0]
		break;
 8000910:	e00f      	b.n	8000932 <MPU9250_Init+0xa2>
	case 1: //4g
		MPU9250_Acc_LSB = 8192.0;
 8000912:	4b50      	ldr	r3, [pc, #320]	; (8000a54 <MPU9250_Init+0x1c4>)
 8000914:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8000918:	601a      	str	r2, [r3, #0]
		break;
 800091a:	e00a      	b.n	8000932 <MPU9250_Init+0xa2>
	case 2: //8g
		MPU9250_Acc_LSB = 4096.0;
 800091c:	4b4d      	ldr	r3, [pc, #308]	; (8000a54 <MPU9250_Init+0x1c4>)
 800091e:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8000922:	601a      	str	r2, [r3, #0]
		break;
 8000924:	e005      	b.n	8000932 <MPU9250_Init+0xa2>
	case 3: //16g
		MPU9250_Acc_LSB = 2048.0;
 8000926:	4b4b      	ldr	r3, [pc, #300]	; (8000a54 <MPU9250_Init+0x1c4>)
 8000928:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 800092c:	601a      	str	r2, [r3, #0]
		break;
 800092e:	e000      	b.n	8000932 <MPU9250_Init+0xa2>
	default:
		break;
 8000930:	bf00      	nop
	}

	HAL_I2C_Mem_Read(I2Cx, MPU6500_ADDR, MPU6500_WHO_AM_I, 1, &MPU9250_rx, 1, 100);
 8000932:	2364      	movs	r3, #100	; 0x64
 8000934:	9302      	str	r3, [sp, #8]
 8000936:	2301      	movs	r3, #1
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	4b47      	ldr	r3, [pc, #284]	; (8000a58 <MPU9250_Init+0x1c8>)
 800093c:	9300      	str	r3, [sp, #0]
 800093e:	2301      	movs	r3, #1
 8000940:	2275      	movs	r2, #117	; 0x75
 8000942:	21d0      	movs	r1, #208	; 0xd0
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f008 fbe7 	bl	8009118 <HAL_I2C_Mem_Read>
	if (MPU9250_rx == 0x71)
 800094a:	4b43      	ldr	r3, [pc, #268]	; (8000a58 <MPU9250_Init+0x1c8>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	2b71      	cmp	r3, #113	; 0x71
 8000950:	d171      	bne.n	8000a36 <MPU9250_Init+0x1a6>
	{
		MPU9250_tx = 0x01; // Set Sampling by 2 = 500Hz
 8000952:	4b42      	ldr	r3, [pc, #264]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000954:	2201      	movs	r2, #1
 8000956:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_SMPLRT_DIV, 1, &MPU9250_tx, 1, 100);
 8000958:	2364      	movs	r3, #100	; 0x64
 800095a:	9302      	str	r3, [sp, #8]
 800095c:	2301      	movs	r3, #1
 800095e:	9301      	str	r3, [sp, #4]
 8000960:	4b3e      	ldr	r3, [pc, #248]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000962:	9300      	str	r3, [sp, #0]
 8000964:	2301      	movs	r3, #1
 8000966:	2219      	movs	r2, #25
 8000968:	21d0      	movs	r1, #208	; 0xd0
 800096a:	6878      	ldr	r0, [r7, #4]
 800096c:	f008 fac0 	bl	8008ef0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000970:	200a      	movs	r0, #10
 8000972:	f005 f8cf 	bl	8005b14 <HAL_Delay>

		MPU9250_tx = DLPF_CFG; // Digital Low Pass Filter Setting
 8000976:	4a39      	ldr	r2, [pc, #228]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000978:	787b      	ldrb	r3, [r7, #1]
 800097a:	7013      	strb	r3, [r2, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_CONFIG, 1, &MPU9250_tx, 1, 100);
 800097c:	2364      	movs	r3, #100	; 0x64
 800097e:	9302      	str	r3, [sp, #8]
 8000980:	2301      	movs	r3, #1
 8000982:	9301      	str	r3, [sp, #4]
 8000984:	4b35      	ldr	r3, [pc, #212]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000986:	9300      	str	r3, [sp, #0]
 8000988:	2301      	movs	r3, #1
 800098a:	221a      	movs	r2, #26
 800098c:	21d0      	movs	r1, #208	; 0xd0
 800098e:	6878      	ldr	r0, [r7, #4]
 8000990:	f008 faae 	bl	8008ef0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000994:	200a      	movs	r0, #10
 8000996:	f005 f8bd 	bl	8005b14 <HAL_Delay>

		MPU9250_tx = Gyro_FS << 3;
 800099a:	78fb      	ldrb	r3, [r7, #3]
 800099c:	00db      	lsls	r3, r3, #3
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	4b2e      	ldr	r3, [pc, #184]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009a2:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_GYRO_CONFIG, 1, &MPU9250_tx, 1, 100);
 80009a4:	2364      	movs	r3, #100	; 0x64
 80009a6:	9302      	str	r3, [sp, #8]
 80009a8:	2301      	movs	r3, #1
 80009aa:	9301      	str	r3, [sp, #4]
 80009ac:	4b2b      	ldr	r3, [pc, #172]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2301      	movs	r3, #1
 80009b2:	221b      	movs	r2, #27
 80009b4:	21d0      	movs	r1, #208	; 0xd0
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f008 fa9a 	bl	8008ef0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 80009bc:	200a      	movs	r0, #10
 80009be:	f005 f8a9 	bl	8005b14 <HAL_Delay>

		MPU9250_tx = Acc_FS << 3;
 80009c2:	78bb      	ldrb	r3, [r7, #2]
 80009c4:	00db      	lsls	r3, r3, #3
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	4b24      	ldr	r3, [pc, #144]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009ca:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_ACCEL_CONFIG, 1, &MPU9250_tx, 1, 100);
 80009cc:	2364      	movs	r3, #100	; 0x64
 80009ce:	9302      	str	r3, [sp, #8]
 80009d0:	2301      	movs	r3, #1
 80009d2:	9301      	str	r3, [sp, #4]
 80009d4:	4b21      	ldr	r3, [pc, #132]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	2301      	movs	r3, #1
 80009da:	221c      	movs	r2, #28
 80009dc:	21d0      	movs	r1, #208	; 0xd0
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f008 fa86 	bl	8008ef0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 80009e4:	200a      	movs	r0, #10
 80009e6:	f005 f895 	bl	8005b14 <HAL_Delay>

		MPU9250_tx = A_DLPF_CFG;
 80009ea:	4a1c      	ldr	r2, [pc, #112]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009ec:	7c3b      	ldrb	r3, [r7, #16]
 80009ee:	7013      	strb	r3, [r2, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_ACCEL_CONFIG2, 1, &MPU9250_tx, 1, 100);
 80009f0:	2364      	movs	r3, #100	; 0x64
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	2301      	movs	r3, #1
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	4b18      	ldr	r3, [pc, #96]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	221d      	movs	r2, #29
 8000a00:	21d0      	movs	r1, #208	; 0xd0
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f008 fa74 	bl	8008ef0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000a08:	200a      	movs	r0, #10
 8000a0a:	f005 f883 	bl	8005b14 <HAL_Delay>

		MPU9250_tx = 0x00;
 8000a0e:	4b13      	ldr	r3, [pc, #76]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_PWR_MGMT_1, 1, &MPU9250_tx, 1, 100);
 8000a14:	2364      	movs	r3, #100	; 0x64
 8000a16:	9302      	str	r3, [sp, #8]
 8000a18:	2301      	movs	r3, #1
 8000a1a:	9301      	str	r3, [sp, #4]
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000a1e:	9300      	str	r3, [sp, #0]
 8000a20:	2301      	movs	r3, #1
 8000a22:	226b      	movs	r2, #107	; 0x6b
 8000a24:	21d0      	movs	r1, #208	; 0xd0
 8000a26:	6878      	ldr	r0, [r7, #4]
 8000a28:	f008 fa62 	bl	8008ef0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000a2c:	200a      	movs	r0, #10
 8000a2e:	f005 f871 	bl	8005b14 <HAL_Delay>

		return 1;
 8000a32:	2301      	movs	r3, #1
 8000a34:	e000      	b.n	8000a38 <MPU9250_Init+0x1a8>
	}
	return 0;
 8000a36:	2300      	movs	r3, #0
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	24000000 	.word	0x24000000
 8000a44:	43030000 	.word	0x43030000
 8000a48:	42830000 	.word	0x42830000
 8000a4c:	42033333 	.word	0x42033333
 8000a50:	41833333 	.word	0x41833333
 8000a54:	24000004 	.word	0x24000004
 8000a58:	240002f5 	.word	0x240002f5
 8000a5c:	24000275 	.word	0x24000275

08000a60 <MPU9250_Bypass>:

void MPU9250_Bypass(I2C_HandleTypeDef *I2Cx)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af04      	add	r7, sp, #16
 8000a66:	6078      	str	r0, [r7, #4]
	MPU9250_tx = 0x00; //Disable Master Mode
 8000a68:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_USER_CTRL, 1, &MPU9250_tx, 1, 100); //Master Disable
 8000a6e:	2364      	movs	r3, #100	; 0x64
 8000a70:	9302      	str	r3, [sp, #8]
 8000a72:	2301      	movs	r3, #1
 8000a74:	9301      	str	r3, [sp, #4]
 8000a76:	4b10      	ldr	r3, [pc, #64]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	226a      	movs	r2, #106	; 0x6a
 8000a7e:	21d0      	movs	r1, #208	; 0xd0
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f008 fa35 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000a86:	200a      	movs	r0, #10
 8000a88:	f005 f844 	bl	8005b14 <HAL_Delay>

	MPU9250_tx = 0b00000010; //Enable Bypass Mode
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a8e:	2202      	movs	r2, #2
 8000a90:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_INT_PIN_CFG, 1, &MPU9250_tx, 1, 100); //Bypass Enable
 8000a92:	2364      	movs	r3, #100	; 0x64
 8000a94:	9302      	str	r3, [sp, #8]
 8000a96:	2301      	movs	r3, #1
 8000a98:	9301      	str	r3, [sp, #4]
 8000a9a:	4b07      	ldr	r3, [pc, #28]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a9c:	9300      	str	r3, [sp, #0]
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	2237      	movs	r2, #55	; 0x37
 8000aa2:	21d0      	movs	r1, #208	; 0xd0
 8000aa4:	6878      	ldr	r0, [r7, #4]
 8000aa6:	f008 fa23 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000aaa:	200a      	movs	r0, #10
 8000aac:	f005 f832 	bl	8005b14 <HAL_Delay>
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	24000275 	.word	0x24000275

08000abc <MPU9250_Master>:

void MPU9250_Master(I2C_HandleTypeDef *I2Cx)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af04      	add	r7, sp, #16
 8000ac2:	6078      	str	r0, [r7, #4]
	MPU9250_tx = 0x00; //Disable Bypass Mode
 8000ac4:	4b25      	ldr	r3, [pc, #148]	; (8000b5c <MPU9250_Master+0xa0>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_INT_PIN_CFG, 1, &MPU9250_tx, 1, 100); //Disable Bypass
 8000aca:	2364      	movs	r3, #100	; 0x64
 8000acc:	9302      	str	r3, [sp, #8]
 8000ace:	2301      	movs	r3, #1
 8000ad0:	9301      	str	r3, [sp, #4]
 8000ad2:	4b22      	ldr	r3, [pc, #136]	; (8000b5c <MPU9250_Master+0xa0>)
 8000ad4:	9300      	str	r3, [sp, #0]
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	2237      	movs	r2, #55	; 0x37
 8000ada:	21d0      	movs	r1, #208	; 0xd0
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f008 fa07 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000ae2:	200a      	movs	r0, #10
 8000ae4:	f005 f816 	bl	8005b14 <HAL_Delay>

	MPU9250_tx = 0b00100000; //Enable Master Mode
 8000ae8:	4b1c      	ldr	r3, [pc, #112]	; (8000b5c <MPU9250_Master+0xa0>)
 8000aea:	2220      	movs	r2, #32
 8000aec:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_USER_CTRL, 1, &MPU9250_tx, 1, 100); //Master Enable
 8000aee:	2364      	movs	r3, #100	; 0x64
 8000af0:	9302      	str	r3, [sp, #8]
 8000af2:	2301      	movs	r3, #1
 8000af4:	9301      	str	r3, [sp, #4]
 8000af6:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <MPU9250_Master+0xa0>)
 8000af8:	9300      	str	r3, [sp, #0]
 8000afa:	2301      	movs	r3, #1
 8000afc:	226a      	movs	r2, #106	; 0x6a
 8000afe:	21d0      	movs	r1, #208	; 0xd0
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f008 f9f5 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b06:	200a      	movs	r0, #10
 8000b08:	f005 f804 	bl	8005b14 <HAL_Delay>

	MPU9250_tx = 0b00001101; //Set I2C Clock to 400kHz
 8000b0c:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b0e:	220d      	movs	r2, #13
 8000b10:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_MST_CTRL, 1, &MPU9250_tx, 1, 100); //Master Clock to 400kHz
 8000b12:	2364      	movs	r3, #100	; 0x64
 8000b14:	9302      	str	r3, [sp, #8]
 8000b16:	2301      	movs	r3, #1
 8000b18:	9301      	str	r3, [sp, #4]
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	2301      	movs	r3, #1
 8000b20:	2224      	movs	r2, #36	; 0x24
 8000b22:	21d0      	movs	r1, #208	; 0xd0
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f008 f9e3 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f004 fff2 	bl	8005b14 <HAL_Delay>

	MPU9250_tx = 0x00;
 8000b30:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_PWR_MGMT_1, 1, &MPU9250_tx, 1, 100);
 8000b36:	2364      	movs	r3, #100	; 0x64
 8000b38:	9302      	str	r3, [sp, #8]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	9301      	str	r3, [sp, #4]
 8000b3e:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	2301      	movs	r3, #1
 8000b44:	226b      	movs	r2, #107	; 0x6b
 8000b46:	21d0      	movs	r1, #208	; 0xd0
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f008 f9d1 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b4e:	200a      	movs	r0, #10
 8000b50:	f004 ffe0 	bl	8005b14 <HAL_Delay>
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	24000275 	.word	0x24000275

08000b60 <MPU9250_AK8963_Setup>:

uint8_t MPU9250_AK8963_Setup(I2C_HandleTypeDef *I2Cx, MPU9250_t *DataStruct)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af04      	add	r7, sp, #16
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
	MPU9250_tx = AK8963_CNTL1_Continous2; //Continuous Mode 2 (100Hz) + 16Bit Output
 8000b6a:	4b25      	ldr	r3, [pc, #148]	; (8000c00 <MPU9250_AK8963_Setup+0xa0>)
 8000b6c:	2216      	movs	r2, #22
 8000b6e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, AK8963_ADDR, AK8963_CNTL1, 1, &MPU9250_tx, 1, 100);
 8000b70:	2364      	movs	r3, #100	; 0x64
 8000b72:	9302      	str	r3, [sp, #8]
 8000b74:	2301      	movs	r3, #1
 8000b76:	9301      	str	r3, [sp, #4]
 8000b78:	4b21      	ldr	r3, [pc, #132]	; (8000c00 <MPU9250_AK8963_Setup+0xa0>)
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	220a      	movs	r2, #10
 8000b80:	2118      	movs	r1, #24
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f008 f9b4 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b88:	200a      	movs	r0, #10
 8000b8a:	f004 ffc3 	bl	8005b14 <HAL_Delay>

	HAL_I2C_Mem_Read(I2Cx, AK8963_ADDR, AK8963_MPU9250_ASAX, 1, &MPU9250_rx_buf[0], 3, 100);
 8000b8e:	2364      	movs	r3, #100	; 0x64
 8000b90:	9302      	str	r3, [sp, #8]
 8000b92:	2303      	movs	r3, #3
 8000b94:	9301      	str	r3, [sp, #4]
 8000b96:	4b1b      	ldr	r3, [pc, #108]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	2210      	movs	r2, #16
 8000b9e:	2118      	movs	r1, #24
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f008 fab9 	bl	8009118 <HAL_I2C_Mem_Read>
	HAL_Delay(10);
 8000ba6:	200a      	movs	r0, #10
 8000ba8:	f004 ffb4 	bl	8005b14 <HAL_Delay>

	DataStruct->ASAX = MPU9250_rx_buf[0];
 8000bac:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	DataStruct->ASAY = MPU9250_rx_buf[1];
 8000bb6:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000bb8:	785a      	ldrb	r2, [r3, #1]
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	DataStruct->ASAZ = MPU9250_rx_buf[2];
 8000bc0:	4b10      	ldr	r3, [pc, #64]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000bc2:	789a      	ldrb	r2, [r3, #2]
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

	HAL_I2C_Mem_Read(I2Cx, AK8963_ADDR, AK8963_WIA, 1, &AK8963_WAI, 3, 100);
 8000bca:	2364      	movs	r3, #100	; 0x64
 8000bcc:	9302      	str	r3, [sp, #8]
 8000bce:	2303      	movs	r3, #3
 8000bd0:	9301      	str	r3, [sp, #4]
 8000bd2:	4b0d      	ldr	r3, [pc, #52]	; (8000c08 <MPU9250_AK8963_Setup+0xa8>)
 8000bd4:	9300      	str	r3, [sp, #0]
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2118      	movs	r1, #24
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f008 fa9b 	bl	8009118 <HAL_I2C_Mem_Read>
	HAL_Delay(10);
 8000be2:	200a      	movs	r0, #10
 8000be4:	f004 ff96 	bl	8005b14 <HAL_Delay>

	if(AK8963_WAI == 0b01001000) return 1;
 8000be8:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <MPU9250_AK8963_Setup+0xa8>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b48      	cmp	r3, #72	; 0x48
 8000bee:	d101      	bne.n	8000bf4 <MPU9250_AK8963_Setup+0x94>
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e000      	b.n	8000bf6 <MPU9250_AK8963_Setup+0x96>
	return 0;
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	24000275 	.word	0x24000275
 8000c04:	240002f8 	.word	0x240002f8
 8000c08:	240002f4 	.word	0x240002f4

08000c0c <MPU9250_Slave0_Enable>:

void MPU9250_Slave0_Enable(I2C_HandleTypeDef *I2Cx)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af04      	add	r7, sp, #16
 8000c12:	6078      	str	r0, [r7, #4]
	MPU9250_tx = (AK8963_ADDR >> 1) | 0x80; //Access Slave into read mode
 8000c14:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c16:	228c      	movs	r2, #140	; 0x8c
 8000c18:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_SLV0_ADDR, 1, &MPU9250_tx, 1, 100);
 8000c1a:	2364      	movs	r3, #100	; 0x64
 8000c1c:	9302      	str	r3, [sp, #8]
 8000c1e:	2301      	movs	r3, #1
 8000c20:	9301      	str	r3, [sp, #4]
 8000c22:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	2301      	movs	r3, #1
 8000c28:	2225      	movs	r2, #37	; 0x25
 8000c2a:	21d0      	movs	r1, #208	; 0xd0
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f008 f95f 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000c32:	200a      	movs	r0, #10
 8000c34:	f004 ff6e 	bl	8005b14 <HAL_Delay>

	MPU9250_tx = AK8963_HXL; //Slave REG for reading to take place
 8000c38:	4b13      	ldr	r3, [pc, #76]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c3a:	2203      	movs	r2, #3
 8000c3c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_SLV0_REG, 1, &MPU9250_tx, 1, 100);
 8000c3e:	2364      	movs	r3, #100	; 0x64
 8000c40:	9302      	str	r3, [sp, #8]
 8000c42:	2301      	movs	r3, #1
 8000c44:	9301      	str	r3, [sp, #4]
 8000c46:	4b10      	ldr	r3, [pc, #64]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	2226      	movs	r2, #38	; 0x26
 8000c4e:	21d0      	movs	r1, #208	; 0xd0
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f008 f94d 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000c56:	200a      	movs	r0, #10
 8000c58:	f004 ff5c 	bl	8005b14 <HAL_Delay>

	MPU9250_tx = 0x80 | 0x07; //Number of data bytes
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c5e:	2287      	movs	r2, #135	; 0x87
 8000c60:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_SLV0_CTRL, 1, &MPU9250_tx, 1, 100);
 8000c62:	2364      	movs	r3, #100	; 0x64
 8000c64:	9302      	str	r3, [sp, #8]
 8000c66:	2301      	movs	r3, #1
 8000c68:	9301      	str	r3, [sp, #4]
 8000c6a:	4b07      	ldr	r3, [pc, #28]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	2301      	movs	r3, #1
 8000c70:	2227      	movs	r2, #39	; 0x27
 8000c72:	21d0      	movs	r1, #208	; 0xd0
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f008 f93b 	bl	8008ef0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f004 ff4a 	bl	8005b14 <HAL_Delay>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	24000275 	.word	0x24000275

08000c8c <MPU9250_Read_All>:

void MPU9250_Read_All(I2C_HandleTypeDef *I2Cx)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af02      	add	r7, sp, #8
 8000c92:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read_DMA(I2Cx, MPU6500_ADDR, MPU6500_ACCEL_XOUT_H, 1, &MPU9250_rx_buf[0], 20);
 8000c94:	2314      	movs	r3, #20
 8000c96:	9301      	str	r3, [sp, #4]
 8000c98:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <MPU9250_Read_All+0x24>)
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	223b      	movs	r2, #59	; 0x3b
 8000ca0:	21d0      	movs	r1, #208	; 0xd0
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f008 fb52 	bl	800934c <HAL_I2C_Mem_Read_DMA>
}
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	240002f8 	.word	0x240002f8

08000cb4 <MPU9250_Parsing>:

void MPU9250_Parsing(MPU9250_t *DataStruct)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
	DataStruct->Ax_Raw = -(MPU9250_rx_buf[0] << 8 | MPU9250_rx_buf[1]);
 8000cbc:	4bb6      	ldr	r3, [pc, #728]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	021b      	lsls	r3, r3, #8
 8000cc2:	b21a      	sxth	r2, r3
 8000cc4:	4bb4      	ldr	r3, [pc, #720]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cc6:	785b      	ldrb	r3, [r3, #1]
 8000cc8:	b21b      	sxth	r3, r3
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	b21b      	sxth	r3, r3
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	425b      	negs	r3, r3
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	b21a      	sxth	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	801a      	strh	r2, [r3, #0]
	DataStruct->Ay_Raw = (MPU9250_rx_buf[2] << 8 | MPU9250_rx_buf[3]);
 8000cda:	4baf      	ldr	r3, [pc, #700]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cdc:	789b      	ldrb	r3, [r3, #2]
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	b21a      	sxth	r2, r3
 8000ce2:	4bad      	ldr	r3, [pc, #692]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000ce4:	78db      	ldrb	r3, [r3, #3]
 8000ce6:	b21b      	sxth	r3, r3
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	b21a      	sxth	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	805a      	strh	r2, [r3, #2]
	DataStruct->Az_Raw = (MPU9250_rx_buf[4] << 8 | MPU9250_rx_buf[5]); // Didn't Save Temp Value
 8000cf0:	4ba9      	ldr	r3, [pc, #676]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cf2:	791b      	ldrb	r3, [r3, #4]
 8000cf4:	021b      	lsls	r3, r3, #8
 8000cf6:	b21a      	sxth	r2, r3
 8000cf8:	4ba7      	ldr	r3, [pc, #668]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cfa:	795b      	ldrb	r3, [r3, #5]
 8000cfc:	b21b      	sxth	r3, r3
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	b21a      	sxth	r2, r3
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	809a      	strh	r2, [r3, #4]
	DataStruct->Gx_Raw = (MPU9250_rx_buf[8] << 8 | MPU9250_rx_buf[9]);
 8000d06:	4ba4      	ldr	r3, [pc, #656]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d08:	7a1b      	ldrb	r3, [r3, #8]
 8000d0a:	021b      	lsls	r3, r3, #8
 8000d0c:	b21a      	sxth	r2, r3
 8000d0e:	4ba2      	ldr	r3, [pc, #648]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d10:	7a5b      	ldrb	r3, [r3, #9]
 8000d12:	b21b      	sxth	r3, r3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	b21a      	sxth	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	829a      	strh	r2, [r3, #20]
	DataStruct->Gy_Raw = -(MPU9250_rx_buf[10] << 8 | MPU9250_rx_buf[11]);
 8000d1c:	4b9e      	ldr	r3, [pc, #632]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d1e:	7a9b      	ldrb	r3, [r3, #10]
 8000d20:	021b      	lsls	r3, r3, #8
 8000d22:	b21a      	sxth	r2, r3
 8000d24:	4b9c      	ldr	r3, [pc, #624]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d26:	7adb      	ldrb	r3, [r3, #11]
 8000d28:	b21b      	sxth	r3, r3
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	b21b      	sxth	r3, r3
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	425b      	negs	r3, r3
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	b21a      	sxth	r2, r3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	82da      	strh	r2, [r3, #22]
	DataStruct->Gz_Raw = -(MPU9250_rx_buf[12] << 8 | MPU9250_rx_buf[13]);
 8000d3a:	4b97      	ldr	r3, [pc, #604]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d3c:	7b1b      	ldrb	r3, [r3, #12]
 8000d3e:	021b      	lsls	r3, r3, #8
 8000d40:	b21a      	sxth	r2, r3
 8000d42:	4b95      	ldr	r3, [pc, #596]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d44:	7b5b      	ldrb	r3, [r3, #13]
 8000d46:	b21b      	sxth	r3, r3
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	b21b      	sxth	r3, r3
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	425b      	negs	r3, r3
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	b21a      	sxth	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	831a      	strh	r2, [r3, #24]
	DataStruct->My_Raw = -(MPU9250_rx_buf[15] << 8 | MPU9250_rx_buf[14]);
 8000d58:	4b8f      	ldr	r3, [pc, #572]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d5a:	7bdb      	ldrb	r3, [r3, #15]
 8000d5c:	021b      	lsls	r3, r3, #8
 8000d5e:	b21a      	sxth	r2, r3
 8000d60:	4b8d      	ldr	r3, [pc, #564]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d62:	7b9b      	ldrb	r3, [r3, #14]
 8000d64:	b21b      	sxth	r3, r3
 8000d66:	4313      	orrs	r3, r2
 8000d68:	b21b      	sxth	r3, r3
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	425b      	negs	r3, r3
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	b21a      	sxth	r2, r3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	DataStruct->Mx_Raw = (MPU9250_rx_buf[17] << 8 | MPU9250_rx_buf[16]);
 8000d78:	4b87      	ldr	r3, [pc, #540]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d7a:	7c5b      	ldrb	r3, [r3, #17]
 8000d7c:	021b      	lsls	r3, r3, #8
 8000d7e:	b21a      	sxth	r2, r3
 8000d80:	4b85      	ldr	r3, [pc, #532]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d82:	7c1b      	ldrb	r3, [r3, #16]
 8000d84:	b21b      	sxth	r3, r3
 8000d86:	4313      	orrs	r3, r2
 8000d88:	b21a      	sxth	r2, r3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	DataStruct->Mz_Raw = (MPU9250_rx_buf[19] << 8 | MPU9250_rx_buf[18]);
 8000d90:	4b81      	ldr	r3, [pc, #516]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d92:	7cdb      	ldrb	r3, [r3, #19]
 8000d94:	021b      	lsls	r3, r3, #8
 8000d96:	b21a      	sxth	r2, r3
 8000d98:	4b7f      	ldr	r3, [pc, #508]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d9a:	7c9b      	ldrb	r3, [r3, #18]
 8000d9c:	b21b      	sxth	r3, r3
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	b21a      	sxth	r2, r3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	DataStruct->Ax = DataStruct->Ax_Raw / MPU9250_Acc_LSB;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dae:	ee07 3a90 	vmov	s15, r3
 8000db2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000db6:	4b79      	ldr	r3, [pc, #484]	; (8000f9c <MPU9250_Parsing+0x2e8>)
 8000db8:	ed93 7a00 	vldr	s14, [r3]
 8000dbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	edc3 7a02 	vstr	s15, [r3, #8]
	DataStruct->Ay = DataStruct->Ay_Raw / MPU9250_Acc_LSB;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000dcc:	ee07 3a90 	vmov	s15, r3
 8000dd0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000dd4:	4b71      	ldr	r3, [pc, #452]	; (8000f9c <MPU9250_Parsing+0x2e8>)
 8000dd6:	ed93 7a00 	vldr	s14, [r3]
 8000dda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	edc3 7a03 	vstr	s15, [r3, #12]
	DataStruct->Az = (DataStruct->Az_Raw / MPU9250_Acc_LSB);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000dea:	ee07 3a90 	vmov	s15, r3
 8000dee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000df2:	4b6a      	ldr	r3, [pc, #424]	; (8000f9c <MPU9250_Parsing+0x2e8>)
 8000df4:	ed93 7a00 	vldr	s14, [r3]
 8000df8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	edc3 7a04 	vstr	s15, [r3, #16]
	DataStruct->Gx = DataStruct->Gx_Raw / MPU9250_Gyro_LSB;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000e08:	ee07 3a90 	vmov	s15, r3
 8000e0c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e10:	4b63      	ldr	r3, [pc, #396]	; (8000fa0 <MPU9250_Parsing+0x2ec>)
 8000e12:	ed93 7a00 	vldr	s14, [r3]
 8000e16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	edc3 7a07 	vstr	s15, [r3, #28]
	DataStruct->Gy = DataStruct->Gy_Raw / MPU9250_Gyro_LSB;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000e26:	ee07 3a90 	vmov	s15, r3
 8000e2a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e2e:	4b5c      	ldr	r3, [pc, #368]	; (8000fa0 <MPU9250_Parsing+0x2ec>)
 8000e30:	ed93 7a00 	vldr	s14, [r3]
 8000e34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	edc3 7a08 	vstr	s15, [r3, #32]
	DataStruct->Gz = DataStruct->Gz_Raw / MPU9250_Gyro_LSB;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e4c:	4b54      	ldr	r3, [pc, #336]	; (8000fa0 <MPU9250_Parsing+0x2ec>)
 8000e4e:	ed93 7a00 	vldr	s14, [r3]
 8000e52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	DataStruct->Mx = (DataStruct->Mx_Raw * ((DataStruct->ASAX - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8000e62:	461a      	mov	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8000e6a:	3b80      	subs	r3, #128	; 0x80
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	da00      	bge.n	8000e72 <MPU9250_Parsing+0x1be>
 8000e70:	33ff      	adds	r3, #255	; 0xff
 8000e72:	121b      	asrs	r3, r3, #8
 8000e74:	3301      	adds	r3, #1
 8000e76:	fb03 f302 	mul.w	r3, r3, r2
 8000e7a:	ee07 3a90 	vmov	s15, r3
 8000e7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e82:	4b48      	ldr	r3, [pc, #288]	; (8000fa4 <MPU9250_Parsing+0x2f0>)
 8000e84:	edd3 7a00 	vldr	s15, [r3]
 8000e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	DataStruct->My = (DataStruct->My_Raw * ((DataStruct->ASAY - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8000e98:	461a      	mov	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8000ea0:	3b80      	subs	r3, #128	; 0x80
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	da00      	bge.n	8000ea8 <MPU9250_Parsing+0x1f4>
 8000ea6:	33ff      	adds	r3, #255	; 0xff
 8000ea8:	121b      	asrs	r3, r3, #8
 8000eaa:	3301      	adds	r3, #1
 8000eac:	fb03 f302 	mul.w	r3, r3, r2
 8000eb0:	ee07 3a90 	vmov	s15, r3
 8000eb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eb8:	4b3a      	ldr	r3, [pc, #232]	; (8000fa4 <MPU9250_Parsing+0x2f0>)
 8000eba:	edd3 7a00 	vldr	s15, [r3]
 8000ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	DataStruct->Mz = (DataStruct->Mz_Raw * ((DataStruct->ASAZ - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8000ece:	461a      	mov	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000ed6:	3b80      	subs	r3, #128	; 0x80
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	da00      	bge.n	8000ede <MPU9250_Parsing+0x22a>
 8000edc:	33ff      	adds	r3, #255	; 0xff
 8000ede:	121b      	asrs	r3, r3, #8
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	fb03 f302 	mul.w	r3, r3, r2
 8000ee6:	ee07 3a90 	vmov	s15, r3
 8000eea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eee:	4b2d      	ldr	r3, [pc, #180]	; (8000fa4 <MPU9250_Parsing+0x2f0>)
 8000ef0:	edd3 7a00 	vldr	s15, [r3]
 8000ef4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78

	DataStruct->Gx -= DataStruct->Gx_Offset;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	ed93 7a07 	vldr	s14, [r3, #28]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000f0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	edc3 7a07 	vstr	s15, [r3, #28]
	DataStruct->Gy -= DataStruct->Gy_Offset;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	ed93 7a08 	vldr	s14, [r3, #32]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000f20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	edc3 7a08 	vstr	s15, [r3, #32]
	DataStruct->Gz -= DataStruct->Gz_Offset;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000f36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	DataStruct->Mx -= DataStruct->Mx_Offset;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8000f4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	DataStruct->My -= DataStruct->My_Offset;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8000f62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	DataStruct->Mz -= DataStruct->Mz_Offset;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8000f78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78

	DataStruct->Gx_Rad = DataStruct->Gx * D2R;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	edd3 7a07 	vldr	s15, [r3, #28]
 8000f88:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000fa8 <MPU9250_Parsing+0x2f4>
 8000f8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
 8000f96:	e009      	b.n	8000fac <MPU9250_Parsing+0x2f8>
 8000f98:	240002f8 	.word	0x240002f8
 8000f9c:	24000004 	.word	0x24000004
 8000fa0:	24000000 	.word	0x24000000
 8000fa4:	24000008 	.word	0x24000008
 8000fa8:	3c8efa35 	.word	0x3c8efa35
	DataStruct->Gy_Rad = DataStruct->Gy * D2R;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	edd3 7a08 	vldr	s15, [r3, #32]
 8000fb2:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 8000fa8 <MPU9250_Parsing+0x2f4>
 8000fb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	DataStruct->Gz_Rad = DataStruct->Gz * D2R;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000fc6:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 8000fa8 <MPU9250_Parsing+0x2f4>
 8000fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <MPU9250_Parsing_NoOffset>:

void MPU9250_Parsing_NoOffset(MPU9250_t *DataStruct)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	DataStruct->Ax_Raw = -(MPU9250_rx_buf[0] << 8 | MPU9250_rx_buf[1]);
 8000fe8:	4ba2      	ldr	r3, [pc, #648]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	b21a      	sxth	r2, r3
 8000ff0:	4ba0      	ldr	r3, [pc, #640]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8000ff2:	785b      	ldrb	r3, [r3, #1]
 8000ff4:	b21b      	sxth	r3, r3
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	425b      	negs	r3, r3
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	b21a      	sxth	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	801a      	strh	r2, [r3, #0]
	DataStruct->Ay_Raw = (MPU9250_rx_buf[2] << 8 | MPU9250_rx_buf[3]);
 8001006:	4b9b      	ldr	r3, [pc, #620]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001008:	789b      	ldrb	r3, [r3, #2]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	b21a      	sxth	r2, r3
 800100e:	4b99      	ldr	r3, [pc, #612]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001010:	78db      	ldrb	r3, [r3, #3]
 8001012:	b21b      	sxth	r3, r3
 8001014:	4313      	orrs	r3, r2
 8001016:	b21a      	sxth	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	805a      	strh	r2, [r3, #2]
	DataStruct->Az_Raw = (MPU9250_rx_buf[4] << 8 | MPU9250_rx_buf[5]); // Didn't Save Temp Value
 800101c:	4b95      	ldr	r3, [pc, #596]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 800101e:	791b      	ldrb	r3, [r3, #4]
 8001020:	021b      	lsls	r3, r3, #8
 8001022:	b21a      	sxth	r2, r3
 8001024:	4b93      	ldr	r3, [pc, #588]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001026:	795b      	ldrb	r3, [r3, #5]
 8001028:	b21b      	sxth	r3, r3
 800102a:	4313      	orrs	r3, r2
 800102c:	b21a      	sxth	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	809a      	strh	r2, [r3, #4]
	DataStruct->Gx_Raw = (MPU9250_rx_buf[8] << 8 | MPU9250_rx_buf[9]);
 8001032:	4b90      	ldr	r3, [pc, #576]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001034:	7a1b      	ldrb	r3, [r3, #8]
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	b21a      	sxth	r2, r3
 800103a:	4b8e      	ldr	r3, [pc, #568]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 800103c:	7a5b      	ldrb	r3, [r3, #9]
 800103e:	b21b      	sxth	r3, r3
 8001040:	4313      	orrs	r3, r2
 8001042:	b21a      	sxth	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	829a      	strh	r2, [r3, #20]
	DataStruct->Gy_Raw = -(MPU9250_rx_buf[10] << 8 | MPU9250_rx_buf[11]);
 8001048:	4b8a      	ldr	r3, [pc, #552]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 800104a:	7a9b      	ldrb	r3, [r3, #10]
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	b21a      	sxth	r2, r3
 8001050:	4b88      	ldr	r3, [pc, #544]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001052:	7adb      	ldrb	r3, [r3, #11]
 8001054:	b21b      	sxth	r3, r3
 8001056:	4313      	orrs	r3, r2
 8001058:	b21b      	sxth	r3, r3
 800105a:	b29b      	uxth	r3, r3
 800105c:	425b      	negs	r3, r3
 800105e:	b29b      	uxth	r3, r3
 8001060:	b21a      	sxth	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	82da      	strh	r2, [r3, #22]
	DataStruct->Gz_Raw = -(MPU9250_rx_buf[12] << 8 | MPU9250_rx_buf[13]);
 8001066:	4b83      	ldr	r3, [pc, #524]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001068:	7b1b      	ldrb	r3, [r3, #12]
 800106a:	021b      	lsls	r3, r3, #8
 800106c:	b21a      	sxth	r2, r3
 800106e:	4b81      	ldr	r3, [pc, #516]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001070:	7b5b      	ldrb	r3, [r3, #13]
 8001072:	b21b      	sxth	r3, r3
 8001074:	4313      	orrs	r3, r2
 8001076:	b21b      	sxth	r3, r3
 8001078:	b29b      	uxth	r3, r3
 800107a:	425b      	negs	r3, r3
 800107c:	b29b      	uxth	r3, r3
 800107e:	b21a      	sxth	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	831a      	strh	r2, [r3, #24]
	DataStruct->My_Raw = -(MPU9250_rx_buf[15] << 8 | MPU9250_rx_buf[14]);
 8001084:	4b7b      	ldr	r3, [pc, #492]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001086:	7bdb      	ldrb	r3, [r3, #15]
 8001088:	021b      	lsls	r3, r3, #8
 800108a:	b21a      	sxth	r2, r3
 800108c:	4b79      	ldr	r3, [pc, #484]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 800108e:	7b9b      	ldrb	r3, [r3, #14]
 8001090:	b21b      	sxth	r3, r3
 8001092:	4313      	orrs	r3, r2
 8001094:	b21b      	sxth	r3, r3
 8001096:	b29b      	uxth	r3, r3
 8001098:	425b      	negs	r3, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	b21a      	sxth	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	DataStruct->Mx_Raw = (MPU9250_rx_buf[17] << 8 | MPU9250_rx_buf[16]);
 80010a4:	4b73      	ldr	r3, [pc, #460]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 80010a6:	7c5b      	ldrb	r3, [r3, #17]
 80010a8:	021b      	lsls	r3, r3, #8
 80010aa:	b21a      	sxth	r2, r3
 80010ac:	4b71      	ldr	r3, [pc, #452]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 80010ae:	7c1b      	ldrb	r3, [r3, #16]
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	DataStruct->Mz_Raw = (MPU9250_rx_buf[19] << 8 | MPU9250_rx_buf[18]);
 80010bc:	4b6d      	ldr	r3, [pc, #436]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 80010be:	7cdb      	ldrb	r3, [r3, #19]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	4b6b      	ldr	r3, [pc, #428]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 80010c6:	7c9b      	ldrb	r3, [r3, #18]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	DataStruct->Ax = DataStruct->Ax_Raw / MPU9250_Acc_LSB;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010e2:	4b65      	ldr	r3, [pc, #404]	; (8001278 <MPU9250_Parsing_NoOffset+0x298>)
 80010e4:	ed93 7a00 	vldr	s14, [r3]
 80010e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	edc3 7a02 	vstr	s15, [r3, #8]
	DataStruct->Ay = DataStruct->Ay_Raw / MPU9250_Acc_LSB;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010f8:	ee07 3a90 	vmov	s15, r3
 80010fc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001100:	4b5d      	ldr	r3, [pc, #372]	; (8001278 <MPU9250_Parsing_NoOffset+0x298>)
 8001102:	ed93 7a00 	vldr	s14, [r3]
 8001106:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	edc3 7a03 	vstr	s15, [r3, #12]
	DataStruct->Az = (DataStruct->Az_Raw / MPU9250_Acc_LSB);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001116:	ee07 3a90 	vmov	s15, r3
 800111a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800111e:	4b56      	ldr	r3, [pc, #344]	; (8001278 <MPU9250_Parsing_NoOffset+0x298>)
 8001120:	ed93 7a00 	vldr	s14, [r3]
 8001124:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	edc3 7a04 	vstr	s15, [r3, #16]
	DataStruct->Gx = DataStruct->Gx_Raw / MPU9250_Gyro_LSB;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001134:	ee07 3a90 	vmov	s15, r3
 8001138:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800113c:	4b4f      	ldr	r3, [pc, #316]	; (800127c <MPU9250_Parsing_NoOffset+0x29c>)
 800113e:	ed93 7a00 	vldr	s14, [r3]
 8001142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	edc3 7a07 	vstr	s15, [r3, #28]
	DataStruct->Gy = DataStruct->Gy_Raw / MPU9250_Gyro_LSB;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001152:	ee07 3a90 	vmov	s15, r3
 8001156:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800115a:	4b48      	ldr	r3, [pc, #288]	; (800127c <MPU9250_Parsing_NoOffset+0x29c>)
 800115c:	ed93 7a00 	vldr	s14, [r3]
 8001160:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	edc3 7a08 	vstr	s15, [r3, #32]
	DataStruct->Gz = DataStruct->Gz_Raw / MPU9250_Gyro_LSB;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001170:	ee07 3a90 	vmov	s15, r3
 8001174:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001178:	4b40      	ldr	r3, [pc, #256]	; (800127c <MPU9250_Parsing_NoOffset+0x29c>)
 800117a:	ed93 7a00 	vldr	s14, [r3]
 800117e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	DataStruct->Mx = (DataStruct->Mx_Raw * ((DataStruct->ASAX - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800118e:	461a      	mov	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001196:	3b80      	subs	r3, #128	; 0x80
 8001198:	2b00      	cmp	r3, #0
 800119a:	da00      	bge.n	800119e <MPU9250_Parsing_NoOffset+0x1be>
 800119c:	33ff      	adds	r3, #255	; 0xff
 800119e:	121b      	asrs	r3, r3, #8
 80011a0:	3301      	adds	r3, #1
 80011a2:	fb03 f302 	mul.w	r3, r3, r2
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011ae:	4b34      	ldr	r3, [pc, #208]	; (8001280 <MPU9250_Parsing_NoOffset+0x2a0>)
 80011b0:	edd3 7a00 	vldr	s15, [r3]
 80011b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	DataStruct->My = (DataStruct->My_Raw * ((DataStruct->ASAY - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 80011c4:	461a      	mov	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80011cc:	3b80      	subs	r3, #128	; 0x80
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	da00      	bge.n	80011d4 <MPU9250_Parsing_NoOffset+0x1f4>
 80011d2:	33ff      	adds	r3, #255	; 0xff
 80011d4:	121b      	asrs	r3, r3, #8
 80011d6:	3301      	adds	r3, #1
 80011d8:	fb03 f302 	mul.w	r3, r3, r2
 80011dc:	ee07 3a90 	vmov	s15, r3
 80011e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011e4:	4b26      	ldr	r3, [pc, #152]	; (8001280 <MPU9250_Parsing_NoOffset+0x2a0>)
 80011e6:	edd3 7a00 	vldr	s15, [r3]
 80011ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	DataStruct->Mz = (DataStruct->Mz_Raw * ((DataStruct->ASAZ - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80011fa:	461a      	mov	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001202:	3b80      	subs	r3, #128	; 0x80
 8001204:	2b00      	cmp	r3, #0
 8001206:	da00      	bge.n	800120a <MPU9250_Parsing_NoOffset+0x22a>
 8001208:	33ff      	adds	r3, #255	; 0xff
 800120a:	121b      	asrs	r3, r3, #8
 800120c:	3301      	adds	r3, #1
 800120e:	fb03 f302 	mul.w	r3, r3, r2
 8001212:	ee07 3a90 	vmov	s15, r3
 8001216:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800121a:	4b19      	ldr	r3, [pc, #100]	; (8001280 <MPU9250_Parsing_NoOffset+0x2a0>)
 800121c:	edd3 7a00 	vldr	s15, [r3]
 8001220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78

	DataStruct->Gx_Rad = DataStruct->Gx * D2R;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001230:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001284 <MPU9250_Parsing_NoOffset+0x2a4>
 8001234:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	DataStruct->Gy_Rad = DataStruct->Gy * D2R;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	edd3 7a08 	vldr	s15, [r3, #32]
 8001244:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001284 <MPU9250_Parsing_NoOffset+0x2a4>
 8001248:	ee67 7a87 	vmul.f32	s15, s15, s14
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	DataStruct->Gz_Rad = DataStruct->Gz * D2R;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001258:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001284 <MPU9250_Parsing_NoOffset+0x2a4>
 800125c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	240002f8 	.word	0x240002f8
 8001278:	24000004 	.word	0x24000004
 800127c:	24000000 	.word	0x24000000
 8001280:	24000008 	.word	0x24000008
 8001284:	3c8efa35 	.word	0x3c8efa35

08001288 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b0ae      	sub	sp, #184	; 0xb8
 800128c:	af00      	add	r7, sp, #0
 800128e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8001292:	edc7 0a08 	vstr	s1, [r7, #32]
 8001296:	ed87 1a07 	vstr	s2, [r7, #28]
 800129a:	edc7 1a06 	vstr	s3, [r7, #24]
 800129e:	ed87 2a05 	vstr	s4, [r7, #20]
 80012a2:	edc7 2a04 	vstr	s5, [r7, #16]
 80012a6:	ed87 3a03 	vstr	s6, [r7, #12]
 80012aa:	edc7 3a02 	vstr	s7, [r7, #8]
 80012ae:	ed87 4a01 	vstr	s8, [r7, #4]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;
	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 80012b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012be:	d11d      	bne.n	80012fc <MadgwickAHRSupdate+0x74>
 80012c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	d116      	bne.n	80012fc <MadgwickAHRSupdate+0x74>
 80012ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80012d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012da:	d10f      	bne.n	80012fc <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 80012dc:	edd7 2a04 	vldr	s5, [r7, #16]
 80012e0:	ed97 2a05 	vldr	s4, [r7, #20]
 80012e4:	edd7 1a06 	vldr	s3, [r7, #24]
 80012e8:	ed97 1a07 	vldr	s2, [r7, #28]
 80012ec:	edd7 0a08 	vldr	s1, [r7, #32]
 80012f0:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80012f4:	f000 ffd6 	bl	80022a4 <MadgwickAHRSupdateIMU>
		return;
 80012f8:	f000 bfb4 	b.w	8002264 <MadgwickAHRSupdate+0xfdc>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80012fc:	4be6      	ldr	r3, [pc, #920]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80012fe:	edd3 7a00 	vldr	s15, [r3]
 8001302:	eeb1 7a67 	vneg.f32	s14, s15
 8001306:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800130a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800130e:	4be3      	ldr	r3, [pc, #908]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001310:	edd3 6a00 	vldr	s13, [r3]
 8001314:	edd7 7a08 	vldr	s15, [r7, #32]
 8001318:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800131c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001320:	4bdf      	ldr	r3, [pc, #892]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001322:	edd3 6a00 	vldr	s13, [r3]
 8001326:	edd7 7a07 	vldr	s15, [r7, #28]
 800132a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800132e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001332:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133a:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800133e:	4bd9      	ldr	r3, [pc, #868]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 8001340:	ed93 7a00 	vldr	s14, [r3]
 8001344:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001348:	ee27 7a27 	vmul.f32	s14, s14, s15
 800134c:	4bd3      	ldr	r3, [pc, #844]	; (800169c <MadgwickAHRSupdate+0x414>)
 800134e:	edd3 6a00 	vldr	s13, [r3]
 8001352:	edd7 7a07 	vldr	s15, [r7, #28]
 8001356:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800135a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800135e:	4bd0      	ldr	r3, [pc, #832]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001360:	edd3 6a00 	vldr	s13, [r3]
 8001364:	edd7 7a08 	vldr	s15, [r7, #32]
 8001368:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800136c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001370:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001378:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800137c:	4bc9      	ldr	r3, [pc, #804]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 800137e:	ed93 7a00 	vldr	s14, [r3]
 8001382:	edd7 7a08 	vldr	s15, [r7, #32]
 8001386:	ee27 7a27 	vmul.f32	s14, s14, s15
 800138a:	4bc3      	ldr	r3, [pc, #780]	; (8001698 <MadgwickAHRSupdate+0x410>)
 800138c:	edd3 6a00 	vldr	s13, [r3]
 8001390:	edd7 7a07 	vldr	s15, [r7, #28]
 8001394:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001398:	ee37 7a67 	vsub.f32	s14, s14, s15
 800139c:	4bc0      	ldr	r3, [pc, #768]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 800139e:	edd3 6a00 	vldr	s13, [r3]
 80013a2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80013a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ae:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b6:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80013ba:	4bba      	ldr	r3, [pc, #744]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80013bc:	ed93 7a00 	vldr	s14, [r3]
 80013c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80013c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c8:	4bb3      	ldr	r3, [pc, #716]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80013ca:	edd3 6a00 	vldr	s13, [r3]
 80013ce:	edd7 7a08 	vldr	s15, [r7, #32]
 80013d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013da:	4bb0      	ldr	r3, [pc, #704]	; (800169c <MadgwickAHRSupdate+0x414>)
 80013dc:	edd3 6a00 	vldr	s13, [r3]
 80013e0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80013e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f4:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80013f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80013fc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001404:	d10e      	bne.n	8001424 <MadgwickAHRSupdate+0x19c>
 8001406:	edd7 7a05 	vldr	s15, [r7, #20]
 800140a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800140e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001412:	d107      	bne.n	8001424 <MadgwickAHRSupdate+0x19c>
 8001414:	edd7 7a04 	vldr	s15, [r7, #16]
 8001418:	eef5 7a40 	vcmp.f32	s15, #0.0
 800141c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001420:	f000 85a6 	beq.w	8001f70 <MadgwickAHRSupdate+0xce8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001424:	edd7 7a06 	vldr	s15, [r7, #24]
 8001428:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800142c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001430:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001434:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001438:	edd7 7a04 	vldr	s15, [r7, #16]
 800143c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001440:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001444:	eeb0 0a67 	vmov.f32	s0, s15
 8001448:	f001 fb5a 	bl	8002b00 <invSqrt>
 800144c:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		ax *= recipNorm;
 8001450:	ed97 7a06 	vldr	s14, [r7, #24]
 8001454:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145c:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 8001460:	ed97 7a05 	vldr	s14, [r7, #20]
 8001464:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001468:	ee67 7a27 	vmul.f32	s15, s14, s15
 800146c:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 8001470:	ed97 7a04 	vldr	s14, [r7, #16]
 8001474:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800147c:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8001480:	edd7 7a03 	vldr	s15, [r7, #12]
 8001484:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001488:	edd7 7a02 	vldr	s15, [r7, #8]
 800148c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001490:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001494:	edd7 7a01 	vldr	s15, [r7, #4]
 8001498:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800149c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a0:	eeb0 0a67 	vmov.f32	s0, s15
 80014a4:	f001 fb2c 	bl	8002b00 <invSqrt>
 80014a8:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		mx *= recipNorm;
 80014ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80014b0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80014b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b8:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 80014bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80014c0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80014c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c8:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 80014cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80014d0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80014d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d8:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 80014dc:	4b71      	ldr	r3, [pc, #452]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80014e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80014ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ee:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
		_2q0my = 2.0f * q0 * my;
 80014f2:	4b6c      	ldr	r3, [pc, #432]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80014f4:	edd3 7a00 	vldr	s15, [r3]
 80014f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80014fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8001500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001504:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8001508:	4b66      	ldr	r3, [pc, #408]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 800150a:	edd3 7a00 	vldr	s15, [r3]
 800150e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001512:	ed97 7a01 	vldr	s14, [r7, #4]
 8001516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800151a:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
		_2q1mx = 2.0f * q1 * mx;
 800151e:	4b5e      	ldr	r3, [pc, #376]	; (8001698 <MadgwickAHRSupdate+0x410>)
 8001520:	edd3 7a00 	vldr	s15, [r3]
 8001524:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001528:	ed97 7a03 	vldr	s14, [r7, #12]
 800152c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001530:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
		_2q0 = 2.0f * q0;
 8001534:	4b5b      	ldr	r3, [pc, #364]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 8001536:	edd3 7a00 	vldr	s15, [r3]
 800153a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800153e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
		_2q1 = 2.0f * q1;
 8001542:	4b55      	ldr	r3, [pc, #340]	; (8001698 <MadgwickAHRSupdate+0x410>)
 8001544:	edd3 7a00 	vldr	s15, [r3]
 8001548:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800154c:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
		_2q2 = 2.0f * q2;
 8001550:	4b52      	ldr	r3, [pc, #328]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001552:	edd3 7a00 	vldr	s15, [r3]
 8001556:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800155a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
		_2q3 = 2.0f * q3;
 800155e:	4b50      	ldr	r3, [pc, #320]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001568:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		_2q0q2 = 2.0f * q0 * q2;
 800156c:	4b4d      	ldr	r3, [pc, #308]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 800156e:	edd3 7a00 	vldr	s15, [r3]
 8001572:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001576:	4b49      	ldr	r3, [pc, #292]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001578:	edd3 7a00 	vldr	s15, [r3]
 800157c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001580:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
		_2q2q3 = 2.0f * q2 * q3;
 8001584:	4b45      	ldr	r3, [pc, #276]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001586:	edd3 7a00 	vldr	s15, [r3]
 800158a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800158e:	4b44      	ldr	r3, [pc, #272]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001598:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
		q0q0 = q0 * q0;
 800159c:	4b41      	ldr	r3, [pc, #260]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 800159e:	ed93 7a00 	vldr	s14, [r3]
 80015a2:	4b40      	ldr	r3, [pc, #256]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80015a4:	edd3 7a00 	vldr	s15, [r3]
 80015a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ac:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		q0q1 = q0 * q1;
 80015b0:	4b3c      	ldr	r3, [pc, #240]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80015b2:	ed93 7a00 	vldr	s14, [r3]
 80015b6:	4b38      	ldr	r3, [pc, #224]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80015b8:	edd3 7a00 	vldr	s15, [r3]
 80015bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015c0:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		q0q2 = q0 * q2;
 80015c4:	4b37      	ldr	r3, [pc, #220]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80015c6:	ed93 7a00 	vldr	s14, [r3]
 80015ca:	4b34      	ldr	r3, [pc, #208]	; (800169c <MadgwickAHRSupdate+0x414>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d4:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		q0q3 = q0 * q3;
 80015d8:	4b32      	ldr	r3, [pc, #200]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	4b30      	ldr	r3, [pc, #192]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015e8:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		q1q1 = q1 * q1;
 80015ec:	4b2a      	ldr	r3, [pc, #168]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80015ee:	ed93 7a00 	vldr	s14, [r3]
 80015f2:	4b29      	ldr	r3, [pc, #164]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80015f4:	edd3 7a00 	vldr	s15, [r3]
 80015f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015fc:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		q1q2 = q1 * q2;
 8001600:	4b25      	ldr	r3, [pc, #148]	; (8001698 <MadgwickAHRSupdate+0x410>)
 8001602:	ed93 7a00 	vldr	s14, [r3]
 8001606:	4b25      	ldr	r3, [pc, #148]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001608:	edd3 7a00 	vldr	s15, [r3]
 800160c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001610:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		q1q3 = q1 * q3;
 8001614:	4b20      	ldr	r3, [pc, #128]	; (8001698 <MadgwickAHRSupdate+0x410>)
 8001616:	ed93 7a00 	vldr	s14, [r3]
 800161a:	4b21      	ldr	r3, [pc, #132]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 800161c:	edd3 7a00 	vldr	s15, [r3]
 8001620:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001624:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		q2q2 = q2 * q2;
 8001628:	4b1c      	ldr	r3, [pc, #112]	; (800169c <MadgwickAHRSupdate+0x414>)
 800162a:	ed93 7a00 	vldr	s14, [r3]
 800162e:	4b1b      	ldr	r3, [pc, #108]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001638:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		q2q3 = q2 * q3;
 800163c:	4b17      	ldr	r3, [pc, #92]	; (800169c <MadgwickAHRSupdate+0x414>)
 800163e:	ed93 7a00 	vldr	s14, [r3]
 8001642:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001644:	edd3 7a00 	vldr	s15, [r3]
 8001648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800164c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		q3q3 = q3 * q3;
 8001650:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001652:	ed93 7a00 	vldr	s14, [r3]
 8001656:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001660:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001664:	ed97 7a03 	vldr	s14, [r7, #12]
 8001668:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800166c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001670:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001672:	edd3 6a00 	vldr	s13, [r3]
 8001676:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800167a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800167e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001684:	edd3 6a00 	vldr	s13, [r3]
 8001688:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800168c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001690:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001694:	e008      	b.n	80016a8 <MadgwickAHRSupdate+0x420>
 8001696:	bf00      	nop
 8001698:	24000218 	.word	0x24000218
 800169c:	2400021c 	.word	0x2400021c
 80016a0:	24000220 	.word	0x24000220
 80016a4:	24000010 	.word	0x24000010
 80016a8:	edd7 6a03 	vldr	s13, [r7, #12]
 80016ac:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80016b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016b8:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80016bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80016c0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016c4:	4bf5      	ldr	r3, [pc, #980]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016d2:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80016d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80016da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016de:	4bf0      	ldr	r3, [pc, #960]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 80016e0:	edd3 7a00 	vldr	s15, [r3]
 80016e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ec:	edd7 6a03 	vldr	s13, [r7, #12]
 80016f0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80016f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016fc:	edd7 6a03 	vldr	s13, [r7, #12]
 8001700:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001704:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001708:	ee77 7a67 	vsub.f32	s15, s14, s15
 800170c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8001710:	4be3      	ldr	r3, [pc, #908]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001712:	ed93 7a00 	vldr	s14, [r3]
 8001716:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800171a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800171e:	edd7 6a02 	vldr	s13, [r7, #8]
 8001722:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001726:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800172a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800172e:	4bdd      	ldr	r3, [pc, #884]	; (8001aa4 <MadgwickAHRSupdate+0x81c>)
 8001730:	edd3 6a00 	vldr	s13, [r3]
 8001734:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8001738:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800173c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001740:	4bd6      	ldr	r3, [pc, #856]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 8001742:	edd3 6a00 	vldr	s13, [r3]
 8001746:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800174a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800174e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001752:	edd7 6a02 	vldr	s13, [r7, #8]
 8001756:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800175a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800175e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001762:	edd7 6a02 	vldr	s13, [r7, #8]
 8001766:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800176a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800176e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001772:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8001776:	edd7 7a01 	vldr	s15, [r7, #4]
 800177a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800177e:	4bc8      	ldr	r3, [pc, #800]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001780:	edd3 7a00 	vldr	s15, [r3]
 8001784:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001788:	ee37 7a27 	vadd.f32	s14, s14, s15
 800178c:	edd7 6a02 	vldr	s13, [r7, #8]
 8001790:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001794:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800179c:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 80017a0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80017a4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017a8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80017ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017b4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017b8:	eeb0 0b47 	vmov.f64	d0, d7
 80017bc:	f012 fea4 	bl	8014508 <sqrt>
 80017c0:	eeb0 7b40 	vmov.f64	d7, d0
 80017c4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80017c8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80017cc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80017d0:	eeb1 7a67 	vneg.f32	s14, s15
 80017d4:	4bb1      	ldr	r3, [pc, #708]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 80017d6:	edd3 7a00 	vldr	s15, [r3]
 80017da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017de:	4bb1      	ldr	r3, [pc, #708]	; (8001aa4 <MadgwickAHRSupdate+0x81c>)
 80017e0:	edd3 6a00 	vldr	s13, [r3]
 80017e4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80017e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f0:	edd7 6a01 	vldr	s13, [r7, #4]
 80017f4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80017f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001800:	4ba7      	ldr	r3, [pc, #668]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001802:	edd3 6a00 	vldr	s13, [r3]
 8001806:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800180a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800180e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001812:	edd7 6a01 	vldr	s13, [r7, #4]
 8001816:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800181a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800181e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001822:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8001826:	edd7 7a02 	vldr	s15, [r7, #8]
 800182a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800182e:	4b9c      	ldr	r3, [pc, #624]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001830:	edd3 7a00 	vldr	s15, [r3]
 8001834:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001838:	ee37 7a27 	vadd.f32	s14, s14, s15
 800183c:	edd7 6a01 	vldr	s13, [r7, #4]
 8001840:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001844:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001848:	ee37 7a67 	vsub.f32	s14, s14, s15
 800184c:	edd7 6a01 	vldr	s13, [r7, #4]
 8001850:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001854:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001858:	ee77 7a27 	vadd.f32	s15, s14, s15
 800185c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4bx = 2.0f * _2bx;
 8001860:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001864:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001868:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_4bz = 2.0f * _2bz;
 800186c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001870:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001874:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001878:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800187c:	eeb1 7a67 	vneg.f32	s14, s15
 8001880:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001884:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001888:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800188c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001890:	edd7 7a06 	vldr	s15, [r7, #24]
 8001894:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800189c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80018a0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80018a4:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80018a8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80018ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80018b0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018b4:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80018b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018c0:	4b76      	ldr	r3, [pc, #472]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 80018c2:	edd3 6a00 	vldr	s13, [r3]
 80018c6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80018ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018ce:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80018d2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80018d6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018da:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80018de:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018e2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80018e6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018ea:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 80018ee:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80018f2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80018f6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80018fa:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80018fe:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001902:	edd7 7a03 	vldr	s15, [r7, #12]
 8001906:	ee76 7a67 	vsub.f32	s15, s12, s15
 800190a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800190e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001912:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001916:	eef1 6a67 	vneg.f32	s13, s15
 800191a:	4b61      	ldr	r3, [pc, #388]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 800191c:	edd3 7a00 	vldr	s15, [r3]
 8001920:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001924:	4b5f      	ldr	r3, [pc, #380]	; (8001aa4 <MadgwickAHRSupdate+0x81c>)
 8001926:	ed93 6a00 	vldr	s12, [r3]
 800192a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800192e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001932:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001936:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 800193a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800193e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001942:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001946:	ee26 6a27 	vmul.f32	s12, s12, s15
 800194a:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 800194e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001952:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001956:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800195a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800195e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001962:	edd7 7a02 	vldr	s15, [r7, #8]
 8001966:	ee76 7a67 	vsub.f32	s15, s12, s15
 800196a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800196e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001972:	4b4a      	ldr	r3, [pc, #296]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 8001974:	edd3 6a00 	vldr	s13, [r3]
 8001978:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800197c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001980:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001984:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001988:	ee36 6a27 	vadd.f32	s12, s12, s15
 800198c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001990:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001994:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001998:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800199c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019a0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80019a4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019a8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80019ac:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019b0:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80019b8:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80019c8:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80019cc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80019d0:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80019d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80019dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019e0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80019e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019e8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80019ec:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80019f0:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80019f4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80019fc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001a00:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001a04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a0c:	4b25      	ldr	r3, [pc, #148]	; (8001aa4 <MadgwickAHRSupdate+0x81c>)
 8001a0e:	edd3 7a00 	vldr	s15, [r3]
 8001a12:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001a16:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001a1a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001a1e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a22:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001a26:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a2a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001a2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a32:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a36:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a3a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a46:	4b16      	ldr	r3, [pc, #88]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001a48:	edd3 6a00 	vldr	s13, [r3]
 8001a4c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001a50:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a54:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001a58:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001a5c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a60:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001a64:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a68:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001a6c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a70:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001a74:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001a78:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a7c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001a80:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a84:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a88:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a8c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a98:	e006      	b.n	8001aa8 <MadgwickAHRSupdate+0x820>
 8001a9a:	bf00      	nop
 8001a9c:	2400021c 	.word	0x2400021c
 8001aa0:	24000220 	.word	0x24000220
 8001aa4:	24000218 	.word	0x24000218
 8001aa8:	4bf6      	ldr	r3, [pc, #984]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001aaa:	edd3 6a00 	vldr	s13, [r3]
 8001aae:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ab2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ab6:	4bf4      	ldr	r3, [pc, #976]	; (8001e88 <MadgwickAHRSupdate+0xc00>)
 8001ab8:	ed93 6a00 	vldr	s12, [r3]
 8001abc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001ac0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ac4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ac8:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001acc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001ad0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001ad4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ad8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001adc:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001ae0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001ae4:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001ae8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001aec:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001af0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001af4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001af8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001afc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b04:	4be1      	ldr	r3, [pc, #900]	; (8001e8c <MadgwickAHRSupdate+0xc04>)
 8001b06:	edd3 6a00 	vldr	s13, [r3]
 8001b0a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001b0e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b12:	4bdf      	ldr	r3, [pc, #892]	; (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001b14:	ed93 6a00 	vldr	s12, [r3]
 8001b18:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001b1c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b20:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b24:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001b28:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001b2c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b30:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001b34:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001b38:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001b3c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001b40:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001b44:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001b48:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001b4c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001b50:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001b54:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b58:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b5c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001b60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b68:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001b6c:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001b70:	eeb1 7a67 	vneg.f32	s14, s15
 8001b74:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001b78:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b7c:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001b80:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b84:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b88:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001b8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b90:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001b94:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b98:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001b9c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ba0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ba4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ba8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001bac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bb4:	4bb3      	ldr	r3, [pc, #716]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001bb6:	edd3 7a00 	vldr	s15, [r3]
 8001bba:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001bbe:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001bc2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001bc6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bca:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001bce:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001bd2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001bd6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bda:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001bde:	edd7 7a04 	vldr	s15, [r7, #16]
 8001be2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001be6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bea:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bee:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001bf2:	eef1 6a67 	vneg.f32	s13, s15
 8001bf6:	4ba3      	ldr	r3, [pc, #652]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001bf8:	edd3 7a00 	vldr	s15, [r3]
 8001bfc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c00:	4ba1      	ldr	r3, [pc, #644]	; (8001e88 <MadgwickAHRSupdate+0xc00>)
 8001c02:	ed93 6a00 	vldr	s12, [r3]
 8001c06:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c0a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001c12:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001c16:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001c1a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c1e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001c22:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c26:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c2a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c2e:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001c32:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001c36:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c3a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c3e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c42:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c46:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c4a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c56:	4b8e      	ldr	r3, [pc, #568]	; (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001c58:	edd3 6a00 	vldr	s13, [r3]
 8001c5c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c64:	4b89      	ldr	r3, [pc, #548]	; (8001e8c <MadgwickAHRSupdate+0xc04>)
 8001c66:	ed93 6a00 	vldr	s12, [r3]
 8001c6a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c6e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c72:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c76:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001c7a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001c7e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c82:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c86:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c8a:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001c8e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001c92:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001c96:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c9a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c9e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001ca2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ca6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001caa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cb2:	4b75      	ldr	r3, [pc, #468]	; (8001e88 <MadgwickAHRSupdate+0xc00>)
 8001cb4:	edd3 6a00 	vldr	s13, [r3]
 8001cb8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001cbc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001cc0:	4b70      	ldr	r3, [pc, #448]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001cc2:	ed93 6a00 	vldr	s12, [r3]
 8001cc6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001cca:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cce:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001cd2:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001cd6:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001cda:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001cde:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ce2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ce6:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001cea:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001cee:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001cf2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001cf6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001cfa:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001cfe:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001d02:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001d06:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d0a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001d0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d16:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001d1a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001d1e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d22:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001d26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d2a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d32:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001d36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d3a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001d3e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001d42:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001d46:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d4e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d52:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8001d56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d5e:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001d62:	eef1 6a67 	vneg.f32	s13, s15
 8001d66:	4b49      	ldr	r3, [pc, #292]	; (8001e8c <MadgwickAHRSupdate+0xc04>)
 8001d68:	edd3 7a00 	vldr	s15, [r3]
 8001d6c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d70:	4b47      	ldr	r3, [pc, #284]	; (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001d72:	ed93 6a00 	vldr	s12, [r3]
 8001d76:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d7a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d7e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d82:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001d86:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001d8a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001d8e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001d92:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001d96:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001d9a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001d9e:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001da2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001da6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001daa:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001dae:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001db2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001db6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dba:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001dbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dc6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001dca:	eef1 6a67 	vneg.f32	s13, s15
 8001dce:	4b2e      	ldr	r3, [pc, #184]	; (8001e88 <MadgwickAHRSupdate+0xc00>)
 8001dd0:	edd3 7a00 	vldr	s15, [r3]
 8001dd4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001dd8:	4b2a      	ldr	r3, [pc, #168]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001dda:	ed93 6a00 	vldr	s12, [r3]
 8001dde:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001de2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001de6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001dea:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001dee:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001df2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001df6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001dfa:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001dfe:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001e02:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001e06:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001e0a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e0e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001e12:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e16:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e1a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e26:	4b1a      	ldr	r3, [pc, #104]	; (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001e28:	edd3 6a00 	vldr	s13, [r3]
 8001e2c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e30:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e34:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001e38:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001e3c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e40:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e44:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001e48:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001e4c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001e50:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001e54:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001e58:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001e5c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e60:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001e64:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e68:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e6c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e78:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001e7c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001e80:	e008      	b.n	8001e94 <MadgwickAHRSupdate+0xc0c>
 8001e82:	bf00      	nop
 8001e84:	2400021c 	.word	0x2400021c
 8001e88:	24000010 	.word	0x24000010
 8001e8c:	24000220 	.word	0x24000220
 8001e90:	24000218 	.word	0x24000218
 8001e94:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001e98:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001e9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ea0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ea4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001ea8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001eac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001eb0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001eb4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001eb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ec0:	f000 fe1e 	bl	8002b00 <invSqrt>
 8001ec4:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		s0 *= recipNorm;
 8001ec8:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001ecc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 *= recipNorm;
 8001ed8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001edc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ee4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 *= recipNorm;
 8001ee8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001eec:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 *= recipNorm;
 8001ef8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001efc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001f00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f04:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8001f08:	4bd8      	ldr	r3, [pc, #864]	; (800226c <MadgwickAHRSupdate+0xfe4>)
 8001f0a:	ed93 7a00 	vldr	s14, [r3]
 8001f0e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f16:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8001f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f1e:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
		qDot2 -= beta * s1;
 8001f22:	4bd2      	ldr	r3, [pc, #840]	; (800226c <MadgwickAHRSupdate+0xfe4>)
 8001f24:	ed93 7a00 	vldr	s14, [r3]
 8001f28:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f30:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8001f34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f38:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
		qDot3 -= beta * s2;
 8001f3c:	4bcb      	ldr	r3, [pc, #812]	; (800226c <MadgwickAHRSupdate+0xfe4>)
 8001f3e:	ed93 7a00 	vldr	s14, [r3]
 8001f42:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f4a:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8001f4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f52:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
		qDot4 -= beta * s3;
 8001f56:	4bc5      	ldr	r3, [pc, #788]	; (800226c <MadgwickAHRSupdate+0xfe4>)
 8001f58:	ed93 7a00 	vldr	s14, [r3]
 8001f5c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001f60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f64:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8001f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f6c:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8001f70:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001f74:	ed9f 7abe 	vldr	s14, [pc, #760]	; 8002270 <MadgwickAHRSupdate+0xfe8>
 8001f78:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f7c:	4bbd      	ldr	r3, [pc, #756]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8001f7e:	edd3 7a00 	vldr	s15, [r3]
 8001f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f86:	4bbb      	ldr	r3, [pc, #748]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8001f88:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8001f8c:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001f90:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8002270 <MadgwickAHRSupdate+0xfe8>
 8001f94:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f98:	4bb7      	ldr	r3, [pc, #732]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8001f9a:	edd3 7a00 	vldr	s15, [r3]
 8001f9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fa2:	4bb5      	ldr	r3, [pc, #724]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8001fa4:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8001fa8:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8001fac:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8002270 <MadgwickAHRSupdate+0xfe8>
 8001fb0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fb4:	4bb1      	ldr	r3, [pc, #708]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fbe:	4baf      	ldr	r3, [pc, #700]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8001fc0:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8001fc4:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001fc8:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8002270 <MadgwickAHRSupdate+0xfe8>
 8001fcc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fd0:	4bab      	ldr	r3, [pc, #684]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8001fd2:	edd3 7a00 	vldr	s15, [r3]
 8001fd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fda:	4ba9      	ldr	r3, [pc, #676]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8001fdc:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001fe0:	4ba4      	ldr	r3, [pc, #656]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8001fe2:	ed93 7a00 	vldr	s14, [r3]
 8001fe6:	4ba3      	ldr	r3, [pc, #652]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8001fe8:	edd3 7a00 	vldr	s15, [r3]
 8001fec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ff0:	4ba1      	ldr	r3, [pc, #644]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8001ff2:	edd3 6a00 	vldr	s13, [r3]
 8001ff6:	4ba0      	ldr	r3, [pc, #640]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8001ff8:	edd3 7a00 	vldr	s15, [r3]
 8001ffc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002000:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002004:	4b9d      	ldr	r3, [pc, #628]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002006:	edd3 6a00 	vldr	s13, [r3]
 800200a:	4b9c      	ldr	r3, [pc, #624]	; (800227c <MadgwickAHRSupdate+0xff4>)
 800200c:	edd3 7a00 	vldr	s15, [r3]
 8002010:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002014:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002018:	4b99      	ldr	r3, [pc, #612]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 800201a:	edd3 6a00 	vldr	s13, [r3]
 800201e:	4b98      	ldr	r3, [pc, #608]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002020:	edd3 7a00 	vldr	s15, [r3]
 8002024:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002028:	ee77 7a27 	vadd.f32	s15, s14, s15
 800202c:	eeb0 0a67 	vmov.f32	s0, s15
 8002030:	f000 fd66 	bl	8002b00 <invSqrt>
 8002034:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	q0 *= recipNorm;
 8002038:	4b8e      	ldr	r3, [pc, #568]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 800203a:	ed93 7a00 	vldr	s14, [r3]
 800203e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002046:	4b8b      	ldr	r3, [pc, #556]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8002048:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 800204c:	4b8a      	ldr	r3, [pc, #552]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 800204e:	ed93 7a00 	vldr	s14, [r3]
 8002052:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205a:	4b87      	ldr	r3, [pc, #540]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 800205c:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8002060:	4b86      	ldr	r3, [pc, #536]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002062:	ed93 7a00 	vldr	s14, [r3]
 8002066:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800206a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800206e:	4b83      	ldr	r3, [pc, #524]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002070:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8002074:	4b82      	ldr	r3, [pc, #520]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002076:	ed93 7a00 	vldr	s14, [r3]
 800207a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800207e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002082:	4b7f      	ldr	r3, [pc, #508]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002084:	edc3 7a00 	vstr	s15, [r3]

	//Roll, Pitch, Yaw System Conversion
	System_Roll  = atan2f(q0*q1 + q2*q3, 0.5f - q1*q1 - q2*q2);
 8002088:	4b7a      	ldr	r3, [pc, #488]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 800208a:	ed93 7a00 	vldr	s14, [r3]
 800208e:	4b7a      	ldr	r3, [pc, #488]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8002090:	edd3 7a00 	vldr	s15, [r3]
 8002094:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002098:	4b78      	ldr	r3, [pc, #480]	; (800227c <MadgwickAHRSupdate+0xff4>)
 800209a:	edd3 6a00 	vldr	s13, [r3]
 800209e:	4b78      	ldr	r3, [pc, #480]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 80020a0:	edd3 7a00 	vldr	s15, [r3]
 80020a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020a8:	ee37 6a27 	vadd.f32	s12, s14, s15
 80020ac:	4b72      	ldr	r3, [pc, #456]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 80020ae:	ed93 7a00 	vldr	s14, [r3]
 80020b2:	4b71      	ldr	r3, [pc, #452]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 80020b4:	edd3 7a00 	vldr	s15, [r3]
 80020b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020bc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80020c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020c4:	4b6d      	ldr	r3, [pc, #436]	; (800227c <MadgwickAHRSupdate+0xff4>)
 80020c6:	edd3 6a00 	vldr	s13, [r3]
 80020ca:	4b6c      	ldr	r3, [pc, #432]	; (800227c <MadgwickAHRSupdate+0xff4>)
 80020cc:	edd3 7a00 	vldr	s15, [r3]
 80020d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020d8:	eef0 0a67 	vmov.f32	s1, s15
 80020dc:	eeb0 0a46 	vmov.f32	s0, s12
 80020e0:	f012 fa6e 	bl	80145c0 <atan2f>
 80020e4:	eef0 7a40 	vmov.f32	s15, s0
 80020e8:	4b66      	ldr	r3, [pc, #408]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 80020ea:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch = asinf(-2.0f * (q1*q3 - q0*q2));
 80020ee:	4b62      	ldr	r3, [pc, #392]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 80020f0:	ed93 7a00 	vldr	s14, [r3]
 80020f4:	4b62      	ldr	r3, [pc, #392]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 80020f6:	edd3 7a00 	vldr	s15, [r3]
 80020fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020fe:	4b5d      	ldr	r3, [pc, #372]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8002100:	edd3 6a00 	vldr	s13, [r3]
 8002104:	4b5d      	ldr	r3, [pc, #372]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002106:	edd3 7a00 	vldr	s15, [r3]
 800210a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800210e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002112:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800211a:	eeb0 0a67 	vmov.f32	s0, s15
 800211e:	f012 fa1d 	bl	801455c <asinf>
 8002122:	eef0 7a40 	vmov.f32	s15, s0
 8002126:	4b58      	ldr	r3, [pc, #352]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 8002128:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw = atan2(2.0f * (q1*q2 + q0*q3),q0*q0 + q1*q1 - q2*q2 - q3*q3);
 800212c:	4b52      	ldr	r3, [pc, #328]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 800212e:	ed93 7a00 	vldr	s14, [r3]
 8002132:	4b52      	ldr	r3, [pc, #328]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002134:	edd3 7a00 	vldr	s15, [r3]
 8002138:	ee27 7a27 	vmul.f32	s14, s14, s15
 800213c:	4b4d      	ldr	r3, [pc, #308]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 800213e:	edd3 6a00 	vldr	s13, [r3]
 8002142:	4b4f      	ldr	r3, [pc, #316]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002144:	edd3 7a00 	vldr	s15, [r3]
 8002148:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800214c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002150:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002154:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002158:	4b46      	ldr	r3, [pc, #280]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 800215a:	ed93 6a00 	vldr	s12, [r3]
 800215e:	4b45      	ldr	r3, [pc, #276]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8002160:	edd3 6a00 	vldr	s13, [r3]
 8002164:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002168:	4b43      	ldr	r3, [pc, #268]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 800216a:	edd3 5a00 	vldr	s11, [r3]
 800216e:	4b42      	ldr	r3, [pc, #264]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8002170:	edd3 6a00 	vldr	s13, [r3]
 8002174:	ee65 6aa6 	vmul.f32	s13, s11, s13
 8002178:	ee36 6a26 	vadd.f32	s12, s12, s13
 800217c:	4b3f      	ldr	r3, [pc, #252]	; (800227c <MadgwickAHRSupdate+0xff4>)
 800217e:	edd3 5a00 	vldr	s11, [r3]
 8002182:	4b3e      	ldr	r3, [pc, #248]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002184:	edd3 6a00 	vldr	s13, [r3]
 8002188:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800218c:	ee36 6a66 	vsub.f32	s12, s12, s13
 8002190:	4b3b      	ldr	r3, [pc, #236]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002192:	edd3 5a00 	vldr	s11, [r3]
 8002196:	4b3a      	ldr	r3, [pc, #232]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002198:	edd3 6a00 	vldr	s13, [r3]
 800219c:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80021a0:	ee76 6a66 	vsub.f32	s13, s12, s13
 80021a4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80021a8:	eeb0 1b46 	vmov.f64	d1, d6
 80021ac:	eeb0 0b47 	vmov.f64	d0, d7
 80021b0:	f012 f9a6 	bl	8014500 <atan2>
 80021b4:	eeb0 7b40 	vmov.f64	d7, d0
 80021b8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80021bc:	4b33      	ldr	r3, [pc, #204]	; (800228c <MadgwickAHRSupdate+0x1004>)
 80021be:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  *= 57.295779515f;
 80021c2:	4b30      	ldr	r3, [pc, #192]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 80021c4:	edd3 7a00 	vldr	s15, [r3]
 80021c8:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002290 <MadgwickAHRSupdate+0x1008>
 80021cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d0:	4b2c      	ldr	r3, [pc, #176]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 80021d2:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch *= 57.295779515f;
 80021d6:	4b2c      	ldr	r3, [pc, #176]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 80021d8:	edd3 7a00 	vldr	s15, [r3]
 80021dc:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002290 <MadgwickAHRSupdate+0x1008>
 80021e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021e4:	4b28      	ldr	r3, [pc, #160]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 80021e6:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   *= 57.295779515f;
 80021ea:	4b28      	ldr	r3, [pc, #160]	; (800228c <MadgwickAHRSupdate+0x1004>)
 80021ec:	edd3 7a00 	vldr	s15, [r3]
 80021f0:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002290 <MadgwickAHRSupdate+0x1008>
 80021f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021f8:	4b24      	ldr	r3, [pc, #144]	; (800228c <MadgwickAHRSupdate+0x1004>)
 80021fa:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  -= System_Roll_Offset;
 80021fe:	4b21      	ldr	r3, [pc, #132]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 8002200:	ed93 7a00 	vldr	s14, [r3]
 8002204:	4b23      	ldr	r3, [pc, #140]	; (8002294 <MadgwickAHRSupdate+0x100c>)
 8002206:	edd3 7a00 	vldr	s15, [r3]
 800220a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800220e:	4b1d      	ldr	r3, [pc, #116]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 8002210:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch -= System_Pitch_Offset;
 8002214:	4b1c      	ldr	r3, [pc, #112]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 8002216:	ed93 7a00 	vldr	s14, [r3]
 800221a:	4b1f      	ldr	r3, [pc, #124]	; (8002298 <MadgwickAHRSupdate+0x1010>)
 800221c:	edd3 7a00 	vldr	s15, [r3]
 8002220:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002224:	4b18      	ldr	r3, [pc, #96]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 8002226:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   -= System_Yaw_Offset;
 800222a:	4b18      	ldr	r3, [pc, #96]	; (800228c <MadgwickAHRSupdate+0x1004>)
 800222c:	ed93 7a00 	vldr	s14, [r3]
 8002230:	4b1a      	ldr	r3, [pc, #104]	; (800229c <MadgwickAHRSupdate+0x1014>)
 8002232:	edd3 7a00 	vldr	s15, [r3]
 8002236:	ee77 7a67 	vsub.f32	s15, s14, s15
 800223a:	4b14      	ldr	r3, [pc, #80]	; (800228c <MadgwickAHRSupdate+0x1004>)
 800223c:	edc3 7a00 	vstr	s15, [r3]
	if(System_Yaw < 0)
 8002240:	4b12      	ldr	r3, [pc, #72]	; (800228c <MadgwickAHRSupdate+0x1004>)
 8002242:	edd3 7a00 	vldr	s15, [r3]
 8002246:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800224a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800224e:	d509      	bpl.n	8002264 <MadgwickAHRSupdate+0xfdc>
	{
		System_Yaw = 360.0f + System_Yaw;
 8002250:	4b0e      	ldr	r3, [pc, #56]	; (800228c <MadgwickAHRSupdate+0x1004>)
 8002252:	edd3 7a00 	vldr	s15, [r3]
 8002256:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80022a0 <MadgwickAHRSupdate+0x1018>
 800225a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800225e:	4b0b      	ldr	r3, [pc, #44]	; (800228c <MadgwickAHRSupdate+0x1004>)
 8002260:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8002264:	37b8      	adds	r7, #184	; 0xb8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	2400000c 	.word	0x2400000c
 8002270:	3b03126f 	.word	0x3b03126f
 8002274:	24000010 	.word	0x24000010
 8002278:	24000218 	.word	0x24000218
 800227c:	2400021c 	.word	0x2400021c
 8002280:	24000220 	.word	0x24000220
 8002284:	24000310 	.word	0x24000310
 8002288:	24000314 	.word	0x24000314
 800228c:	2400030c 	.word	0x2400030c
 8002290:	42652ee1 	.word	0x42652ee1
 8002294:	24000224 	.word	0x24000224
 8002298:	24000228 	.word	0x24000228
 800229c:	2400022c 	.word	0x2400022c
 80022a0:	43b40000 	.word	0x43b40000

080022a4 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b09c      	sub	sp, #112	; 0x70
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	ed87 0a05 	vstr	s0, [r7, #20]
 80022ae:	edc7 0a04 	vstr	s1, [r7, #16]
 80022b2:	ed87 1a03 	vstr	s2, [r7, #12]
 80022b6:	edc7 1a02 	vstr	s3, [r7, #8]
 80022ba:	ed87 2a01 	vstr	s4, [r7, #4]
 80022be:	edc7 2a00 	vstr	s5, [r7]
	float recipNorm;
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;
	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80022c2:	4bee      	ldr	r3, [pc, #952]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 80022c4:	edd3 7a00 	vldr	s15, [r3]
 80022c8:	eeb1 7a67 	vneg.f32	s14, s15
 80022cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80022d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022d4:	4bea      	ldr	r3, [pc, #936]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80022d6:	edd3 6a00 	vldr	s13, [r3]
 80022da:	edd7 7a04 	vldr	s15, [r7, #16]
 80022de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022e6:	4be7      	ldr	r3, [pc, #924]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 80022e8:	edd3 6a00 	vldr	s13, [r3]
 80022ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80022f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022f8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80022fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002300:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002304:	4be0      	ldr	r3, [pc, #896]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002306:	ed93 7a00 	vldr	s14, [r3]
 800230a:	edd7 7a05 	vldr	s15, [r7, #20]
 800230e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002312:	4bdb      	ldr	r3, [pc, #876]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 8002314:	edd3 6a00 	vldr	s13, [r3]
 8002318:	edd7 7a03 	vldr	s15, [r7, #12]
 800231c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002320:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002324:	4bd7      	ldr	r3, [pc, #860]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 8002326:	edd3 6a00 	vldr	s13, [r3]
 800232a:	edd7 7a04 	vldr	s15, [r7, #16]
 800232e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002332:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002336:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800233a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800233e:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002342:	4bd1      	ldr	r3, [pc, #836]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002344:	ed93 7a00 	vldr	s14, [r3]
 8002348:	edd7 7a04 	vldr	s15, [r7, #16]
 800234c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002350:	4bca      	ldr	r3, [pc, #808]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002352:	edd3 6a00 	vldr	s13, [r3]
 8002356:	edd7 7a03 	vldr	s15, [r7, #12]
 800235a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800235e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002362:	4bc8      	ldr	r3, [pc, #800]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 8002364:	edd3 6a00 	vldr	s13, [r3]
 8002368:	edd7 7a05 	vldr	s15, [r7, #20]
 800236c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002370:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002374:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002378:	ee67 7a87 	vmul.f32	s15, s15, s14
 800237c:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002380:	4bc1      	ldr	r3, [pc, #772]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002382:	ed93 7a00 	vldr	s14, [r3]
 8002386:	edd7 7a03 	vldr	s15, [r7, #12]
 800238a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800238e:	4bbb      	ldr	r3, [pc, #748]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002390:	edd3 6a00 	vldr	s13, [r3]
 8002394:	edd7 7a04 	vldr	s15, [r7, #16]
 8002398:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800239c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023a0:	4bb7      	ldr	r3, [pc, #732]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80023a2:	edd3 6a00 	vldr	s13, [r3]
 80023a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80023aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023b2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80023b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ba:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80023be:	edd7 7a02 	vldr	s15, [r7, #8]
 80023c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ca:	d10e      	bne.n	80023ea <MadgwickAHRSupdateIMU+0x146>
 80023cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80023d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d8:	d107      	bne.n	80023ea <MadgwickAHRSupdateIMU+0x146>
 80023da:	edd7 7a00 	vldr	s15, [r7]
 80023de:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e6:	f000 81e5 	beq.w	80027b4 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80023ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80023ee:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80023f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80023f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80023fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023fe:	edd7 7a00 	vldr	s15, [r7]
 8002402:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800240a:	eeb0 0a67 	vmov.f32	s0, s15
 800240e:	f000 fb77 	bl	8002b00 <invSqrt>
 8002412:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		ax *= recipNorm;
 8002416:	ed97 7a02 	vldr	s14, [r7, #8]
 800241a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800241e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002422:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8002426:	ed97 7a01 	vldr	s14, [r7, #4]
 800242a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800242e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002432:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 8002436:	ed97 7a00 	vldr	s14, [r7]
 800243a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800243e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002442:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8002446:	4b90      	ldr	r3, [pc, #576]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002450:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		_2q1 = 2.0f * q1;
 8002454:	4b89      	ldr	r3, [pc, #548]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002456:	edd3 7a00 	vldr	s15, [r3]
 800245a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800245e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		_2q2 = 2.0f * q2;
 8002462:	4b87      	ldr	r3, [pc, #540]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 8002464:	edd3 7a00 	vldr	s15, [r3]
 8002468:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800246c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		_2q3 = 2.0f * q3;
 8002470:	4b84      	ldr	r3, [pc, #528]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 8002472:	edd3 7a00 	vldr	s15, [r3]
 8002476:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800247a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_4q0 = 4.0f * q0;
 800247e:	4b82      	ldr	r3, [pc, #520]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002480:	edd3 7a00 	vldr	s15, [r3]
 8002484:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		_4q1 = 4.0f * q1;
 8002490:	4b7a      	ldr	r3, [pc, #488]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002492:	edd3 7a00 	vldr	s15, [r3]
 8002496:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800249a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800249e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4q2 = 4.0f * q2;
 80024a2:	4b77      	ldr	r3, [pc, #476]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80024a4:	edd3 7a00 	vldr	s15, [r3]
 80024a8:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_8q1 = 8.0f * q1;
 80024b4:	4b71      	ldr	r3, [pc, #452]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 80024b6:	edd3 7a00 	vldr	s15, [r3]
 80024ba:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80024be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		_8q2 = 8.0f * q2;
 80024c6:	4b6e      	ldr	r3, [pc, #440]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80024c8:	edd3 7a00 	vldr	s15, [r3]
 80024cc:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80024d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024d4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		q0q0 = q0 * q0;
 80024d8:	4b6b      	ldr	r3, [pc, #428]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 80024da:	ed93 7a00 	vldr	s14, [r3]
 80024de:	4b6a      	ldr	r3, [pc, #424]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 80024e0:	edd3 7a00 	vldr	s15, [r3]
 80024e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		q1q1 = q1 * q1;
 80024ec:	4b63      	ldr	r3, [pc, #396]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 80024ee:	ed93 7a00 	vldr	s14, [r3]
 80024f2:	4b62      	ldr	r3, [pc, #392]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 80024f4:	edd3 7a00 	vldr	s15, [r3]
 80024f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024fc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		q2q2 = q2 * q2;
 8002500:	4b5f      	ldr	r3, [pc, #380]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 8002502:	ed93 7a00 	vldr	s14, [r3]
 8002506:	4b5e      	ldr	r3, [pc, #376]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 8002508:	edd3 7a00 	vldr	s15, [r3]
 800250c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002510:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		q3q3 = q3 * q3;
 8002514:	4b5b      	ldr	r3, [pc, #364]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 8002516:	ed93 7a00 	vldr	s14, [r3]
 800251a:	4b5a      	ldr	r3, [pc, #360]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 800251c:	edd3 7a00 	vldr	s15, [r3]
 8002520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002524:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002528:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800252c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002530:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002534:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8002538:	edd7 7a02 	vldr	s15, [r7, #8]
 800253c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002540:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002544:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002548:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800254c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002550:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002554:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8002558:	edd7 7a01 	vldr	s15, [r7, #4]
 800255c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002560:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002564:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8002568:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800256c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002570:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002574:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002578:	edd7 7a02 	vldr	s15, [r7, #8]
 800257c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002580:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002584:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002588:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800258c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002590:	4b3a      	ldr	r3, [pc, #232]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002592:	edd3 7a00 	vldr	s15, [r3]
 8002596:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800259a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800259e:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 80025a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80025a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025ae:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80025b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025b6:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80025ba:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80025be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025c6:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80025ca:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80025ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025d6:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 80025da:	edd7 7a00 	vldr	s15, [r7]
 80025de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025e6:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80025ea:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80025ee:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80025f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025f6:	4b22      	ldr	r3, [pc, #136]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80025f8:	edd3 7a00 	vldr	s15, [r3]
 80025fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002600:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 8002604:	edd7 7a02 	vldr	s15, [r7, #8]
 8002608:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800260c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002610:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8002614:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002618:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800261c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002620:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002624:	edd7 7a01 	vldr	s15, [r7, #4]
 8002628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800262c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002630:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002634:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002638:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800263c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002640:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002644:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002648:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800264c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002650:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002654:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002658:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 800265c:	edd7 7a00 	vldr	s15, [r7]
 8002660:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002668:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800266c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002670:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002674:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002678:	e008      	b.n	800268c <MadgwickAHRSupdateIMU+0x3e8>
 800267a:	bf00      	nop
 800267c:	24000218 	.word	0x24000218
 8002680:	2400021c 	.word	0x2400021c
 8002684:	24000220 	.word	0x24000220
 8002688:	24000010 	.word	0x24000010
 800268c:	4be0      	ldr	r3, [pc, #896]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 800268e:	edd3 7a00 	vldr	s15, [r3]
 8002692:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002696:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 800269a:	edd7 7a02 	vldr	s15, [r7, #8]
 800269e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026a6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80026aa:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80026ae:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80026b2:	4bd7      	ldr	r3, [pc, #860]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80026b4:	edd3 7a00 	vldr	s15, [r3]
 80026b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026c0:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80026c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80026c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026d0:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80026d4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80026d8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80026dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80026e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80026ec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026f4:	edd7 7a06 	vldr	s15, [r7, #24]
 80026f8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002700:	eeb0 0a67 	vmov.f32	s0, s15
 8002704:	f000 f9fc 	bl	8002b00 <invSqrt>
 8002708:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		s0 *= recipNorm;
 800270c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002710:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002714:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002718:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 *= recipNorm;
 800271c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002720:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002728:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 800272c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002730:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002738:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 800273c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002740:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002748:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 800274c:	4bb1      	ldr	r3, [pc, #708]	; (8002a14 <MadgwickAHRSupdateIMU+0x770>)
 800274e:	ed93 7a00 	vldr	s14, [r3]
 8002752:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002756:	ee67 7a27 	vmul.f32	s15, s14, s15
 800275a:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 800275e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002762:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		qDot2 -= beta * s1;
 8002766:	4bab      	ldr	r3, [pc, #684]	; (8002a14 <MadgwickAHRSupdateIMU+0x770>)
 8002768:	ed93 7a00 	vldr	s14, [r3]
 800276c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002770:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002774:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002778:	ee77 7a67 	vsub.f32	s15, s14, s15
 800277c:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		qDot3 -= beta * s2;
 8002780:	4ba4      	ldr	r3, [pc, #656]	; (8002a14 <MadgwickAHRSupdateIMU+0x770>)
 8002782:	ed93 7a00 	vldr	s14, [r3]
 8002786:	edd7 7a07 	vldr	s15, [r7, #28]
 800278a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278e:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8002792:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002796:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		qDot4 -= beta * s3;
 800279a:	4b9e      	ldr	r3, [pc, #632]	; (8002a14 <MadgwickAHRSupdateIMU+0x770>)
 800279c:	ed93 7a00 	vldr	s14, [r3]
 80027a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80027a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027a8:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80027ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b0:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80027b4:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80027b8:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8002a18 <MadgwickAHRSupdateIMU+0x774>
 80027bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027c0:	4b96      	ldr	r3, [pc, #600]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 80027c2:	edd3 7a00 	vldr	s15, [r3]
 80027c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027ca:	4b94      	ldr	r3, [pc, #592]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 80027cc:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 80027d0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80027d4:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8002a18 <MadgwickAHRSupdateIMU+0x774>
 80027d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027dc:	4b90      	ldr	r3, [pc, #576]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80027de:	edd3 7a00 	vldr	s15, [r3]
 80027e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e6:	4b8e      	ldr	r3, [pc, #568]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80027e8:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 80027ec:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80027f0:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8002a18 <MadgwickAHRSupdateIMU+0x774>
 80027f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027f8:	4b8a      	ldr	r3, [pc, #552]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80027fa:	edd3 7a00 	vldr	s15, [r3]
 80027fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002802:	4b88      	ldr	r3, [pc, #544]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 8002804:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8002808:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800280c:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8002a18 <MadgwickAHRSupdateIMU+0x774>
 8002810:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002814:	4b7e      	ldr	r3, [pc, #504]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 8002816:	edd3 7a00 	vldr	s15, [r3]
 800281a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800281e:	4b7c      	ldr	r3, [pc, #496]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 8002820:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002824:	4b7d      	ldr	r3, [pc, #500]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 8002826:	ed93 7a00 	vldr	s14, [r3]
 800282a:	4b7c      	ldr	r3, [pc, #496]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 800282c:	edd3 7a00 	vldr	s15, [r3]
 8002830:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002834:	4b7a      	ldr	r3, [pc, #488]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 8002836:	edd3 6a00 	vldr	s13, [r3]
 800283a:	4b79      	ldr	r3, [pc, #484]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 800283c:	edd3 7a00 	vldr	s15, [r3]
 8002840:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002844:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002848:	4b76      	ldr	r3, [pc, #472]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 800284a:	edd3 6a00 	vldr	s13, [r3]
 800284e:	4b75      	ldr	r3, [pc, #468]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002858:	ee37 7a27 	vadd.f32	s14, s14, s15
 800285c:	4b6c      	ldr	r3, [pc, #432]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 800285e:	edd3 6a00 	vldr	s13, [r3]
 8002862:	4b6b      	ldr	r3, [pc, #428]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 8002864:	edd3 7a00 	vldr	s15, [r3]
 8002868:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800286c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002870:	eeb0 0a67 	vmov.f32	s0, s15
 8002874:	f000 f944 	bl	8002b00 <invSqrt>
 8002878:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
	q0 *= recipNorm;
 800287c:	4b67      	ldr	r3, [pc, #412]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 800287e:	ed93 7a00 	vldr	s14, [r3]
 8002882:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800288a:	4b64      	ldr	r3, [pc, #400]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 800288c:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8002890:	4b63      	ldr	r3, [pc, #396]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 8002892:	ed93 7a00 	vldr	s14, [r3]
 8002896:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800289a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800289e:	4b60      	ldr	r3, [pc, #384]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80028a0:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80028a4:	4b5f      	ldr	r3, [pc, #380]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80028a6:	ed93 7a00 	vldr	s14, [r3]
 80028aa:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80028ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028b2:	4b5c      	ldr	r3, [pc, #368]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80028b4:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80028b8:	4b55      	ldr	r3, [pc, #340]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80028ba:	ed93 7a00 	vldr	s14, [r3]
 80028be:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80028c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028c6:	4b52      	ldr	r3, [pc, #328]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80028c8:	edc3 7a00 	vstr	s15, [r3]

	//Roll, Pitch, Yaw System Conversion
	System_Roll  = atan2f(q0*q1 + q2*q3, 0.5f - q1*q1 - q2*q2);
 80028cc:	4b53      	ldr	r3, [pc, #332]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 80028ce:	ed93 7a00 	vldr	s14, [r3]
 80028d2:	4b53      	ldr	r3, [pc, #332]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80028d4:	edd3 7a00 	vldr	s15, [r3]
 80028d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028dc:	4b51      	ldr	r3, [pc, #324]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80028de:	edd3 6a00 	vldr	s13, [r3]
 80028e2:	4b4b      	ldr	r3, [pc, #300]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80028e4:	edd3 7a00 	vldr	s15, [r3]
 80028e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ec:	ee37 6a27 	vadd.f32	s12, s14, s15
 80028f0:	4b4b      	ldr	r3, [pc, #300]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80028f2:	ed93 7a00 	vldr	s14, [r3]
 80028f6:	4b4a      	ldr	r3, [pc, #296]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80028f8:	edd3 7a00 	vldr	s15, [r3]
 80028fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002900:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002904:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002908:	4b46      	ldr	r3, [pc, #280]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 800290a:	edd3 6a00 	vldr	s13, [r3]
 800290e:	4b45      	ldr	r3, [pc, #276]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002918:	ee77 7a67 	vsub.f32	s15, s14, s15
 800291c:	eef0 0a67 	vmov.f32	s1, s15
 8002920:	eeb0 0a46 	vmov.f32	s0, s12
 8002924:	f011 fe4c 	bl	80145c0 <atan2f>
 8002928:	eef0 7a40 	vmov.f32	s15, s0
 800292c:	4b3e      	ldr	r3, [pc, #248]	; (8002a28 <MadgwickAHRSupdateIMU+0x784>)
 800292e:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch = asinf(-2.0f * (q1*q3 - q0*q2));
 8002932:	4b3b      	ldr	r3, [pc, #236]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 8002934:	ed93 7a00 	vldr	s14, [r3]
 8002938:	4b35      	ldr	r3, [pc, #212]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 800293a:	edd3 7a00 	vldr	s15, [r3]
 800293e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002942:	4b36      	ldr	r3, [pc, #216]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 8002944:	edd3 6a00 	vldr	s13, [r3]
 8002948:	4b36      	ldr	r3, [pc, #216]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 800294a:	edd3 7a00 	vldr	s15, [r3]
 800294e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002952:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002956:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800295a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800295e:	eeb0 0a67 	vmov.f32	s0, s15
 8002962:	f011 fdfb 	bl	801455c <asinf>
 8002966:	eef0 7a40 	vmov.f32	s15, s0
 800296a:	4b30      	ldr	r3, [pc, #192]	; (8002a2c <MadgwickAHRSupdateIMU+0x788>)
 800296c:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw = atan2(2.0f * (q1*q2 + q0*q3),q0*q0 + q1*q1 - q2*q2 - q3*q3);
 8002970:	4b2b      	ldr	r3, [pc, #172]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 8002972:	ed93 7a00 	vldr	s14, [r3]
 8002976:	4b2b      	ldr	r3, [pc, #172]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 8002978:	edd3 7a00 	vldr	s15, [r3]
 800297c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002980:	4b26      	ldr	r3, [pc, #152]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 8002982:	edd3 6a00 	vldr	s13, [r3]
 8002986:	4b22      	ldr	r3, [pc, #136]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 8002988:	edd3 7a00 	vldr	s15, [r3]
 800298c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002990:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002994:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002998:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800299c:	4b1f      	ldr	r3, [pc, #124]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 800299e:	ed93 6a00 	vldr	s12, [r3]
 80029a2:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 80029a4:	edd3 6a00 	vldr	s13, [r3]
 80029a8:	ee26 6a26 	vmul.f32	s12, s12, s13
 80029ac:	4b1c      	ldr	r3, [pc, #112]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80029ae:	edd3 5a00 	vldr	s11, [r3]
 80029b2:	4b1b      	ldr	r3, [pc, #108]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80029b4:	edd3 6a00 	vldr	s13, [r3]
 80029b8:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80029bc:	ee36 6a26 	vadd.f32	s12, s12, s13
 80029c0:	4b18      	ldr	r3, [pc, #96]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80029c2:	edd3 5a00 	vldr	s11, [r3]
 80029c6:	4b17      	ldr	r3, [pc, #92]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80029c8:	edd3 6a00 	vldr	s13, [r3]
 80029cc:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80029d0:	ee36 6a66 	vsub.f32	s12, s12, s13
 80029d4:	4b0e      	ldr	r3, [pc, #56]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80029d6:	edd3 5a00 	vldr	s11, [r3]
 80029da:	4b0d      	ldr	r3, [pc, #52]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80029dc:	edd3 6a00 	vldr	s13, [r3]
 80029e0:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80029e4:	ee76 6a66 	vsub.f32	s13, s12, s13
 80029e8:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80029ec:	eeb0 1b46 	vmov.f64	d1, d6
 80029f0:	eeb0 0b47 	vmov.f64	d0, d7
 80029f4:	f011 fd84 	bl	8014500 <atan2>
 80029f8:	eeb0 7b40 	vmov.f64	d7, d0
 80029fc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002a00:	4b0b      	ldr	r3, [pc, #44]	; (8002a30 <MadgwickAHRSupdateIMU+0x78c>)
 8002a02:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  *= 57.295779515f;
 8002a06:	4b08      	ldr	r3, [pc, #32]	; (8002a28 <MadgwickAHRSupdateIMU+0x784>)
 8002a08:	edd3 7a00 	vldr	s15, [r3]
 8002a0c:	e014      	b.n	8002a38 <MadgwickAHRSupdateIMU+0x794>
 8002a0e:	bf00      	nop
 8002a10:	24000220 	.word	0x24000220
 8002a14:	2400000c 	.word	0x2400000c
 8002a18:	3b03126f 	.word	0x3b03126f
 8002a1c:	24000010 	.word	0x24000010
 8002a20:	24000218 	.word	0x24000218
 8002a24:	2400021c 	.word	0x2400021c
 8002a28:	24000310 	.word	0x24000310
 8002a2c:	24000314 	.word	0x24000314
 8002a30:	2400030c 	.word	0x2400030c
 8002a34:	42652ee1 	.word	0x42652ee1
 8002a38:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8002a34 <MadgwickAHRSupdateIMU+0x790>
 8002a3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a40:	4b27      	ldr	r3, [pc, #156]	; (8002ae0 <MadgwickAHRSupdateIMU+0x83c>)
 8002a42:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch *= 57.295779515f;
 8002a46:	4b27      	ldr	r3, [pc, #156]	; (8002ae4 <MadgwickAHRSupdateIMU+0x840>)
 8002a48:	edd3 7a00 	vldr	s15, [r3]
 8002a4c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002ae8 <MadgwickAHRSupdateIMU+0x844>
 8002a50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a54:	4b23      	ldr	r3, [pc, #140]	; (8002ae4 <MadgwickAHRSupdateIMU+0x840>)
 8002a56:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   *= 57.295779515f;
 8002a5a:	4b24      	ldr	r3, [pc, #144]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002a5c:	edd3 7a00 	vldr	s15, [r3]
 8002a60:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002ae8 <MadgwickAHRSupdateIMU+0x844>
 8002a64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a68:	4b20      	ldr	r3, [pc, #128]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002a6a:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  -= System_Roll_Offset;
 8002a6e:	4b1c      	ldr	r3, [pc, #112]	; (8002ae0 <MadgwickAHRSupdateIMU+0x83c>)
 8002a70:	ed93 7a00 	vldr	s14, [r3]
 8002a74:	4b1e      	ldr	r3, [pc, #120]	; (8002af0 <MadgwickAHRSupdateIMU+0x84c>)
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a7e:	4b18      	ldr	r3, [pc, #96]	; (8002ae0 <MadgwickAHRSupdateIMU+0x83c>)
 8002a80:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch -= System_Pitch_Offset;
 8002a84:	4b17      	ldr	r3, [pc, #92]	; (8002ae4 <MadgwickAHRSupdateIMU+0x840>)
 8002a86:	ed93 7a00 	vldr	s14, [r3]
 8002a8a:	4b1a      	ldr	r3, [pc, #104]	; (8002af4 <MadgwickAHRSupdateIMU+0x850>)
 8002a8c:	edd3 7a00 	vldr	s15, [r3]
 8002a90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a94:	4b13      	ldr	r3, [pc, #76]	; (8002ae4 <MadgwickAHRSupdateIMU+0x840>)
 8002a96:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   -= System_Yaw_Offset;
 8002a9a:	4b14      	ldr	r3, [pc, #80]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002a9c:	ed93 7a00 	vldr	s14, [r3]
 8002aa0:	4b15      	ldr	r3, [pc, #84]	; (8002af8 <MadgwickAHRSupdateIMU+0x854>)
 8002aa2:	edd3 7a00 	vldr	s15, [r3]
 8002aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aaa:	4b10      	ldr	r3, [pc, #64]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002aac:	edc3 7a00 	vstr	s15, [r3]
	if(System_Yaw < 0)
 8002ab0:	4b0e      	ldr	r3, [pc, #56]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002ab2:	edd3 7a00 	vldr	s15, [r3]
 8002ab6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002abe:	d400      	bmi.n	8002ac2 <MadgwickAHRSupdateIMU+0x81e>
	{
		System_Yaw = 360.0f + System_Yaw;
	}
}
 8002ac0:	e009      	b.n	8002ad6 <MadgwickAHRSupdateIMU+0x832>
		System_Yaw = 360.0f + System_Yaw;
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002ac4:	edd3 7a00 	vldr	s15, [r3]
 8002ac8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002afc <MadgwickAHRSupdateIMU+0x858>
 8002acc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ad0:	4b06      	ldr	r3, [pc, #24]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002ad2:	edc3 7a00 	vstr	s15, [r3]
}
 8002ad6:	bf00      	nop
 8002ad8:	3770      	adds	r7, #112	; 0x70
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	24000310 	.word	0x24000310
 8002ae4:	24000314 	.word	0x24000314
 8002ae8:	42652ee1 	.word	0x42652ee1
 8002aec:	2400030c 	.word	0x2400030c
 8002af0:	24000224 	.word	0x24000224
 8002af4:	24000228 	.word	0x24000228
 8002af8:	2400022c 	.word	0x2400022c
 8002afc:	43b40000 	.word	0x43b40000

08002b00 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8002b00:	b480      	push	{r7}
 8002b02:	b087      	sub	sp, #28
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8002b0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b0e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b16:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8002b1e:	f107 0310 	add.w	r3, r7, #16
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	105a      	asrs	r2, r3, #1
 8002b2a:	4b12      	ldr	r3, [pc, #72]	; (8002b74 <invSqrt+0x74>)
 8002b2c:	1a9b      	subs	r3, r3, r2
 8002b2e:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8002b30:	f107 030c 	add.w	r3, r7, #12
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002b38:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b3c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b44:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b4c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002b50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b54:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b5c:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	ee07 3a90 	vmov	s15, r3
}
 8002b66:	eeb0 0a67 	vmov.f32	s0, s15
 8002b6a:	371c      	adds	r7, #28
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	5f3759df 	.word	0x5f3759df

08002b78 <Double_PID_Calculation_Rate>:
	axis->in.pid_result = axis->in.p_result + axis->in.i_result + axis->in.d_result;
	/*********** Double PID Inner End *************/
}

void Double_PID_Calculation_Rate(PIDDouble* axis, float set_point, float value, float rate, float out_error_sum_max, float in_error_sum_max, int out_filter, int in_filter, int is_yaw)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b08b      	sub	sp, #44	; 0x2c
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6278      	str	r0, [r7, #36]	; 0x24
 8002b80:	ed87 0a08 	vstr	s0, [r7, #32]
 8002b84:	edc7 0a07 	vstr	s1, [r7, #28]
 8002b88:	ed87 1a06 	vstr	s2, [r7, #24]
 8002b8c:	edc7 1a05 	vstr	s3, [r7, #20]
 8002b90:	ed87 2a04 	vstr	s4, [r7, #16]
 8002b94:	60f9      	str	r1, [r7, #12]
 8002b96:	60ba      	str	r2, [r7, #8]
 8002b98:	607b      	str	r3, [r7, #4]
	/*********** Double PID Outer Begin *************/
	axis->out.reference = set_point;
 8002b9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b9e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	ed83 7b1e 	vstr	d7, [r3, #120]	; 0x78
	axis->out.meas_value = value;
 8002ba8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb2:	ed83 7b20 	vstr	d7, [r3, #128]	; 0x80

	axis->out.error = axis->out.reference - axis->out.meas_value;
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb8:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbe:	ed93 7b20 	vldr	d7, [r3, #128]	; 0x80
 8002bc2:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002bc6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bcc:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
	axis->out.p_result = axis->out.error * axis->out.kp;
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd8:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8002bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be2:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc
	axis->out.error_sum += axis->out.error * DT;
 8002be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be8:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bee:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002bf2:	eddf 6a97 	vldr	s13, [pc, #604]	; 8002e50 <Double_PID_Calculation_Rate+0x2d8>
 8002bf6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8

	axis->out.error_sum_max = out_error_sum_max;
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	axis->out.error_sum_min = -out_error_sum_max;
 8002c0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c10:	eef1 7a67 	vneg.f32	s15, s15
 8002c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c16:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
	if(axis->out.error_sum > axis->out.error_sum_max) axis->out.error_sum = axis->out.error_sum_max;
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1c:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c22:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8002c26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c2e:	dd06      	ble.n	8002c3e <Double_PID_Calculation_Rate+0xc6>
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8002c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c38:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8002c3c:	e010      	b.n	8002c60 <Double_PID_Calculation_Rate+0xe8>
	else if(axis->out.error_sum < axis->out.error_sum_min) axis->out.error_sum = axis->out.error_sum_min;
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c46:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8002c4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c52:	d505      	bpl.n	8002c60 <Double_PID_Calculation_Rate+0xe8>
 8002c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c56:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	axis->out.i_result = axis->out.error_sum * axis->out.ki;
 8002c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c62:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c68:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002c6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	edc3 7a30 	vstr	s15, [r3, #192]	; 0xc0

	axis->out.error_deriv = -rate;
 8002c76:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c7a:	eef1 7a67 	vneg.f32	s15, s15
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
	axis->out.d_result = axis->out.error_deriv * axis->out.kd;
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002c90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c96:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4

	axis->out.pid_result = axis->out.p_result + axis->out.i_result + axis->out.d_result;
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9c:	ed93 7a2f 	vldr	s14, [r3, #188]	; 0xbc
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca2:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8002ca6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cac:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8002cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
	/*********** Double PID Outer End *************/

	/*********** Double PID Inner Begin *************/
	axis->in.reference = axis->out.pid_result;
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8002cc0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc6:	ed83 7b04 	vstr	d7, [r3, #16]
	axis->in.meas_value = rate;
 8002cca:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	ed83 7b06 	vstr	d7, [r3, #24]

	axis->in.error = axis->in.reference - axis->in.meas_value;
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cda:	ed93 6b04 	vldr	d6, [r3, #16]
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	ed93 7b06 	vldr	d7, [r3, #24]
 8002ce4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002ce8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	axis->in.p_result = axis->in.error * axis->in.kp;
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf4:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfa:	edd3 7a00 	vldr	s15, [r3]
 8002cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d04:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	axis->in.error_sum = axis->in.error_sum + axis->in.error * DT;
 8002d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d10:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002d14:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8002e50 <Double_PID_Calculation_Rate+0x2d8>
 8002d18:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d22:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	axis->in.error_sum_max = in_error_sum_max;
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	64da      	str	r2, [r3, #76]	; 0x4c
	axis->in.error_sum_min = -in_error_sum_max;
 8002d2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d30:	eef1 7a67 	vneg.f32	s15, s15
 8002d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d36:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	if(axis->in.error_sum > axis->in.error_sum_max) axis->in.error_sum = axis->in.error_sum_max;
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3c:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d4e:	dd04      	ble.n	8002d5a <Double_PID_Calculation_Rate+0x1e2>
 8002d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d56:	641a      	str	r2, [r3, #64]	; 0x40
 8002d58:	e00e      	b.n	8002d78 <Double_PID_Calculation_Rate+0x200>
	else if(axis->in.error_sum < axis->in.error_sum_min) axis->in.error_sum = axis->in.error_sum_min;
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d62:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002d66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d6e:	d503      	bpl.n	8002d78 <Double_PID_Calculation_Rate+0x200>
 8002d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d76:	641a      	str	r2, [r3, #64]	; 0x40
	axis->in.i_result = axis->in.error_sum * axis->in.ki;
 8002d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d80:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

	axis->in.error_deriv = -(axis->in.meas_value - axis->in.meas_value_prev) / DT;
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d90:	ed93 6b06 	vldr	d6, [r3, #24]
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	ed93 7b08 	vldr	d7, [r3, #32]
 8002d9a:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002d9e:	eeb1 6b47 	vneg.f64	d6, d7
 8002da2:	ed9f 5b29 	vldr	d5, [pc, #164]	; 8002e48 <Double_PID_Calculation_Rate+0x2d0>
 8002da6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002daa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db0:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	axis->in.meas_value_prev = axis->in.meas_value;
 8002db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002dba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002dbc:	e9c1 2308 	strd	r2, r3, [r1, #32]

	if(in_filter == 0) axis->in.d_result = axis->in.error_deriv * axis->in.kd;
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10b      	bne.n	8002dde <Double_PID_Calculation_Rate+0x266>
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dce:	edd3 7a02 	vldr	s15, [r3, #8]
 8002dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd8:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
 8002ddc:	e01d      	b.n	8002e1a <Double_PID_Calculation_Rate+0x2a2>
	else
	{
		axis->in.error_deriv_filt = axis->in.error_deriv_filt * 0.5f + axis->in.error_deriv * 0.5f;
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002de4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002de8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dee:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002df2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002df6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e00:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		axis->in.d_result = axis->in.error_deriv_filt * axis->in.kd;
 8002e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e06:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e16:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	}

	axis->in.pid_result = axis->in.p_result + axis->in.i_result + axis->in.d_result;
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1c:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8002e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e22:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002e26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002e30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e36:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	/*********** Double PID Inner End *************/
}
 8002e3a:	bf00      	nop
 8002e3c:	372c      	adds	r7, #44	; 0x2c
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	e0000000 	.word	0xe0000000
 8002e4c:	3f60624d 	.word	0x3f60624d
 8002e50:	3b03126f 	.word	0x3b03126f
 8002e54:	00000000 	.word	0x00000000

08002e58 <Single_PID_Calculation>:

void Single_PID_Calculation(PIDDouble* axis, float set_point, float value, float out_error_sum_max, int out_filter, int is_yaw)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b087      	sub	sp, #28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6178      	str	r0, [r7, #20]
 8002e60:	ed87 0a04 	vstr	s0, [r7, #16]
 8002e64:	edc7 0a03 	vstr	s1, [r7, #12]
 8002e68:	ed87 1a02 	vstr	s2, [r7, #8]
 8002e6c:	6079      	str	r1, [r7, #4]
 8002e6e:	603a      	str	r2, [r7, #0]
	/*********** Double PID Outer Begin *************/
	axis->out.reference = set_point;	//Set point of outer PID control
 8002e70:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e74:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	ed83 7b1e 	vstr	d7, [r3, #120]	; 0x78
	axis->out.meas_value = value;			//Current Value
 8002e7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e82:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	ed83 7b20 	vstr	d7, [r3, #128]	; 0x80
	//error + P output
	axis->out.error = axis->out.reference - axis->out.meas_value;
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	ed93 7b20 	vldr	d7, [r3, #128]	; 0x80
 8002e98:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002e9c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
	if(is_yaw == 1)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d128      	bne.n	8002efe <Single_PID_Calculation+0xa6>
	{
		if(axis->out.error > 180.f) axis->out.error -= 360.f;
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002eb2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8003068 <Single_PID_Calculation+0x210>
 8002eb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ebe:	dd0a      	ble.n	8002ed6 <Single_PID_Calculation+0x7e>
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002ec6:	ed9f 7a69 	vldr	s14, [pc, #420]	; 800306c <Single_PID_Calculation+0x214>
 8002eca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
 8002ed4:	e013      	b.n	8002efe <Single_PID_Calculation+0xa6>
		else if(axis->out.error < -180.f) axis->out.error += 360.f;
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002edc:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8003070 <Single_PID_Calculation+0x218>
 8002ee0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee8:	d509      	bpl.n	8002efe <Single_PID_Calculation+0xa6>
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002ef0:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800306c <Single_PID_Calculation+0x214>
 8002ef4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
	}
	axis->out.p_result = axis->out.error * axis->out.kp;
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8002f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc
	axis->out.error_sum += axis->out.error * DT;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002f20:	eddf 6a54 	vldr	s13, [pc, #336]	; 8003074 <Single_PID_Calculation+0x21c>
 8002f24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
	// i output
	axis->out.error_sum_max = out_error_sum_max;
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	68ba      	ldr	r2, [r7, #8]
 8002f36:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	axis->out.error_sum_min = -out_error_sum_max;
 8002f3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f3e:	eef1 7a67 	vneg.f32	s15, s15
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
	if(axis->out.error_sum > axis->out.error_sum_max) axis->out.error_sum = axis->out.error_sum_max;
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8002f54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f5c:	dd06      	ble.n	8002f6c <Single_PID_Calculation+0x114>
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8002f6a:	e010      	b.n	8002f8e <Single_PID_Calculation+0x136>
	else if(axis->out.error_sum < axis->out.error_sum_min) axis->out.error_sum = axis->out.error_sum_min;
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8002f78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f80:	d505      	bpl.n	8002f8e <Single_PID_Calculation+0x136>
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	axis->out.i_result = axis->out.error_sum * axis->out.ki;
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	edc3 7a30 	vstr	s15, [r3, #192]	; 0xc0
	//d output
	axis->out.error_deriv = -(axis->out.meas_value - axis->out.meas_value_prev) / DT;
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	ed93 6b20 	vldr	d6, [r3, #128]	; 0x80
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	ed93 7b22 	vldr	d7, [r3, #136]	; 0x88
 8002fb0:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002fb4:	eeb1 6b47 	vneg.f64	d6, d7
 8002fb8:	ed9f 5b29 	vldr	d5, [pc, #164]	; 8003060 <Single_PID_Calculation+0x208>
 8002fbc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002fc0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
	axis->out.meas_value_prev = axis->out.meas_value;
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8002fd0:	6979      	ldr	r1, [r7, #20]
 8002fd2:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	if(out_filter == 0) axis->out.d_result = axis->out.error_deriv * axis->out.kd;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10b      	bne.n	8002ff4 <Single_PID_Calculation+0x19c>
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4
 8002ff2:	e01d      	b.n	8003030 <Single_PID_Calculation+0x1d8>
	else
	{
		axis->out.error_deriv_filt = axis->out.error_deriv_filt * 0.3f + axis->out.error_deriv * 0.7f;
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002ffa:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003078 <Single_PID_Calculation+0x220>
 8002ffe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8003008:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800307c <Single_PID_Calculation+0x224>
 800300c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003010:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		axis->out.d_result = axis->out.error_deriv_filt * axis->out.kd;
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4
	}
	//result
	axis->out.pid_result = axis->out.p_result + axis->out.i_result + axis->out.d_result;
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	ed93 7a2f 	vldr	s14, [r3, #188]	; 0xbc
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 800303c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003046:	ee77 7a27 	vadd.f32	s15, s14, s15
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
	/*********** Double PID Outer End *************/
}
 8003050:	bf00      	nop
 8003052:	371c      	adds	r7, #28
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	f3af 8000 	nop.w
 8003060:	e0000000 	.word	0xe0000000
 8003064:	3f60624d 	.word	0x3f60624d
 8003068:	43340000 	.word	0x43340000
 800306c:	43b40000 	.word	0x43b40000
 8003070:	c3340000 	.word	0xc3340000
 8003074:	3b03126f 	.word	0x3b03126f
 8003078:	3e99999a 	.word	0x3e99999a
 800307c:	3f333333 	.word	0x3f333333

08003080 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char* p, int len)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit_DMA(&huart1, p, len);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	b29b      	uxth	r3, r3
 8003090:	461a      	mov	r2, r3
 8003092:	68b9      	ldr	r1, [r7, #8]
 8003094:	4803      	ldr	r0, [pc, #12]	; (80030a4 <_write+0x24>)
 8003096:	f00c ffc7 	bl	8010028 <HAL_UART_Transmit_DMA>
	return len;
 800309a:	687b      	ldr	r3, [r7, #4]
}
 800309c:	4618      	mov	r0, r3
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	24000ad4 	.word	0x24000ad4

080030a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030ac:	b088      	sub	sp, #32
 80030ae:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */
	MPU9250.Gx_Offset = 0.43;
 80030b0:	4baf      	ldr	r3, [pc, #700]	; (8003370 <main+0x2c8>)
 80030b2:	4ab0      	ldr	r2, [pc, #704]	; (8003374 <main+0x2cc>)
 80030b4:	629a      	str	r2, [r3, #40]	; 0x28
	MPU9250.Gy_Offset = -0.49;
 80030b6:	4bae      	ldr	r3, [pc, #696]	; (8003370 <main+0x2c8>)
 80030b8:	4aaf      	ldr	r2, [pc, #700]	; (8003378 <main+0x2d0>)
 80030ba:	62da      	str	r2, [r3, #44]	; 0x2c
	MPU9250.Gz_Offset = -1.40;
 80030bc:	4bac      	ldr	r3, [pc, #688]	; (8003370 <main+0x2c8>)
 80030be:	4aaf      	ldr	r2, [pc, #700]	; (800337c <main+0x2d4>)
 80030c0:	631a      	str	r2, [r3, #48]	; 0x30
	MPU9250.Mx_Offset = 0;
 80030c2:	4bab      	ldr	r3, [pc, #684]	; (8003370 <main+0x2c8>)
 80030c4:	f04f 0200 	mov.w	r2, #0
 80030c8:	665a      	str	r2, [r3, #100]	; 0x64
	MPU9250.My_Offset = 0;
 80030ca:	4ba9      	ldr	r3, [pc, #676]	; (8003370 <main+0x2c8>)
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	669a      	str	r2, [r3, #104]	; 0x68
	MPU9250.Mz_Offset = 0;
 80030d2:	4ba7      	ldr	r3, [pc, #668]	; (8003370 <main+0x2c8>)
 80030d4:	f04f 0200 	mov.w	r2, #0
 80030d8:	66da      	str	r2, [r3, #108]	; 0x6c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030da:	f002 fc89 	bl	80059f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030de:	f000 fd05 	bl	8003aec <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80030e2:	f000 fd81 	bl	8003be8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030e6:	f000 ffcf 	bl	8004088 <MX_GPIO_Init>
  MX_DMA_Init();
 80030ea:	f000 ff95 	bl	8004018 <MX_DMA_Init>
  MX_TIM7_Init();
 80030ee:	f000 fec5 	bl	8003e7c <MX_TIM7_Init>
  MX_USART1_UART_Init();
 80030f2:	f000 fef9 	bl	8003ee8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80030f6:	f000 fd93 	bl	8003c20 <MX_I2C1_Init>
  MX_SPI1_Init();
 80030fa:	f000 fdd1 	bl	8003ca0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80030fe:	f000 ff3f 	bl	8003f80 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8003102:	f000 fe23 	bl	8003d4c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003106:	2200      	movs	r2, #0
 8003108:	2102      	movs	r1, #2
 800310a:	489d      	ldr	r0, [pc, #628]	; (8003380 <main+0x2d8>)
 800310c:	f005 fe46 	bl	8008d9c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8003110:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003114:	f002 fcfe 	bl	8005b14 <HAL_Delay>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003118:	2201      	movs	r2, #1
 800311a:	2102      	movs	r1, #2
 800311c:	4898      	ldr	r0, [pc, #608]	; (8003380 <main+0x2d8>)
 800311e:	f005 fe3d 	bl	8008d9c <HAL_GPIO_WritePin>

  //General Timer HAL
  HAL_TIM_Base_Start_IT(&htim7);
 8003122:	4898      	ldr	r0, [pc, #608]	; (8003384 <main+0x2dc>)
 8003124:	f00b fcf2 	bl	800eb0c <HAL_TIM_Base_Start_IT>
  //General PWM LL
//  LL_TIM_EnableCounter(TIM7);
//  LL_TIM_EnableIT_UPDATE(TIM7);

  //USART Channels HAL
  HAL_UART_Receive_DMA(&huart1, &uart1_rx_data, 1); //FTDI
 8003128:	2201      	movs	r2, #1
 800312a:	4997      	ldr	r1, [pc, #604]	; (8003388 <main+0x2e0>)
 800312c:	4897      	ldr	r0, [pc, #604]	; (800338c <main+0x2e4>)
 800312e:	f00c fffb 	bl	8010128 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart2, &uart2_rx_data, 1); //Receiver
 8003132:	2201      	movs	r2, #1
 8003134:	4996      	ldr	r1, [pc, #600]	; (8003390 <main+0x2e8>)
 8003136:	4897      	ldr	r0, [pc, #604]	; (8003394 <main+0x2ec>)
 8003138:	f00c fff6 	bl	8010128 <HAL_UART_Receive_DMA>

	//Motor PWM HAL
	HAL_TIM_Base_Start_IT(&htim3);
 800313c:	4896      	ldr	r0, [pc, #600]	; (8003398 <main+0x2f0>)
 800313e:	f00b fce5 	bl	800eb0c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8003142:	2100      	movs	r1, #0
 8003144:	4894      	ldr	r0, [pc, #592]	; (8003398 <main+0x2f0>)
 8003146:	f00b fdb3 	bl	800ecb0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 800314a:	2104      	movs	r1, #4
 800314c:	4892      	ldr	r0, [pc, #584]	; (8003398 <main+0x2f0>)
 800314e:	f00b fdaf 	bl	800ecb0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_3);
 8003152:	2108      	movs	r1, #8
 8003154:	4890      	ldr	r0, [pc, #576]	; (8003398 <main+0x2f0>)
 8003156:	f00b fdab 	bl	800ecb0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_4);
 800315a:	210c      	movs	r1, #12
 800315c:	488e      	ldr	r0, [pc, #568]	; (8003398 <main+0x2f0>)
 800315e:	f00b fda7 	bl	800ecb0 <HAL_TIM_PWM_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	//Initialize MPU9250
	while(MPU9250_Init(&hi2c1, 3, 3, 3, 3) == 0)
 8003162:	e009      	b.n	8003178 <main+0xd0>
	{
		if(tim1_20ms_flag == 1)
 8003164:	4b8d      	ldr	r3, [pc, #564]	; (800339c <main+0x2f4>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d105      	bne.n	8003178 <main+0xd0>
		{
			tim1_20ms_flag = 0;
 800316c:	4b8b      	ldr	r3, [pc, #556]	; (800339c <main+0x2f4>)
 800316e:	2200      	movs	r2, #0
 8003170:	701a      	strb	r2, [r3, #0]
			printf("MPU9250 Initialing \n");
 8003172:	488b      	ldr	r0, [pc, #556]	; (80033a0 <main+0x2f8>)
 8003174:	f00f f9c0 	bl	80124f8 <puts>
	while(MPU9250_Init(&hi2c1, 3, 3, 3, 3) == 0)
 8003178:	2303      	movs	r3, #3
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	2303      	movs	r3, #3
 800317e:	2203      	movs	r2, #3
 8003180:	2103      	movs	r1, #3
 8003182:	4888      	ldr	r0, [pc, #544]	; (80033a4 <main+0x2fc>)
 8003184:	f7fd fb84 	bl	8000890 <MPU9250_Init>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0ea      	beq.n	8003164 <main+0xbc>
		}
	}
	MPU9250_Bypass(&hi2c1);
 800318e:	4885      	ldr	r0, [pc, #532]	; (80033a4 <main+0x2fc>)
 8003190:	f7fd fc66 	bl	8000a60 <MPU9250_Bypass>
	while(MPU9250_AK8963_Setup(&hi2c1, &MPU9250) == 0)
 8003194:	e009      	b.n	80031aa <main+0x102>
	{
		if(tim1_20ms_flag == 1)
 8003196:	4b81      	ldr	r3, [pc, #516]	; (800339c <main+0x2f4>)
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d105      	bne.n	80031aa <main+0x102>
		{
			tim1_20ms_flag = 0;
 800319e:	4b7f      	ldr	r3, [pc, #508]	; (800339c <main+0x2f4>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]
			printf("AK8963 Initialing \n");
 80031a4:	4880      	ldr	r0, [pc, #512]	; (80033a8 <main+0x300>)
 80031a6:	f00f f9a7 	bl	80124f8 <puts>
	while(MPU9250_AK8963_Setup(&hi2c1, &MPU9250) == 0)
 80031aa:	4971      	ldr	r1, [pc, #452]	; (8003370 <main+0x2c8>)
 80031ac:	487d      	ldr	r0, [pc, #500]	; (80033a4 <main+0x2fc>)
 80031ae:	f7fd fcd7 	bl	8000b60 <MPU9250_AK8963_Setup>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0ee      	beq.n	8003196 <main+0xee>
		}
	}
	MPU9250_Master(&hi2c1);
 80031b8:	487a      	ldr	r0, [pc, #488]	; (80033a4 <main+0x2fc>)
 80031ba:	f7fd fc7f 	bl	8000abc <MPU9250_Master>
	MPU9250_Slave0_Enable(&hi2c1);
 80031be:	4879      	ldr	r0, [pc, #484]	; (80033a4 <main+0x2fc>)
 80031c0:	f7fd fd24 	bl	8000c0c <MPU9250_Slave0_Enable>

	//Initialize MS5611

	//EEPROM
	W25qxx_Init();
 80031c4:	f002 f8e4 	bl	8005390 <W25qxx_Init>
	W25qxx_ReadSector(Mag_Calib, 0, 0, 12);
 80031c8:	230c      	movs	r3, #12
 80031ca:	2200      	movs	r2, #0
 80031cc:	2100      	movs	r1, #0
 80031ce:	4877      	ldr	r0, [pc, #476]	; (80033ac <main+0x304>)
 80031d0:	f002 fb82 	bl	80058d8 <W25qxx_ReadSector>
	MPU9250.Mx_Offset = *(float*)&Mag_Calib[0];
 80031d4:	4b75      	ldr	r3, [pc, #468]	; (80033ac <main+0x304>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a65      	ldr	r2, [pc, #404]	; (8003370 <main+0x2c8>)
 80031da:	6653      	str	r3, [r2, #100]	; 0x64
	MPU9250.My_Offset = *(float*)&Mag_Calib[4];
 80031dc:	4b74      	ldr	r3, [pc, #464]	; (80033b0 <main+0x308>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a63      	ldr	r2, [pc, #396]	; (8003370 <main+0x2c8>)
 80031e2:	6693      	str	r3, [r2, #104]	; 0x68
	MPU9250.Mz_Offset = *(float*)&Mag_Calib[8];
 80031e4:	4b73      	ldr	r3, [pc, #460]	; (80033b4 <main+0x30c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a61      	ldr	r2, [pc, #388]	; (8003370 <main+0x2c8>)
 80031ea:	66d3      	str	r3, [r2, #108]	; 0x6c

	//Receiver Check
	printf("Receiver Status Check \n"); HAL_Delay(10);
 80031ec:	4872      	ldr	r0, [pc, #456]	; (80033b8 <main+0x310>)
 80031ee:	f00f f983 	bl	80124f8 <puts>
 80031f2:	200a      	movs	r0, #10
 80031f4:	f002 fc8e 	bl	8005b14 <HAL_Delay>
	while(Is_iBus_Received(ibus_rx_cplt_flag) == 0)
 80031f8:	e011      	b.n	800321e <main+0x176>
	{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80031fa:	2200      	movs	r2, #0
 80031fc:	2102      	movs	r1, #2
 80031fe:	4860      	ldr	r0, [pc, #384]	; (8003380 <main+0x2d8>)
 8003200:	f005 fdcc 	bl	8008d9c <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003204:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003208:	f002 fc84 	bl	8005b14 <HAL_Delay>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800320c:	2201      	movs	r2, #1
 800320e:	2102      	movs	r1, #2
 8003210:	485b      	ldr	r0, [pc, #364]	; (8003380 <main+0x2d8>)
 8003212:	f005 fdc3 	bl	8008d9c <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003216:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800321a:	f002 fc7b 	bl	8005b14 <HAL_Delay>
	while(Is_iBus_Received(ibus_rx_cplt_flag) == 0)
 800321e:	4b67      	ldr	r3, [pc, #412]	; (80033bc <main+0x314>)
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	f001 fdfc 	bl	8004e20 <Is_iBus_Received>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0e5      	beq.n	80031fa <main+0x152>
	}
	while(Is_Throttle_Min() == 0)
 800322e:	e01d      	b.n	800326c <main+0x1c4>
	{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003230:	2200      	movs	r2, #0
 8003232:	2102      	movs	r1, #2
 8003234:	4852      	ldr	r0, [pc, #328]	; (8003380 <main+0x2d8>)
 8003236:	f005 fdb1 	bl	8008d9c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_GPIO_Port, GPIO_PIN_SET);
 800323a:	2201      	movs	r2, #1
 800323c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003240:	485f      	ldr	r0, [pc, #380]	; (80033c0 <main+0x318>)
 8003242:	f005 fdab 	bl	8008d9c <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003246:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800324a:	f002 fc63 	bl	8005b14 <HAL_Delay>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800324e:	2201      	movs	r2, #1
 8003250:	2102      	movs	r1, #2
 8003252:	484b      	ldr	r0, [pc, #300]	; (8003380 <main+0x2d8>)
 8003254:	f005 fda2 	bl	8008d9c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_GPIO_Port, GPIO_PIN_RESET);
 8003258:	2200      	movs	r2, #0
 800325a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800325e:	4858      	ldr	r0, [pc, #352]	; (80033c0 <main+0x318>)
 8003260:	f005 fd9c 	bl	8008d9c <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003264:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003268:	f002 fc54 	bl	8005b14 <HAL_Delay>
	while(Is_Throttle_Min() == 0)
 800326c:	f001 fe26 	bl	8004ebc <Is_Throttle_Min>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d0dc      	beq.n	8003230 <main+0x188>
	}
	printf("Receiver OK \n"); HAL_Delay(10);
 8003276:	4853      	ldr	r0, [pc, #332]	; (80033c4 <main+0x31c>)
 8003278:	f00f f93e 	bl	80124f8 <puts>
 800327c:	200a      	movs	r0, #10
 800327e:	f002 fc49 	bl	8005b14 <HAL_Delay>

	//ESC Calibration
	if(iBus.SwB == 2000 && iBus.SwC == 2000)
 8003282:	4b51      	ldr	r3, [pc, #324]	; (80033c8 <main+0x320>)
 8003284:	895b      	ldrh	r3, [r3, #10]
 8003286:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800328a:	d111      	bne.n	80032b0 <main+0x208>
 800328c:	4b4e      	ldr	r3, [pc, #312]	; (80033c8 <main+0x320>)
 800328e:	899b      	ldrh	r3, [r3, #12]
 8003290:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003294:	d10c      	bne.n	80032b0 <main+0x208>
	{
		ESC_Calibration();
 8003296:	f001 f881 	bl	800439c <ESC_Calibration>
		while(iBus.SwB != 1000) Is_iBus_Received(ibus_rx_cplt_flag);
 800329a:	e004      	b.n	80032a6 <main+0x1fe>
 800329c:	4b47      	ldr	r3, [pc, #284]	; (80033bc <main+0x314>)
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f001 fdbd 	bl	8004e20 <Is_iBus_Received>
 80032a6:	4b48      	ldr	r3, [pc, #288]	; (80033c8 <main+0x320>)
 80032a8:	895b      	ldrh	r3, [r3, #10]
 80032aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032ae:	d1f5      	bne.n	800329c <main+0x1f4>
	}

	while (1)
	{
		//UART Message Check
		Receive_Command();
 80032b0:	f001 fd3e 	bl	8004d30 <Receive_Command>
		Compass_Calibration(mag_calibration_enable);
 80032b4:	4b45      	ldr	r3, [pc, #276]	; (80033cc <main+0x324>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f000 ff81 	bl	80041c0 <Compass_Calibration>

		//Receiver Channel Check
		Is_iBus_Received(ibus_rx_cplt_flag);
 80032be:	4b3f      	ldr	r3, [pc, #252]	; (80033bc <main+0x314>)
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f001 fdac 	bl	8004e20 <Is_iBus_Received>
		if(iBus.SwA == 2000 && iBus_SwA_Prev != 2000)
 80032c8:	4b3f      	ldr	r3, [pc, #252]	; (80033c8 <main+0x320>)
 80032ca:	891b      	ldrh	r3, [r3, #8]
 80032cc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80032d0:	d111      	bne.n	80032f6 <main+0x24e>
 80032d2:	4b3f      	ldr	r3, [pc, #252]	; (80033d0 <main+0x328>)
 80032d4:	881b      	ldrh	r3, [r3, #0]
 80032d6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80032da:	d00c      	beq.n	80032f6 <main+0x24e>
		{
			if(iBus.LV < 1010)
 80032dc:	4b3a      	ldr	r3, [pc, #232]	; (80033c8 <main+0x320>)
 80032de:	889b      	ldrh	r3, [r3, #4]
 80032e0:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d806      	bhi.n	80032f6 <main+0x24e>
			{
				motor_arming_flag = 1;
 80032e8:	4b3a      	ldr	r3, [pc, #232]	; (80033d4 <main+0x32c>)
 80032ea:	2201      	movs	r2, #1
 80032ec:	701a      	strb	r2, [r3, #0]
				yaw_heading_reference = System_Yaw;
 80032ee:	4b3a      	ldr	r3, [pc, #232]	; (80033d8 <main+0x330>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a3a      	ldr	r2, [pc, #232]	; (80033dc <main+0x334>)
 80032f4:	6013      	str	r3, [r2, #0]
			}
		}
		iBus_SwA_Prev = iBus.SwA;
 80032f6:	4b34      	ldr	r3, [pc, #208]	; (80033c8 <main+0x320>)
 80032f8:	891a      	ldrh	r2, [r3, #8]
 80032fa:	4b35      	ldr	r3, [pc, #212]	; (80033d0 <main+0x328>)
 80032fc:	801a      	strh	r2, [r3, #0]
		if(iBus.SwA != 2000)
 80032fe:	4b32      	ldr	r3, [pc, #200]	; (80033c8 <main+0x320>)
 8003300:	891b      	ldrh	r3, [r3, #8]
 8003302:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003306:	d002      	beq.n	800330e <main+0x266>
		{
			motor_arming_flag = 0;
 8003308:	4b32      	ldr	r3, [pc, #200]	; (80033d4 <main+0x32c>)
 800330a:	2200      	movs	r2, #0
 800330c:	701a      	strb	r2, [r3, #0]
		}
		if(motor_arming_flag == 1)
 800330e:	4b31      	ldr	r3, [pc, #196]	; (80033d4 <main+0x32c>)
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	2b01      	cmp	r3, #1
 8003314:	f040 809f 	bne.w	8003456 <main+0x3ae>
		{
			if(iBus_failsafe == 0)
 8003318:	4b31      	ldr	r3, [pc, #196]	; (80033e0 <main+0x338>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	f040 8095 	bne.w	800344c <main+0x3a4>
			{
				if(iBus.LV > 1010)
 8003322:	4b29      	ldr	r3, [pc, #164]	; (80033c8 <main+0x320>)
 8003324:	889b      	ldrh	r3, [r3, #4]
 8003326:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800332a:	4293      	cmp	r3, r2
 800332c:	f240 8089 	bls.w	8003442 <main+0x39a>
				{
					TIM3->CCR1 = ccr1 > 20000 ? 19900 : ccr1 < 10000 ? 10000 : ccr1;
 8003330:	4b2c      	ldr	r3, [pc, #176]	; (80033e4 <main+0x33c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003338:	4293      	cmp	r3, r2
 800333a:	d807      	bhi.n	800334c <main+0x2a4>
 800333c:	4b29      	ldr	r3, [pc, #164]	; (80033e4 <main+0x33c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f242 7210 	movw	r2, #10000	; 0x2710
 8003344:	4293      	cmp	r3, r2
 8003346:	bf38      	it	cc
 8003348:	4613      	movcc	r3, r2
 800334a:	e001      	b.n	8003350 <main+0x2a8>
 800334c:	f644 53bc 	movw	r3, #19900	; 0x4dbc
 8003350:	4a25      	ldr	r2, [pc, #148]	; (80033e8 <main+0x340>)
 8003352:	6353      	str	r3, [r2, #52]	; 0x34
					TIM3->CCR2 = ccr2 > 20000 ? 19900 : ccr2 < 10000 ? 10000 : ccr2;
 8003354:	4b25      	ldr	r3, [pc, #148]	; (80033ec <main+0x344>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f644 6220 	movw	r2, #20000	; 0x4e20
 800335c:	4293      	cmp	r3, r2
 800335e:	d847      	bhi.n	80033f0 <main+0x348>
 8003360:	4b22      	ldr	r3, [pc, #136]	; (80033ec <main+0x344>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f242 7210 	movw	r2, #10000	; 0x2710
 8003368:	4293      	cmp	r3, r2
 800336a:	bf38      	it	cc
 800336c:	4613      	movcc	r3, r2
 800336e:	e041      	b.n	80033f4 <main+0x34c>
 8003370:	24000278 	.word	0x24000278
 8003374:	3edc28f6 	.word	0x3edc28f6
 8003378:	befae148 	.word	0xbefae148
 800337c:	bfb33333 	.word	0xbfb33333
 8003380:	58020000 	.word	0x58020000
 8003384:	24000d04 	.word	0x24000d04
 8003388:	24000241 	.word	0x24000241
 800338c:	24000ad4 	.word	0x24000ad4
 8003390:	24000243 	.word	0x24000243
 8003394:	24000c68 	.word	0x24000c68
 8003398:	24000990 	.word	0x24000990
 800339c:	2400023e 	.word	0x2400023e
 80033a0:	08014e68 	.word	0x08014e68
 80033a4:	24000944 	.word	0x24000944
 80033a8:	08014e7c 	.word	0x08014e7c
 80033ac:	24000cf8 	.word	0x24000cf8
 80033b0:	24000cfc 	.word	0x24000cfc
 80033b4:	24000d00 	.word	0x24000d00
 80033b8:	08014e90 	.word	0x08014e90
 80033bc:	24000244 	.word	0x24000244
 80033c0:	58021000 	.word	0x58021000
 80033c4:	08014ea8 	.word	0x08014ea8
 80033c8:	2400025c 	.word	0x2400025c
 80033cc:	24000231 	.word	0x24000231
 80033d0:	24000234 	.word	0x24000234
 80033d4:	24000215 	.word	0x24000215
 80033d8:	2400030c 	.word	0x2400030c
 80033dc:	24000238 	.word	0x24000238
 80033e0:	24000214 	.word	0x24000214
 80033e4:	24000940 	.word	0x24000940
 80033e8:	40000400 	.word	0x40000400
 80033ec:	24000acc 	.word	0x24000acc
 80033f0:	f644 53bc 	movw	r3, #19900	; 0x4dbc
 80033f4:	4ac8      	ldr	r2, [pc, #800]	; (8003718 <main+0x670>)
 80033f6:	6393      	str	r3, [r2, #56]	; 0x38
					TIM3->CCR3 = ccr3 > 20000 ? 19900 : ccr3 < 10000 ? 10000 : ccr3;
 80033f8:	4bc8      	ldr	r3, [pc, #800]	; (800371c <main+0x674>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003400:	4293      	cmp	r3, r2
 8003402:	d807      	bhi.n	8003414 <main+0x36c>
 8003404:	4bc5      	ldr	r3, [pc, #788]	; (800371c <main+0x674>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f242 7210 	movw	r2, #10000	; 0x2710
 800340c:	4293      	cmp	r3, r2
 800340e:	bf38      	it	cc
 8003410:	4613      	movcc	r3, r2
 8003412:	e001      	b.n	8003418 <main+0x370>
 8003414:	f644 53bc 	movw	r3, #19900	; 0x4dbc
 8003418:	4abf      	ldr	r2, [pc, #764]	; (8003718 <main+0x670>)
 800341a:	63d3      	str	r3, [r2, #60]	; 0x3c
					TIM3->CCR4 = ccr4 > 20000 ? 19900 : ccr4 < 10000 ? 10000 : ccr4;
 800341c:	4bc0      	ldr	r3, [pc, #768]	; (8003720 <main+0x678>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003424:	4293      	cmp	r3, r2
 8003426:	d807      	bhi.n	8003438 <main+0x390>
 8003428:	4bbd      	ldr	r3, [pc, #756]	; (8003720 <main+0x678>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f242 7210 	movw	r2, #10000	; 0x2710
 8003430:	4293      	cmp	r3, r2
 8003432:	bf38      	it	cc
 8003434:	4613      	movcc	r3, r2
 8003436:	e001      	b.n	800343c <main+0x394>
 8003438:	f644 53bc 	movw	r3, #19900	; 0x4dbc
 800343c:	4ab6      	ldr	r2, [pc, #728]	; (8003718 <main+0x670>)
 800343e:	6413      	str	r3, [r2, #64]	; 0x40
 8003440:	e00d      	b.n	800345e <main+0x3b6>
				}
				else
				{
					Stop_Motor(10000);
 8003442:	f242 7010 	movw	r0, #10000	; 0x2710
 8003446:	f000 ffd7 	bl	80043f8 <Stop_Motor>
 800344a:	e008      	b.n	800345e <main+0x3b6>
				}
			}
			else
			{
				Stop_Motor(10000);
 800344c:	f242 7010 	movw	r0, #10000	; 0x2710
 8003450:	f000 ffd2 	bl	80043f8 <Stop_Motor>
 8003454:	e003      	b.n	800345e <main+0x3b6>
			}
		}
		else
		{
			Stop_Motor(10000);
 8003456:	f242 7010 	movw	r0, #10000	; 0x2710
 800345a:	f000 ffcd 	bl	80043f8 <Stop_Motor>
		}
		if(iBus.SwD == 2000) HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 800345e:	4bb1      	ldr	r3, [pc, #708]	; (8003724 <main+0x67c>)
 8003460:	89db      	ldrh	r3, [r3, #14]
 8003462:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003466:	d105      	bne.n	8003474 <main+0x3cc>
 8003468:	2201      	movs	r2, #1
 800346a:	2108      	movs	r1, #8
 800346c:	48ae      	ldr	r0, [pc, #696]	; (8003728 <main+0x680>)
 800346e:	f005 fc95 	bl	8008d9c <HAL_GPIO_WritePin>
 8003472:	e004      	b.n	800347e <main+0x3d6>
		else HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8003474:	2200      	movs	r2, #0
 8003476:	2108      	movs	r1, #8
 8003478:	48ab      	ldr	r0, [pc, #684]	; (8003728 <main+0x680>)
 800347a:	f005 fc8f 	bl	8008d9c <HAL_GPIO_WritePin>

		//Read MPU9250 + Motor PID
		if(tim1_2ms_flag == 1)
 800347e:	4bab      	ldr	r3, [pc, #684]	; (800372c <main+0x684>)
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	2b01      	cmp	r3, #1
 8003484:	f040 821f 	bne.w	80038c6 <main+0x81e>
		{
			tim1_2ms_flag = 0;
 8003488:	4ba8      	ldr	r3, [pc, #672]	; (800372c <main+0x684>)
 800348a:	2200      	movs	r2, #0
 800348c:	701a      	strb	r2, [r3, #0]
			MPU9250_Read_All(&hi2c1);
 800348e:	48a8      	ldr	r0, [pc, #672]	; (8003730 <main+0x688>)
 8003490:	f7fd fbfc 	bl	8000c8c <MPU9250_Read_All>
			MPU9250_Parsing(&MPU9250);
 8003494:	48a7      	ldr	r0, [pc, #668]	; (8003734 <main+0x68c>)
 8003496:	f7fd fc0d 	bl	8000cb4 <MPU9250_Parsing>
			MadgwickAHRSupdate(MPU9250.Gx_Rad, MPU9250.Gy_Rad, MPU9250.Gz_Rad, MPU9250.Ax, MPU9250.Ay, MPU9250.Az, MPU9250.Mx, MPU9250.My, MPU9250.Mz);
 800349a:	4ba6      	ldr	r3, [pc, #664]	; (8003734 <main+0x68c>)
 800349c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80034a0:	4ba4      	ldr	r3, [pc, #656]	; (8003734 <main+0x68c>)
 80034a2:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80034a6:	4ba3      	ldr	r3, [pc, #652]	; (8003734 <main+0x68c>)
 80034a8:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 80034ac:	4ba1      	ldr	r3, [pc, #644]	; (8003734 <main+0x68c>)
 80034ae:	ed93 6a02 	vldr	s12, [r3, #8]
 80034b2:	4ba0      	ldr	r3, [pc, #640]	; (8003734 <main+0x68c>)
 80034b4:	edd3 5a03 	vldr	s11, [r3, #12]
 80034b8:	4b9e      	ldr	r3, [pc, #632]	; (8003734 <main+0x68c>)
 80034ba:	ed93 5a04 	vldr	s10, [r3, #16]
 80034be:	4b9d      	ldr	r3, [pc, #628]	; (8003734 <main+0x68c>)
 80034c0:	edd3 4a1c 	vldr	s9, [r3, #112]	; 0x70
 80034c4:	4b9b      	ldr	r3, [pc, #620]	; (8003734 <main+0x68c>)
 80034c6:	edd3 3a1d 	vldr	s7, [r3, #116]	; 0x74
 80034ca:	4b9a      	ldr	r3, [pc, #616]	; (8003734 <main+0x68c>)
 80034cc:	ed93 4a1e 	vldr	s8, [r3, #120]	; 0x78
 80034d0:	eeb0 3a64 	vmov.f32	s6, s9
 80034d4:	eef0 2a45 	vmov.f32	s5, s10
 80034d8:	eeb0 2a65 	vmov.f32	s4, s11
 80034dc:	eef0 1a46 	vmov.f32	s3, s12
 80034e0:	eeb0 1a66 	vmov.f32	s2, s13
 80034e4:	eef0 0a47 	vmov.f32	s1, s14
 80034e8:	eeb0 0a67 	vmov.f32	s0, s15
 80034ec:	f7fd fecc 	bl	8001288 <MadgwickAHRSupdate>
			Double_PID_Calculation_Rate(&roll, (iBus.LH - 1500) * 0.7, System_Roll, MPU9250.Gx, 1000, 500, 0, 1, 0);
 80034f0:	4b8c      	ldr	r3, [pc, #560]	; (8003724 <main+0x67c>)
 80034f2:	88db      	ldrh	r3, [r3, #6]
 80034f4:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80034f8:	ee07 3a90 	vmov	s15, r3
 80034fc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003500:	ed9f 6b83 	vldr	d6, [pc, #524]	; 8003710 <main+0x668>
 8003504:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003508:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800350c:	4b8a      	ldr	r3, [pc, #552]	; (8003738 <main+0x690>)
 800350e:	ed93 7a00 	vldr	s14, [r3]
 8003512:	4b88      	ldr	r3, [pc, #544]	; (8003734 <main+0x68c>)
 8003514:	edd3 6a07 	vldr	s13, [r3, #28]
 8003518:	2300      	movs	r3, #0
 800351a:	2201      	movs	r2, #1
 800351c:	2100      	movs	r1, #0
 800351e:	ed9f 2a87 	vldr	s4, [pc, #540]	; 800373c <main+0x694>
 8003522:	eddf 1a87 	vldr	s3, [pc, #540]	; 8003740 <main+0x698>
 8003526:	eeb0 1a66 	vmov.f32	s2, s13
 800352a:	eef0 0a47 	vmov.f32	s1, s14
 800352e:	eeb0 0a67 	vmov.f32	s0, s15
 8003532:	4884      	ldr	r0, [pc, #528]	; (8003744 <main+0x69c>)
 8003534:	f7ff fb20 	bl	8002b78 <Double_PID_Calculation_Rate>
			Double_PID_Calculation_Rate(&pitch, -(iBus.LH - 1500) * 0.7, System_Pitch, MPU9250.Gy, 1000, 500, 0, 1, 0);
 8003538:	4b7a      	ldr	r3, [pc, #488]	; (8003724 <main+0x67c>)
 800353a:	88db      	ldrh	r3, [r3, #6]
 800353c:	461a      	mov	r2, r3
 800353e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8003542:	1a9b      	subs	r3, r3, r2
 8003544:	ee07 3a90 	vmov	s15, r3
 8003548:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800354c:	ed9f 6b70 	vldr	d6, [pc, #448]	; 8003710 <main+0x668>
 8003550:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003554:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003558:	4b7b      	ldr	r3, [pc, #492]	; (8003748 <main+0x6a0>)
 800355a:	ed93 7a00 	vldr	s14, [r3]
 800355e:	4b75      	ldr	r3, [pc, #468]	; (8003734 <main+0x68c>)
 8003560:	edd3 6a08 	vldr	s13, [r3, #32]
 8003564:	2300      	movs	r3, #0
 8003566:	2201      	movs	r2, #1
 8003568:	2100      	movs	r1, #0
 800356a:	ed9f 2a74 	vldr	s4, [pc, #464]	; 800373c <main+0x694>
 800356e:	eddf 1a74 	vldr	s3, [pc, #464]	; 8003740 <main+0x698>
 8003572:	eeb0 1a66 	vmov.f32	s2, s13
 8003576:	eef0 0a47 	vmov.f32	s1, s14
 800357a:	eeb0 0a67 	vmov.f32	s0, s15
 800357e:	4873      	ldr	r0, [pc, #460]	; (800374c <main+0x6a4>)
 8003580:	f7ff fafa 	bl	8002b78 <Double_PID_Calculation_Rate>

			if(iBus.LH > 1480 && iBus.LH < 1520) is_yaw_middle = 1;
 8003584:	4b67      	ldr	r3, [pc, #412]	; (8003724 <main+0x67c>)
 8003586:	88db      	ldrh	r3, [r3, #6]
 8003588:	f5b3 6fb9 	cmp.w	r3, #1480	; 0x5c8
 800358c:	d908      	bls.n	80035a0 <main+0x4f8>
 800358e:	4b65      	ldr	r3, [pc, #404]	; (8003724 <main+0x67c>)
 8003590:	88db      	ldrh	r3, [r3, #6]
 8003592:	f5b3 6fbe 	cmp.w	r3, #1520	; 0x5f0
 8003596:	d203      	bcs.n	80035a0 <main+0x4f8>
 8003598:	4b6d      	ldr	r3, [pc, #436]	; (8003750 <main+0x6a8>)
 800359a:	2201      	movs	r2, #1
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e002      	b.n	80035a6 <main+0x4fe>
			else is_yaw_middle = 0;
 80035a0:	4b6b      	ldr	r3, [pc, #428]	; (8003750 <main+0x6a8>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]

			if(is_yaw_middle == 0)
 80035a6:	4b6a      	ldr	r3, [pc, #424]	; (8003750 <main+0x6a8>)
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f040 80de 	bne.w	800376c <main+0x6c4>
			{
				yaw_heading_reference = System_Yaw;
 80035b0:	4b68      	ldr	r3, [pc, #416]	; (8003754 <main+0x6ac>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a68      	ldr	r2, [pc, #416]	; (8003758 <main+0x6b0>)
 80035b6:	6013      	str	r3, [r2, #0]
				Single_PID_Calculation(&yaw_rate, (iBus.LH-1500), MPU9250.Gz, 200,1 ,1);
 80035b8:	4b5a      	ldr	r3, [pc, #360]	; (8003724 <main+0x67c>)
 80035ba:	88db      	ldrh	r3, [r3, #6]
 80035bc:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80035c0:	ee07 3a90 	vmov	s15, r3
 80035c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035c8:	4b5a      	ldr	r3, [pc, #360]	; (8003734 <main+0x68c>)
 80035ca:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80035ce:	2201      	movs	r2, #1
 80035d0:	2101      	movs	r1, #1
 80035d2:	ed9f 1a62 	vldr	s2, [pc, #392]	; 800375c <main+0x6b4>
 80035d6:	eef0 0a47 	vmov.f32	s1, s14
 80035da:	eeb0 0a67 	vmov.f32	s0, s15
 80035de:	4860      	ldr	r0, [pc, #384]	; (8003760 <main+0x6b8>)
 80035e0:	f7ff fc3a 	bl	8002e58 <Single_PID_Calculation>
				ccr1 = 10000 + (iBus.LV-1000)*10 + roll.in.pid_result + pitch.in.pid_result - yaw_rate.out.pid_result;
 80035e4:	4b4f      	ldr	r3, [pc, #316]	; (8003724 <main+0x67c>)
 80035e6:	889b      	ldrh	r3, [r3, #4]
 80035e8:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 80035ec:	4613      	mov	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	4413      	add	r3, r2
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	461a      	mov	r2, r3
 80035f6:	f242 7310 	movw	r3, #10000	; 0x2710
 80035fa:	4413      	add	r3, r2
 80035fc:	ee07 3a90 	vmov	s15, r3
 8003600:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003604:	4b4f      	ldr	r3, [pc, #316]	; (8003744 <main+0x69c>)
 8003606:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800360a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800360e:	4b4f      	ldr	r3, [pc, #316]	; (800374c <main+0x6a4>)
 8003610:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003614:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003618:	4b51      	ldr	r3, [pc, #324]	; (8003760 <main+0x6b8>)
 800361a:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 800361e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003622:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003626:	ee17 2a90 	vmov	r2, s15
 800362a:	4b4e      	ldr	r3, [pc, #312]	; (8003764 <main+0x6bc>)
 800362c:	601a      	str	r2, [r3, #0]
				ccr2 = 10000 + (iBus.LV-1000)*10 + roll.in.pid_result - pitch.in.pid_result + yaw_rate.out.pid_result;
 800362e:	4b3d      	ldr	r3, [pc, #244]	; (8003724 <main+0x67c>)
 8003630:	889b      	ldrh	r3, [r3, #4]
 8003632:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8003636:	4613      	mov	r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	4413      	add	r3, r2
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	461a      	mov	r2, r3
 8003640:	f242 7310 	movw	r3, #10000	; 0x2710
 8003644:	4413      	add	r3, r2
 8003646:	ee07 3a90 	vmov	s15, r3
 800364a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800364e:	4b3d      	ldr	r3, [pc, #244]	; (8003744 <main+0x69c>)
 8003650:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003654:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003658:	4b3c      	ldr	r3, [pc, #240]	; (800374c <main+0x6a4>)
 800365a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800365e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003662:	4b3f      	ldr	r3, [pc, #252]	; (8003760 <main+0x6b8>)
 8003664:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003668:	ee77 7a27 	vadd.f32	s15, s14, s15
 800366c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003670:	ee17 2a90 	vmov	r2, s15
 8003674:	4b3c      	ldr	r3, [pc, #240]	; (8003768 <main+0x6c0>)
 8003676:	601a      	str	r2, [r3, #0]
				ccr3 = 10000 + (iBus.LV-1000)*10 - roll.in.pid_result - pitch.in.pid_result + yaw_rate.out.pid_result;
 8003678:	4b2a      	ldr	r3, [pc, #168]	; (8003724 <main+0x67c>)
 800367a:	889b      	ldrh	r3, [r3, #4]
 800367c:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	461a      	mov	r2, r3
 800368a:	f242 7310 	movw	r3, #10000	; 0x2710
 800368e:	4413      	add	r3, r2
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003698:	4b2a      	ldr	r3, [pc, #168]	; (8003744 <main+0x69c>)
 800369a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800369e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036a2:	4b2a      	ldr	r3, [pc, #168]	; (800374c <main+0x6a4>)
 80036a4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80036a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036ac:	4b2c      	ldr	r3, [pc, #176]	; (8003760 <main+0x6b8>)
 80036ae:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 80036b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ba:	ee17 2a90 	vmov	r2, s15
 80036be:	4b17      	ldr	r3, [pc, #92]	; (800371c <main+0x674>)
 80036c0:	601a      	str	r2, [r3, #0]
				ccr4 = 10000 + (iBus.LV-1000)*10 - roll.in.pid_result + pitch.in.pid_result - yaw_rate.out.pid_result;
 80036c2:	4b18      	ldr	r3, [pc, #96]	; (8003724 <main+0x67c>)
 80036c4:	889b      	ldrh	r3, [r3, #4]
 80036c6:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 80036ca:	4613      	mov	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4413      	add	r3, r2
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	461a      	mov	r2, r3
 80036d4:	f242 7310 	movw	r3, #10000	; 0x2710
 80036d8:	4413      	add	r3, r2
 80036da:	ee07 3a90 	vmov	s15, r3
 80036de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036e2:	4b18      	ldr	r3, [pc, #96]	; (8003744 <main+0x69c>)
 80036e4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80036e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036ec:	4b17      	ldr	r3, [pc, #92]	; (800374c <main+0x6a4>)
 80036ee:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80036f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036f6:	4b1a      	ldr	r3, [pc, #104]	; (8003760 <main+0x6b8>)
 80036f8:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 80036fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003700:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003704:	ee17 2a90 	vmov	r2, s15
 8003708:	4b05      	ldr	r3, [pc, #20]	; (8003720 <main+0x678>)
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	e0db      	b.n	80038c6 <main+0x81e>
 800370e:	bf00      	nop
 8003710:	66666666 	.word	0x66666666
 8003714:	3fe66666 	.word	0x3fe66666
 8003718:	40000400 	.word	0x40000400
 800371c:	24000c64 	.word	0x24000c64
 8003720:	24000ad0 	.word	0x24000ad0
 8003724:	2400025c 	.word	0x2400025c
 8003728:	58021000 	.word	0x58021000
 800372c:	2400023c 	.word	0x2400023c
 8003730:	24000944 	.word	0x24000944
 8003734:	24000278 	.word	0x24000278
 8003738:	24000310 	.word	0x24000310
 800373c:	43fa0000 	.word	0x43fa0000
 8003740:	447a0000 	.word	0x447a0000
 8003744:	24000728 	.word	0x24000728
 8003748:	24000314 	.word	0x24000314
 800374c:	24000658 	.word	0x24000658
 8003750:	24000232 	.word	0x24000232
 8003754:	2400030c 	.word	0x2400030c
 8003758:	24000238 	.word	0x24000238
 800375c:	43480000 	.word	0x43480000
 8003760:	24000318 	.word	0x24000318
 8003764:	24000940 	.word	0x24000940
 8003768:	24000acc 	.word	0x24000acc
			}
			else
			{
				Double_PID_Calculation_Rate(&yaw_heading, yaw_heading_reference, System_Yaw, MPU9250.Gz, 400, 150, 0, 1, 1);
 800376c:	4bc8      	ldr	r3, [pc, #800]	; (8003a90 <main+0x9e8>)
 800376e:	edd3 7a00 	vldr	s15, [r3]
 8003772:	4bc8      	ldr	r3, [pc, #800]	; (8003a94 <main+0x9ec>)
 8003774:	ed93 7a00 	vldr	s14, [r3]
 8003778:	4bc7      	ldr	r3, [pc, #796]	; (8003a98 <main+0x9f0>)
 800377a:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800377e:	2301      	movs	r3, #1
 8003780:	2201      	movs	r2, #1
 8003782:	2100      	movs	r1, #0
 8003784:	ed9f 2ac5 	vldr	s4, [pc, #788]	; 8003a9c <main+0x9f4>
 8003788:	eddf 1ac5 	vldr	s3, [pc, #788]	; 8003aa0 <main+0x9f8>
 800378c:	eeb0 1a66 	vmov.f32	s2, s13
 8003790:	eef0 0a47 	vmov.f32	s1, s14
 8003794:	eeb0 0a67 	vmov.f32	s0, s15
 8003798:	48c2      	ldr	r0, [pc, #776]	; (8003aa4 <main+0x9fc>)
 800379a:	f7ff f9ed 	bl	8002b78 <Double_PID_Calculation_Rate>
				ccr1 = 10000 + (iBus.LV-1000)*10 + roll.in.pid_result + pitch.in.pid_result - yaw_heading.in.pid_result;
 800379e:	4bc2      	ldr	r3, [pc, #776]	; (8003aa8 <main+0xa00>)
 80037a0:	889b      	ldrh	r3, [r3, #4]
 80037a2:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 80037a6:	4613      	mov	r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	4413      	add	r3, r2
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	461a      	mov	r2, r3
 80037b0:	f242 7310 	movw	r3, #10000	; 0x2710
 80037b4:	4413      	add	r3, r2
 80037b6:	ee07 3a90 	vmov	s15, r3
 80037ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037be:	4bbb      	ldr	r3, [pc, #748]	; (8003aac <main+0xa04>)
 80037c0:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037c8:	4bb9      	ldr	r3, [pc, #740]	; (8003ab0 <main+0xa08>)
 80037ca:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037d2:	4bb4      	ldr	r3, [pc, #720]	; (8003aa4 <main+0x9fc>)
 80037d4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037e0:	ee17 2a90 	vmov	r2, s15
 80037e4:	4bb3      	ldr	r3, [pc, #716]	; (8003ab4 <main+0xa0c>)
 80037e6:	601a      	str	r2, [r3, #0]
				ccr2 = 10000 + (iBus.LV-1000)*10 + roll.in.pid_result - pitch.in.pid_result + yaw_heading.in.pid_result;
 80037e8:	4baf      	ldr	r3, [pc, #700]	; (8003aa8 <main+0xa00>)
 80037ea:	889b      	ldrh	r3, [r3, #4]
 80037ec:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 80037f0:	4613      	mov	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	4413      	add	r3, r2
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	461a      	mov	r2, r3
 80037fa:	f242 7310 	movw	r3, #10000	; 0x2710
 80037fe:	4413      	add	r3, r2
 8003800:	ee07 3a90 	vmov	s15, r3
 8003804:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003808:	4ba8      	ldr	r3, [pc, #672]	; (8003aac <main+0xa04>)
 800380a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800380e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003812:	4ba7      	ldr	r3, [pc, #668]	; (8003ab0 <main+0xa08>)
 8003814:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003818:	ee37 7a67 	vsub.f32	s14, s14, s15
 800381c:	4ba1      	ldr	r3, [pc, #644]	; (8003aa4 <main+0x9fc>)
 800381e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003822:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003826:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800382a:	ee17 2a90 	vmov	r2, s15
 800382e:	4ba2      	ldr	r3, [pc, #648]	; (8003ab8 <main+0xa10>)
 8003830:	601a      	str	r2, [r3, #0]
				ccr3 = 10000 + (iBus.LV-1000)*10 - roll.in.pid_result - pitch.in.pid_result + yaw_heading.in.pid_result;
 8003832:	4b9d      	ldr	r3, [pc, #628]	; (8003aa8 <main+0xa00>)
 8003834:	889b      	ldrh	r3, [r3, #4]
 8003836:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 800383a:	4613      	mov	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	4413      	add	r3, r2
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	461a      	mov	r2, r3
 8003844:	f242 7310 	movw	r3, #10000	; 0x2710
 8003848:	4413      	add	r3, r2
 800384a:	ee07 3a90 	vmov	s15, r3
 800384e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003852:	4b96      	ldr	r3, [pc, #600]	; (8003aac <main+0xa04>)
 8003854:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003858:	ee37 7a67 	vsub.f32	s14, s14, s15
 800385c:	4b94      	ldr	r3, [pc, #592]	; (8003ab0 <main+0xa08>)
 800385e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003862:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003866:	4b8f      	ldr	r3, [pc, #572]	; (8003aa4 <main+0x9fc>)
 8003868:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800386c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003870:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003874:	ee17 2a90 	vmov	r2, s15
 8003878:	4b90      	ldr	r3, [pc, #576]	; (8003abc <main+0xa14>)
 800387a:	601a      	str	r2, [r3, #0]
				ccr4 = 10000 + (iBus.LV-1000)*10 - roll.in.pid_result + pitch.in.pid_result - yaw_heading.in.pid_result;
 800387c:	4b8a      	ldr	r3, [pc, #552]	; (8003aa8 <main+0xa00>)
 800387e:	889b      	ldrh	r3, [r3, #4]
 8003880:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8003884:	4613      	mov	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	4413      	add	r3, r2
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	461a      	mov	r2, r3
 800388e:	f242 7310 	movw	r3, #10000	; 0x2710
 8003892:	4413      	add	r3, r2
 8003894:	ee07 3a90 	vmov	s15, r3
 8003898:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800389c:	4b83      	ldr	r3, [pc, #524]	; (8003aac <main+0xa04>)
 800389e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80038a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80038a6:	4b82      	ldr	r3, [pc, #520]	; (8003ab0 <main+0xa08>)
 80038a8:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80038ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038b0:	4b7c      	ldr	r3, [pc, #496]	; (8003aa4 <main+0x9fc>)
 80038b2:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80038b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038be:	ee17 2a90 	vmov	r2, s15
 80038c2:	4b7f      	ldr	r3, [pc, #508]	; (8003ac0 <main+0xa18>)
 80038c4:	601a      	str	r2, [r3, #0]
			}
		}

		//Print According to the Input
		if(tim1_20ms_flag == 1)
 80038c6:	4b7f      	ldr	r3, [pc, #508]	; (8003ac4 <main+0xa1c>)
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	f040 80ca 	bne.w	8003a64 <main+0x9bc>
		{
			tim1_20ms_flag = 0;
 80038d0:	4b7c      	ldr	r3, [pc, #496]	; (8003ac4 <main+0xa1c>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	701a      	strb	r2, [r3, #0]

			switch(print_mode)
 80038d6:	4b7c      	ldr	r3, [pc, #496]	; (8003ac8 <main+0xa20>)
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	3b01      	subs	r3, #1
 80038dc:	2b0a      	cmp	r3, #10
 80038de:	f200 80c3 	bhi.w	8003a68 <main+0x9c0>
 80038e2:	a201      	add	r2, pc, #4	; (adr r2, 80038e8 <main+0x840>)
 80038e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e8:	08003915 	.word	0x08003915
 80038ec:	08003a69 	.word	0x08003a69
 80038f0:	08003947 	.word	0x08003947
 80038f4:	08003979 	.word	0x08003979
 80038f8:	080039ab 	.word	0x080039ab
 80038fc:	080039dd 	.word	0x080039dd
 8003900:	08003a69 	.word	0x08003a69
 8003904:	08003a69 	.word	0x08003a69
 8003908:	08003a69 	.word	0x08003a69
 800390c:	08003a69 	.word	0x08003a69
 8003910:	08003a0f 	.word	0x08003a0f
			{
			case 1: printf("%.2f \t %.2f \t %.2f \t \n", System_Roll, System_Pitch, System_Yaw); break; //Roll, Pitch, Yaw
 8003914:	4b6d      	ldr	r3, [pc, #436]	; (8003acc <main+0xa24>)
 8003916:	edd3 7a00 	vldr	s15, [r3]
 800391a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800391e:	4b6c      	ldr	r3, [pc, #432]	; (8003ad0 <main+0xa28>)
 8003920:	edd3 7a00 	vldr	s15, [r3]
 8003924:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003928:	4b5a      	ldr	r3, [pc, #360]	; (8003a94 <main+0x9ec>)
 800392a:	edd3 6a00 	vldr	s13, [r3]
 800392e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003932:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003936:	ed8d 7b00 	vstr	d7, [sp]
 800393a:	ec53 2b15 	vmov	r2, r3, d5
 800393e:	4865      	ldr	r0, [pc, #404]	; (8003ad4 <main+0xa2c>)
 8003940:	f00e fd54 	bl	80123ec <iprintf>
 8003944:	e091      	b.n	8003a6a <main+0x9c2>
			case 2: /* printf("%.2f \t %.2f \t \m", Alt, Alt_Filt); */ break; //Alt Raw, Alt Filt
			case 3: printf("%.2f \t %.2f \t %.2f \t \n", MPU9250.Gx, MPU9250.Gy, MPU9250.Gz); break; //Gyro
 8003946:	4b54      	ldr	r3, [pc, #336]	; (8003a98 <main+0x9f0>)
 8003948:	edd3 7a07 	vldr	s15, [r3, #28]
 800394c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8003950:	4b51      	ldr	r3, [pc, #324]	; (8003a98 <main+0x9f0>)
 8003952:	edd3 7a08 	vldr	s15, [r3, #32]
 8003956:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800395a:	4b4f      	ldr	r3, [pc, #316]	; (8003a98 <main+0x9f0>)
 800395c:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003960:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003964:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003968:	ed8d 7b00 	vstr	d7, [sp]
 800396c:	ec53 2b15 	vmov	r2, r3, d5
 8003970:	4858      	ldr	r0, [pc, #352]	; (8003ad4 <main+0xa2c>)
 8003972:	f00e fd3b 	bl	80123ec <iprintf>
 8003976:	e078      	b.n	8003a6a <main+0x9c2>
			case 4: printf("%.2f \t %.2f \t %.2f \t \n", MPU9250.Ax, MPU9250.Ay, MPU9250.Az); break; //Accel
 8003978:	4b47      	ldr	r3, [pc, #284]	; (8003a98 <main+0x9f0>)
 800397a:	edd3 7a02 	vldr	s15, [r3, #8]
 800397e:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8003982:	4b45      	ldr	r3, [pc, #276]	; (8003a98 <main+0x9f0>)
 8003984:	edd3 7a03 	vldr	s15, [r3, #12]
 8003988:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800398c:	4b42      	ldr	r3, [pc, #264]	; (8003a98 <main+0x9f0>)
 800398e:	edd3 6a04 	vldr	s13, [r3, #16]
 8003992:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003996:	ed8d 6b02 	vstr	d6, [sp, #8]
 800399a:	ed8d 7b00 	vstr	d7, [sp]
 800399e:	ec53 2b15 	vmov	r2, r3, d5
 80039a2:	484c      	ldr	r0, [pc, #304]	; (8003ad4 <main+0xa2c>)
 80039a4:	f00e fd22 	bl	80123ec <iprintf>
 80039a8:	e05f      	b.n	8003a6a <main+0x9c2>
			case 5: printf("%.2f \t %.2f \t %.2f \t \n", MPU9250.Mx, MPU9250.My, MPU9250.Mz); break; //Mag
 80039aa:	4b3b      	ldr	r3, [pc, #236]	; (8003a98 <main+0x9f0>)
 80039ac:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80039b0:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80039b4:	4b38      	ldr	r3, [pc, #224]	; (8003a98 <main+0x9f0>)
 80039b6:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80039ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80039be:	4b36      	ldr	r3, [pc, #216]	; (8003a98 <main+0x9f0>)
 80039c0:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 80039c4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80039c8:	ed8d 6b02 	vstr	d6, [sp, #8]
 80039cc:	ed8d 7b00 	vstr	d7, [sp]
 80039d0:	ec53 2b15 	vmov	r2, r3, d5
 80039d4:	483f      	ldr	r0, [pc, #252]	; (8003ad4 <main+0xa2c>)
 80039d6:	f00e fd09 	bl	80123ec <iprintf>
 80039da:	e046      	b.n	8003a6a <main+0x9c2>
			case 6: printf("%f \t %f \t %f \t \n", MPU9250.Mx_Offset, MPU9250.My_Offset, MPU9250.Mz_Offset); break; //Mag_Offset
 80039dc:	4b2e      	ldr	r3, [pc, #184]	; (8003a98 <main+0x9f0>)
 80039de:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80039e2:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80039e6:	4b2c      	ldr	r3, [pc, #176]	; (8003a98 <main+0x9f0>)
 80039e8:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80039ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80039f0:	4b29      	ldr	r3, [pc, #164]	; (8003a98 <main+0x9f0>)
 80039f2:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 80039f6:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80039fa:	ed8d 6b02 	vstr	d6, [sp, #8]
 80039fe:	ed8d 7b00 	vstr	d7, [sp]
 8003a02:	ec53 2b15 	vmov	r2, r3, d5
 8003a06:	4834      	ldr	r0, [pc, #208]	; (8003ad8 <main+0xa30>)
 8003a08:	f00e fcf0 	bl	80123ec <iprintf>
 8003a0c:	e02d      	b.n	8003a6a <main+0x9c2>
			case 11: printf("%d %d %d %d %d %d %d %d %d %d \n", iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwB, iBus.VrA, iBus.VrB, iBus.SwC, iBus.SwD); break; //Mag_Offset
 8003a0e:	4b26      	ldr	r3, [pc, #152]	; (8003aa8 <main+0xa00>)
 8003a10:	881b      	ldrh	r3, [r3, #0]
 8003a12:	469c      	mov	ip, r3
 8003a14:	4b24      	ldr	r3, [pc, #144]	; (8003aa8 <main+0xa00>)
 8003a16:	885b      	ldrh	r3, [r3, #2]
 8003a18:	469e      	mov	lr, r3
 8003a1a:	4b23      	ldr	r3, [pc, #140]	; (8003aa8 <main+0xa00>)
 8003a1c:	889b      	ldrh	r3, [r3, #4]
 8003a1e:	4698      	mov	r8, r3
 8003a20:	4b21      	ldr	r3, [pc, #132]	; (8003aa8 <main+0xa00>)
 8003a22:	88db      	ldrh	r3, [r3, #6]
 8003a24:	461a      	mov	r2, r3
 8003a26:	4b20      	ldr	r3, [pc, #128]	; (8003aa8 <main+0xa00>)
 8003a28:	891b      	ldrh	r3, [r3, #8]
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	4b1e      	ldr	r3, [pc, #120]	; (8003aa8 <main+0xa00>)
 8003a2e:	895b      	ldrh	r3, [r3, #10]
 8003a30:	4618      	mov	r0, r3
 8003a32:	4b1d      	ldr	r3, [pc, #116]	; (8003aa8 <main+0xa00>)
 8003a34:	8a1b      	ldrh	r3, [r3, #16]
 8003a36:	461c      	mov	r4, r3
 8003a38:	4b1b      	ldr	r3, [pc, #108]	; (8003aa8 <main+0xa00>)
 8003a3a:	8a5b      	ldrh	r3, [r3, #18]
 8003a3c:	461d      	mov	r5, r3
 8003a3e:	4b1a      	ldr	r3, [pc, #104]	; (8003aa8 <main+0xa00>)
 8003a40:	899b      	ldrh	r3, [r3, #12]
 8003a42:	461e      	mov	r6, r3
 8003a44:	4b18      	ldr	r3, [pc, #96]	; (8003aa8 <main+0xa00>)
 8003a46:	89db      	ldrh	r3, [r3, #14]
 8003a48:	9306      	str	r3, [sp, #24]
 8003a4a:	9605      	str	r6, [sp, #20]
 8003a4c:	9504      	str	r5, [sp, #16]
 8003a4e:	9403      	str	r4, [sp, #12]
 8003a50:	9002      	str	r0, [sp, #8]
 8003a52:	9101      	str	r1, [sp, #4]
 8003a54:	9200      	str	r2, [sp, #0]
 8003a56:	4643      	mov	r3, r8
 8003a58:	4672      	mov	r2, lr
 8003a5a:	4661      	mov	r1, ip
 8003a5c:	481f      	ldr	r0, [pc, #124]	; (8003adc <main+0xa34>)
 8003a5e:	f00e fcc5 	bl	80123ec <iprintf>
 8003a62:	e002      	b.n	8003a6a <main+0x9c2>
			default: break;
			}
		}
 8003a64:	bf00      	nop
 8003a66:	e000      	b.n	8003a6a <main+0x9c2>
			default: break;
 8003a68:	bf00      	nop

		//iBus Connection Failsafe
		if(tim1_500ms_flag == 1)
 8003a6a:	4b1d      	ldr	r3, [pc, #116]	; (8003ae0 <main+0xa38>)
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	f47f ac1e 	bne.w	80032b0 <main+0x208>
		{
			tim1_500ms_flag = 0;
 8003a74:	4b1a      	ldr	r3, [pc, #104]	; (8003ae0 <main+0xa38>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	701a      	strb	r2, [r3, #0]
			if(iBus_rx_cnt == 0)
 8003a7a:	4b1a      	ldr	r3, [pc, #104]	; (8003ae4 <main+0xa3c>)
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d102      	bne.n	8003a88 <main+0x9e0>
			{
				iBus_failsafe = 2;
 8003a82:	4b19      	ldr	r3, [pc, #100]	; (8003ae8 <main+0xa40>)
 8003a84:	2202      	movs	r2, #2
 8003a86:	701a      	strb	r2, [r3, #0]
			}
			iBus_rx_cnt = 0;
 8003a88:	4b16      	ldr	r3, [pc, #88]	; (8003ae4 <main+0xa3c>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	701a      	strb	r2, [r3, #0]
	{
 8003a8e:	e40f      	b.n	80032b0 <main+0x208>
 8003a90:	24000238 	.word	0x24000238
 8003a94:	2400030c 	.word	0x2400030c
 8003a98:	24000278 	.word	0x24000278
 8003a9c:	43160000 	.word	0x43160000
 8003aa0:	43c80000 	.word	0x43c80000
 8003aa4:	24000588 	.word	0x24000588
 8003aa8:	2400025c 	.word	0x2400025c
 8003aac:	24000728 	.word	0x24000728
 8003ab0:	24000658 	.word	0x24000658
 8003ab4:	24000940 	.word	0x24000940
 8003ab8:	24000acc 	.word	0x24000acc
 8003abc:	24000c64 	.word	0x24000c64
 8003ac0:	24000ad0 	.word	0x24000ad0
 8003ac4:	2400023e 	.word	0x2400023e
 8003ac8:	24000230 	.word	0x24000230
 8003acc:	24000310 	.word	0x24000310
 8003ad0:	24000314 	.word	0x24000314
 8003ad4:	08014eb8 	.word	0x08014eb8
 8003ad8:	08014ed0 	.word	0x08014ed0
 8003adc:	08014ee4 	.word	0x08014ee4
 8003ae0:	2400023f 	.word	0x2400023f
 8003ae4:	24000216 	.word	0x24000216
 8003ae8:	24000214 	.word	0x24000214

08003aec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b09c      	sub	sp, #112	; 0x70
 8003af0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003af2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003af6:	224c      	movs	r2, #76	; 0x4c
 8003af8:	2100      	movs	r1, #0
 8003afa:	4618      	mov	r0, r3
 8003afc:	f00e f82c 	bl	8011b58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b00:	1d3b      	adds	r3, r7, #4
 8003b02:	2220      	movs	r2, #32
 8003b04:	2100      	movs	r1, #0
 8003b06:	4618      	mov	r0, r3
 8003b08:	f00e f826 	bl	8011b58 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003b0c:	2002      	movs	r0, #2
 8003b0e:	f007 fbb3 	bl	800b278 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8003b12:	2300      	movs	r3, #0
 8003b14:	603b      	str	r3, [r7, #0]
 8003b16:	4b32      	ldr	r3, [pc, #200]	; (8003be0 <SystemClock_Config+0xf4>)
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	4a31      	ldr	r2, [pc, #196]	; (8003be0 <SystemClock_Config+0xf4>)
 8003b1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003b20:	6193      	str	r3, [r2, #24]
 8003b22:	4b2f      	ldr	r3, [pc, #188]	; (8003be0 <SystemClock_Config+0xf4>)
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003b2a:	603b      	str	r3, [r7, #0]
 8003b2c:	4b2d      	ldr	r3, [pc, #180]	; (8003be4 <SystemClock_Config+0xf8>)
 8003b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b30:	4a2c      	ldr	r2, [pc, #176]	; (8003be4 <SystemClock_Config+0xf8>)
 8003b32:	f043 0301 	orr.w	r3, r3, #1
 8003b36:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003b38:	4b2a      	ldr	r3, [pc, #168]	; (8003be4 <SystemClock_Config+0xf8>)
 8003b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	603b      	str	r3, [r7, #0]
 8003b42:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003b44:	bf00      	nop
 8003b46:	4b26      	ldr	r3, [pc, #152]	; (8003be0 <SystemClock_Config+0xf4>)
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b52:	d1f8      	bne.n	8003b46 <SystemClock_Config+0x5a>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003b54:	2303      	movs	r3, #3
 8003b56:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003b58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003b62:	2340      	movs	r3, #64	; 0x40
 8003b64:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b66:	2302      	movs	r3, #2
 8003b68:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8003b6e:	2305      	movs	r3, #5
 8003b70:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8003b72:	23c0      	movs	r3, #192	; 0xc0
 8003b74:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003b76:	2302      	movs	r3, #2
 8003b78:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003b7e:	2302      	movs	r3, #2
 8003b80:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8003b82:	2308      	movs	r3, #8
 8003b84:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003b86:	2300      	movs	r3, #0
 8003b88:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b92:	4618      	mov	r0, r3
 8003b94:	f007 fbaa 	bl	800b2ec <HAL_RCC_OscConfig>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d001      	beq.n	8003ba2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8003b9e:	f000 fc43 	bl	8004428 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ba2:	233f      	movs	r3, #63	; 0x3f
 8003ba4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003baa:	2300      	movs	r3, #0
 8003bac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8003bae:	2308      	movs	r3, #8
 8003bb0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8003bb2:	2340      	movs	r3, #64	; 0x40
 8003bb4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003bb6:	2340      	movs	r3, #64	; 0x40
 8003bb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003bba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bbe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8003bc0:	2340      	movs	r3, #64	; 0x40
 8003bc2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003bc4:	1d3b      	adds	r3, r7, #4
 8003bc6:	2104      	movs	r1, #4
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f007 ff9f 	bl	800bb0c <HAL_RCC_ClockConfig>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <SystemClock_Config+0xec>
  {
    Error_Handler();
 8003bd4:	f000 fc28 	bl	8004428 <Error_Handler>
  }
}
 8003bd8:	bf00      	nop
 8003bda:	3770      	adds	r7, #112	; 0x70
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	58024800 	.word	0x58024800
 8003be4:	58000400 	.word	0x58000400

08003be8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b0b0      	sub	sp, #192	; 0xc0
 8003bec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003bee:	1d3b      	adds	r3, r7, #4
 8003bf0:	22bc      	movs	r2, #188	; 0xbc
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f00d ffaf 	bl	8011b58 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8003bfa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003bfe:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8003c00:	2300      	movs	r3, #0
 8003c02:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c04:	1d3b      	adds	r3, r7, #4
 8003c06:	4618      	mov	r0, r3
 8003c08:	f008 fb0c 	bl	800c224 <HAL_RCCEx_PeriphCLKConfig>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d001      	beq.n	8003c16 <PeriphCommonClock_Config+0x2e>
  {
    Error_Handler();
 8003c12:	f000 fc09 	bl	8004428 <Error_Handler>
  }
}
 8003c16:	bf00      	nop
 8003c18:	37c0      	adds	r7, #192	; 0xc0
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
	...

08003c20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003c24:	4b1b      	ldr	r3, [pc, #108]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c26:	4a1c      	ldr	r2, [pc, #112]	; (8003c98 <MX_I2C1_Init+0x78>)
 8003c28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8003c2a:	4b1a      	ldr	r3, [pc, #104]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c2c:	4a1b      	ldr	r2, [pc, #108]	; (8003c9c <MX_I2C1_Init+0x7c>)
 8003c2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003c30:	4b18      	ldr	r3, [pc, #96]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c36:	4b17      	ldr	r3, [pc, #92]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c38:	2201      	movs	r2, #1
 8003c3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c3c:	4b15      	ldr	r3, [pc, #84]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003c42:	4b14      	ldr	r3, [pc, #80]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003c48:	4b12      	ldr	r3, [pc, #72]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c4e:	4b11      	ldr	r3, [pc, #68]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c54:	4b0f      	ldr	r3, [pc, #60]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003c5a:	480e      	ldr	r0, [pc, #56]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c5c:	f005 f8b8 	bl	8008dd0 <HAL_I2C_Init>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003c66:	f000 fbdf 	bl	8004428 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	4809      	ldr	r0, [pc, #36]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c6e:	f007 fa6b 	bl	800b148 <HAL_I2CEx_ConfigAnalogFilter>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003c78:	f000 fbd6 	bl	8004428 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	4805      	ldr	r0, [pc, #20]	; (8003c94 <MX_I2C1_Init+0x74>)
 8003c80:	f007 faad 	bl	800b1de <HAL_I2CEx_ConfigDigitalFilter>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003c8a:	f000 fbcd 	bl	8004428 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003c8e:	bf00      	nop
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	24000944 	.word	0x24000944
 8003c98:	40005400 	.word	0x40005400
 8003c9c:	00b03fdb 	.word	0x00b03fdb

08003ca0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003ca4:	4b27      	ldr	r3, [pc, #156]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003ca6:	4a28      	ldr	r2, [pc, #160]	; (8003d48 <MX_SPI1_Init+0xa8>)
 8003ca8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003caa:	4b26      	ldr	r3, [pc, #152]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cac:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003cb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003cb2:	4b24      	ldr	r3, [pc, #144]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003cb8:	4b22      	ldr	r3, [pc, #136]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cba:	2207      	movs	r2, #7
 8003cbc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cbe:	4b21      	ldr	r3, [pc, #132]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003cc4:	4b1f      	ldr	r3, [pc, #124]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003cca:	4b1e      	ldr	r3, [pc, #120]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003ccc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003cd0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003cd2:	4b1c      	ldr	r3, [pc, #112]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cd4:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8003cd8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003cda:	4b1a      	ldr	r3, [pc, #104]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ce0:	4b18      	ldr	r3, [pc, #96]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ce6:	4b17      	ldr	r3, [pc, #92]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8003cec:	4b15      	ldr	r3, [pc, #84]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003cf2:	4b14      	ldr	r3, [pc, #80]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cf4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003cf8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003cfa:	4b12      	ldr	r3, [pc, #72]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003d00:	4b10      	ldr	r3, [pc, #64]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003d06:	4b0f      	ldr	r3, [pc, #60]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003d0c:	4b0d      	ldr	r3, [pc, #52]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003d12:	4b0c      	ldr	r3, [pc, #48]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003d18:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003d1e:	4b09      	ldr	r3, [pc, #36]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003d24:	4b07      	ldr	r3, [pc, #28]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003d2a:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003d30:	4804      	ldr	r0, [pc, #16]	; (8003d44 <MX_SPI1_Init+0xa4>)
 8003d32:	f009 fdd9 	bl	800d8e8 <HAL_SPI_Init>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8003d3c:	f000 fb74 	bl	8004428 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003d40:	bf00      	nop
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	24000bdc 	.word	0x24000bdc
 8003d48:	40013000 	.word	0x40013000

08003d4c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b08e      	sub	sp, #56	; 0x38
 8003d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d56:	2200      	movs	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	605a      	str	r2, [r3, #4]
 8003d5c:	609a      	str	r2, [r3, #8]
 8003d5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d60:	f107 031c 	add.w	r3, r7, #28
 8003d64:	2200      	movs	r2, #0
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	605a      	str	r2, [r3, #4]
 8003d6a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d6c:	463b      	mov	r3, r7
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	605a      	str	r2, [r3, #4]
 8003d74:	609a      	str	r2, [r3, #8]
 8003d76:	60da      	str	r2, [r3, #12]
 8003d78:	611a      	str	r2, [r3, #16]
 8003d7a:	615a      	str	r2, [r3, #20]
 8003d7c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003d7e:	4b3d      	ldr	r3, [pc, #244]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003d80:	4a3d      	ldr	r2, [pc, #244]	; (8003e78 <MX_TIM3_Init+0x12c>)
 8003d82:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 23;
 8003d84:	4b3b      	ldr	r3, [pc, #236]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003d86:	2217      	movs	r2, #23
 8003d88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d8a:	4b3a      	ldr	r3, [pc, #232]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8003d90:	4b38      	ldr	r3, [pc, #224]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003d92:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003d96:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d98:	4b36      	ldr	r3, [pc, #216]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d9e:	4b35      	ldr	r3, [pc, #212]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003da4:	4833      	ldr	r0, [pc, #204]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003da6:	f00a fe5a 	bl	800ea5e <HAL_TIM_Base_Init>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003db0:	f000 fb3a 	bl	8004428 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003db4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003db8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003dba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	482c      	ldr	r0, [pc, #176]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003dc2:	f00b faf3 	bl	800f3ac <HAL_TIM_ConfigClockSource>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003dcc:	f000 fb2c 	bl	8004428 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003dd0:	4828      	ldr	r0, [pc, #160]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003dd2:	f00a ff0b 	bl	800ebec <HAL_TIM_PWM_Init>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003ddc:	f000 fb24 	bl	8004428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003de0:	2300      	movs	r3, #0
 8003de2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003de4:	2300      	movs	r3, #0
 8003de6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003de8:	f107 031c 	add.w	r3, r7, #28
 8003dec:	4619      	mov	r1, r3
 8003dee:	4821      	ldr	r0, [pc, #132]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003df0:	f00c f824 	bl	800fe3c <HAL_TIMEx_MasterConfigSynchronization>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003dfa:	f000 fb15 	bl	8004428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003dfe:	2360      	movs	r3, #96	; 0x60
 8003e00:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003e02:	2300      	movs	r3, #0
 8003e04:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e06:	2300      	movs	r3, #0
 8003e08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003e0e:	463b      	mov	r3, r7
 8003e10:	2200      	movs	r2, #0
 8003e12:	4619      	mov	r1, r3
 8003e14:	4817      	ldr	r0, [pc, #92]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003e16:	f00b f9b9 	bl	800f18c <HAL_TIM_PWM_ConfigChannel>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003e20:	f000 fb02 	bl	8004428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003e24:	463b      	mov	r3, r7
 8003e26:	2204      	movs	r2, #4
 8003e28:	4619      	mov	r1, r3
 8003e2a:	4812      	ldr	r0, [pc, #72]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003e2c:	f00b f9ae 	bl	800f18c <HAL_TIM_PWM_ConfigChannel>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d001      	beq.n	8003e3a <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8003e36:	f000 faf7 	bl	8004428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003e3a:	463b      	mov	r3, r7
 8003e3c:	2208      	movs	r2, #8
 8003e3e:	4619      	mov	r1, r3
 8003e40:	480c      	ldr	r0, [pc, #48]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003e42:	f00b f9a3 	bl	800f18c <HAL_TIM_PWM_ConfigChannel>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8003e4c:	f000 faec 	bl	8004428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003e50:	463b      	mov	r3, r7
 8003e52:	220c      	movs	r2, #12
 8003e54:	4619      	mov	r1, r3
 8003e56:	4807      	ldr	r0, [pc, #28]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003e58:	f00b f998 	bl	800f18c <HAL_TIM_PWM_ConfigChannel>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8003e62:	f000 fae1 	bl	8004428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003e66:	4803      	ldr	r0, [pc, #12]	; (8003e74 <MX_TIM3_Init+0x128>)
 8003e68:	f000 fc4a 	bl	8004700 <HAL_TIM_MspPostInit>

}
 8003e6c:	bf00      	nop
 8003e6e:	3738      	adds	r7, #56	; 0x38
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	24000990 	.word	0x24000990
 8003e78:	40000400 	.word	0x40000400

08003e7c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e82:	1d3b      	adds	r3, r7, #4
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	605a      	str	r2, [r3, #4]
 8003e8a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003e8c:	4b14      	ldr	r3, [pc, #80]	; (8003ee0 <MX_TIM7_Init+0x64>)
 8003e8e:	4a15      	ldr	r2, [pc, #84]	; (8003ee4 <MX_TIM7_Init+0x68>)
 8003e90:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 39999;
 8003e92:	4b13      	ldr	r3, [pc, #76]	; (8003ee0 <MX_TIM7_Init+0x64>)
 8003e94:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8003e98:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e9a:	4b11      	ldr	r3, [pc, #68]	; (8003ee0 <MX_TIM7_Init+0x64>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5;
 8003ea0:	4b0f      	ldr	r3, [pc, #60]	; (8003ee0 <MX_TIM7_Init+0x64>)
 8003ea2:	2205      	movs	r2, #5
 8003ea4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003ea6:	4b0e      	ldr	r3, [pc, #56]	; (8003ee0 <MX_TIM7_Init+0x64>)
 8003ea8:	2280      	movs	r2, #128	; 0x80
 8003eaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003eac:	480c      	ldr	r0, [pc, #48]	; (8003ee0 <MX_TIM7_Init+0x64>)
 8003eae:	f00a fdd6 	bl	800ea5e <HAL_TIM_Base_Init>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003eb8:	f000 fab6 	bl	8004428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003ec4:	1d3b      	adds	r3, r7, #4
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	4805      	ldr	r0, [pc, #20]	; (8003ee0 <MX_TIM7_Init+0x64>)
 8003eca:	f00b ffb7 	bl	800fe3c <HAL_TIMEx_MasterConfigSynchronization>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d001      	beq.n	8003ed8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003ed4:	f000 faa8 	bl	8004428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003ed8:	bf00      	nop
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	24000d04 	.word	0x24000d04
 8003ee4:	40001400 	.word	0x40001400

08003ee8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003eec:	4b22      	ldr	r3, [pc, #136]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003eee:	4a23      	ldr	r2, [pc, #140]	; (8003f7c <MX_USART1_UART_Init+0x94>)
 8003ef0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003ef2:	4b21      	ldr	r3, [pc, #132]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003ef4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ef8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003efa:	4b1f      	ldr	r3, [pc, #124]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f00:	4b1d      	ldr	r3, [pc, #116]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f06:	4b1c      	ldr	r3, [pc, #112]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f0c:	4b1a      	ldr	r3, [pc, #104]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f0e:	220c      	movs	r2, #12
 8003f10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f12:	4b19      	ldr	r3, [pc, #100]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f18:	4b17      	ldr	r3, [pc, #92]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f1e:	4b16      	ldr	r3, [pc, #88]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003f24:	4b14      	ldr	r3, [pc, #80]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f2a:	4b13      	ldr	r3, [pc, #76]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f30:	4811      	ldr	r0, [pc, #68]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f32:	f00c f829 	bl	800ff88 <HAL_UART_Init>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003f3c:	f000 fa74 	bl	8004428 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f40:	2100      	movs	r1, #0
 8003f42:	480d      	ldr	r0, [pc, #52]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f44:	f00d fd14 	bl	8011970 <HAL_UARTEx_SetTxFifoThreshold>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003f4e:	f000 fa6b 	bl	8004428 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f52:	2100      	movs	r1, #0
 8003f54:	4808      	ldr	r0, [pc, #32]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f56:	f00d fd49 	bl	80119ec <HAL_UARTEx_SetRxFifoThreshold>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d001      	beq.n	8003f64 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003f60:	f000 fa62 	bl	8004428 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003f64:	4804      	ldr	r0, [pc, #16]	; (8003f78 <MX_USART1_UART_Init+0x90>)
 8003f66:	f00d fcca 	bl	80118fe <HAL_UARTEx_DisableFifoMode>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d001      	beq.n	8003f74 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003f70:	f000 fa5a 	bl	8004428 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f74:	bf00      	nop
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	24000ad4 	.word	0x24000ad4
 8003f7c:	40011000 	.word	0x40011000

08003f80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003f84:	4b22      	ldr	r3, [pc, #136]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003f86:	4a23      	ldr	r2, [pc, #140]	; (8004014 <MX_USART2_UART_Init+0x94>)
 8003f88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003f8a:	4b21      	ldr	r3, [pc, #132]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003f8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003f92:	4b1f      	ldr	r3, [pc, #124]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003f98:	4b1d      	ldr	r3, [pc, #116]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003f9e:	4b1c      	ldr	r3, [pc, #112]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003fa4:	4b1a      	ldr	r3, [pc, #104]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fa6:	220c      	movs	r2, #12
 8003fa8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003faa:	4b19      	ldr	r3, [pc, #100]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fb0:	4b17      	ldr	r3, [pc, #92]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003fb6:	4b16      	ldr	r3, [pc, #88]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003fbc:	4b14      	ldr	r3, [pc, #80]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003fc2:	4b13      	ldr	r3, [pc, #76]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003fc8:	4811      	ldr	r0, [pc, #68]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fca:	f00b ffdd 	bl	800ff88 <HAL_UART_Init>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003fd4:	f000 fa28 	bl	8004428 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003fd8:	2100      	movs	r1, #0
 8003fda:	480d      	ldr	r0, [pc, #52]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fdc:	f00d fcc8 	bl	8011970 <HAL_UARTEx_SetTxFifoThreshold>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003fe6:	f000 fa1f 	bl	8004428 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003fea:	2100      	movs	r1, #0
 8003fec:	4808      	ldr	r0, [pc, #32]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003fee:	f00d fcfd 	bl	80119ec <HAL_UARTEx_SetRxFifoThreshold>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003ff8:	f000 fa16 	bl	8004428 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003ffc:	4804      	ldr	r0, [pc, #16]	; (8004010 <MX_USART2_UART_Init+0x90>)
 8003ffe:	f00d fc7e 	bl	80118fe <HAL_UARTEx_DisableFifoMode>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004008:	f000 fa0e 	bl	8004428 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800400c:	bf00      	nop
 800400e:	bd80      	pop	{r7, pc}
 8004010:	24000c68 	.word	0x24000c68
 8004014:	40004400 	.word	0x40004400

08004018 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800401e:	4b19      	ldr	r3, [pc, #100]	; (8004084 <MX_DMA_Init+0x6c>)
 8004020:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004024:	4a17      	ldr	r2, [pc, #92]	; (8004084 <MX_DMA_Init+0x6c>)
 8004026:	f043 0301 	orr.w	r3, r3, #1
 800402a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800402e:	4b15      	ldr	r3, [pc, #84]	; (8004084 <MX_DMA_Init+0x6c>)
 8004030:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	607b      	str	r3, [r7, #4]
 800403a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800403c:	2200      	movs	r2, #0
 800403e:	2100      	movs	r1, #0
 8004040:	200b      	movs	r0, #11
 8004042:	f001 fe72 	bl	8005d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004046:	200b      	movs	r0, #11
 8004048:	f001 fe89 	bl	8005d5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800404c:	2200      	movs	r2, #0
 800404e:	2100      	movs	r1, #0
 8004050:	200c      	movs	r0, #12
 8004052:	f001 fe6a 	bl	8005d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004056:	200c      	movs	r0, #12
 8004058:	f001 fe81 	bl	8005d5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800405c:	2200      	movs	r2, #0
 800405e:	2100      	movs	r1, #0
 8004060:	200d      	movs	r0, #13
 8004062:	f001 fe62 	bl	8005d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8004066:	200d      	movs	r0, #13
 8004068:	f001 fe79 	bl	8005d5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800406c:	2200      	movs	r2, #0
 800406e:	2100      	movs	r1, #0
 8004070:	200e      	movs	r0, #14
 8004072:	f001 fe5a 	bl	8005d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004076:	200e      	movs	r0, #14
 8004078:	f001 fe71 	bl	8005d5e <HAL_NVIC_EnableIRQ>

}
 800407c:	bf00      	nop
 800407e:	3708      	adds	r7, #8
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	58024400 	.word	0x58024400

08004088 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b08a      	sub	sp, #40	; 0x28
 800408c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800408e:	f107 0314 	add.w	r3, r7, #20
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	605a      	str	r2, [r3, #4]
 8004098:	609a      	str	r2, [r3, #8]
 800409a:	60da      	str	r2, [r3, #12]
 800409c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800409e:	4b44      	ldr	r3, [pc, #272]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040a4:	4a42      	ldr	r2, [pc, #264]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040a6:	f043 0310 	orr.w	r3, r3, #16
 80040aa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80040ae:	4b40      	ldr	r3, [pc, #256]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040b4:	f003 0310 	and.w	r3, r3, #16
 80040b8:	613b      	str	r3, [r7, #16]
 80040ba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80040bc:	4b3c      	ldr	r3, [pc, #240]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040c2:	4a3b      	ldr	r2, [pc, #236]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040c8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80040cc:	4b38      	ldr	r3, [pc, #224]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d6:	60fb      	str	r3, [r7, #12]
 80040d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040da:	4b35      	ldr	r3, [pc, #212]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040e0:	4a33      	ldr	r2, [pc, #204]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040e2:	f043 0301 	orr.w	r3, r3, #1
 80040e6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80040ea:	4b31      	ldr	r3, [pc, #196]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80040f8:	4b2d      	ldr	r3, [pc, #180]	; (80041b0 <MX_GPIO_Init+0x128>)
 80040fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040fe:	4a2c      	ldr	r2, [pc, #176]	; (80041b0 <MX_GPIO_Init+0x128>)
 8004100:	f043 0302 	orr.w	r3, r3, #2
 8004104:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004108:	4b29      	ldr	r3, [pc, #164]	; (80041b0 <MX_GPIO_Init+0x128>)
 800410a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	607b      	str	r3, [r7, #4]
 8004114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004116:	4b26      	ldr	r3, [pc, #152]	; (80041b0 <MX_GPIO_Init+0x128>)
 8004118:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800411c:	4a24      	ldr	r2, [pc, #144]	; (80041b0 <MX_GPIO_Init+0x128>)
 800411e:	f043 0304 	orr.w	r3, r3, #4
 8004122:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004126:	4b22      	ldr	r3, [pc, #136]	; (80041b0 <MX_GPIO_Init+0x128>)
 8004128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	603b      	str	r3, [r7, #0]
 8004132:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8004134:	2200      	movs	r2, #0
 8004136:	2108      	movs	r1, #8
 8004138:	481e      	ldr	r0, [pc, #120]	; (80041b4 <MX_GPIO_Init+0x12c>)
 800413a:	f004 fe2f 	bl	8008d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800413e:	2200      	movs	r2, #0
 8004140:	2102      	movs	r1, #2
 8004142:	481d      	ldr	r0, [pc, #116]	; (80041b8 <MX_GPIO_Init+0x130>)
 8004144:	f004 fe2a 	bl	8008d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W25qxx_CS_GPIO_Port, W25qxx_CS_Pin, GPIO_PIN_RESET);
 8004148:	2200      	movs	r2, #0
 800414a:	2140      	movs	r1, #64	; 0x40
 800414c:	481b      	ldr	r0, [pc, #108]	; (80041bc <MX_GPIO_Init+0x134>)
 800414e:	f004 fe25 	bl	8008d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Buzzer_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8004152:	2308      	movs	r3, #8
 8004154:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004156:	2301      	movs	r3, #1
 8004158:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800415a:	2300      	movs	r3, #0
 800415c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800415e:	2300      	movs	r3, #0
 8004160:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8004162:	f107 0314 	add.w	r3, r7, #20
 8004166:	4619      	mov	r1, r3
 8004168:	4812      	ldr	r0, [pc, #72]	; (80041b4 <MX_GPIO_Init+0x12c>)
 800416a:	f004 fc67 	bl	8008a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800416e:	2302      	movs	r3, #2
 8004170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004172:	2301      	movs	r3, #1
 8004174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004176:	2300      	movs	r3, #0
 8004178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800417a:	2300      	movs	r3, #0
 800417c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800417e:	f107 0314 	add.w	r3, r7, #20
 8004182:	4619      	mov	r1, r3
 8004184:	480c      	ldr	r0, [pc, #48]	; (80041b8 <MX_GPIO_Init+0x130>)
 8004186:	f004 fc59 	bl	8008a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : W25qxx_CS_Pin */
  GPIO_InitStruct.Pin = W25qxx_CS_Pin;
 800418a:	2340      	movs	r3, #64	; 0x40
 800418c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800418e:	2301      	movs	r3, #1
 8004190:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004192:	2300      	movs	r3, #0
 8004194:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004196:	2300      	movs	r3, #0
 8004198:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W25qxx_CS_GPIO_Port, &GPIO_InitStruct);
 800419a:	f107 0314 	add.w	r3, r7, #20
 800419e:	4619      	mov	r1, r3
 80041a0:	4806      	ldr	r0, [pc, #24]	; (80041bc <MX_GPIO_Init+0x134>)
 80041a2:	f004 fc4b 	bl	8008a3c <HAL_GPIO_Init>

}
 80041a6:	bf00      	nop
 80041a8:	3728      	adds	r7, #40	; 0x28
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	58024400 	.word	0x58024400
 80041b4:	58021000 	.word	0x58021000
 80041b8:	58020000 	.word	0x58020000
 80041bc:	58020400 	.word	0x58020400

080041c0 <Compass_Calibration>:

/* USER CODE BEGIN 4 */
void Compass_Calibration(uint8_t mag_calibration_enable)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	71fb      	strb	r3, [r7, #7]
	if(mag_calibration_enable == 1)
 80041ca:	79fb      	ldrb	r3, [r7, #7]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	f040 80d6 	bne.w	800437e <Compass_Calibration+0x1be>
	{
		for(int i =0;i<5;i++)
 80041d2:	2300      	movs	r3, #0
 80041d4:	60fb      	str	r3, [r7, #12]
 80041d6:	e00b      	b.n	80041f0 <Compass_Calibration+0x30>
		{
			MPU9250_Read_All(&hi2c1);
 80041d8:	486b      	ldr	r0, [pc, #428]	; (8004388 <Compass_Calibration+0x1c8>)
 80041da:	f7fc fd57 	bl	8000c8c <MPU9250_Read_All>
			HAL_Delay(1);
 80041de:	2001      	movs	r0, #1
 80041e0:	f001 fc98 	bl	8005b14 <HAL_Delay>
			MPU9250_Parsing_NoOffset(&MPU9250);
 80041e4:	4869      	ldr	r0, [pc, #420]	; (800438c <Compass_Calibration+0x1cc>)
 80041e6:	f7fc fefb 	bl	8000fe0 <MPU9250_Parsing_NoOffset>
		for(int i =0;i<5;i++)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	3301      	adds	r3, #1
 80041ee:	60fb      	str	r3, [r7, #12]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2b04      	cmp	r3, #4
 80041f4:	ddf0      	ble.n	80041d8 <Compass_Calibration+0x18>
		}
		MPU9250.Mx_Max = MPU9250.Mx;
 80041f6:	4b65      	ldr	r3, [pc, #404]	; (800438c <Compass_Calibration+0x1cc>)
 80041f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041fa:	4a64      	ldr	r2, [pc, #400]	; (800438c <Compass_Calibration+0x1cc>)
 80041fc:	6593      	str	r3, [r2, #88]	; 0x58
		MPU9250.Mx_Min = MPU9250.Mx;
 80041fe:	4b63      	ldr	r3, [pc, #396]	; (800438c <Compass_Calibration+0x1cc>)
 8004200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004202:	4a62      	ldr	r2, [pc, #392]	; (800438c <Compass_Calibration+0x1cc>)
 8004204:	64d3      	str	r3, [r2, #76]	; 0x4c
		MPU9250.My_Max = MPU9250.My;
 8004206:	4b61      	ldr	r3, [pc, #388]	; (800438c <Compass_Calibration+0x1cc>)
 8004208:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800420a:	4a60      	ldr	r2, [pc, #384]	; (800438c <Compass_Calibration+0x1cc>)
 800420c:	65d3      	str	r3, [r2, #92]	; 0x5c
		MPU9250.My_Min = MPU9250.My;
 800420e:	4b5f      	ldr	r3, [pc, #380]	; (800438c <Compass_Calibration+0x1cc>)
 8004210:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004212:	4a5e      	ldr	r2, [pc, #376]	; (800438c <Compass_Calibration+0x1cc>)
 8004214:	6513      	str	r3, [r2, #80]	; 0x50
		MPU9250.Mz_Max = MPU9250.Mz;
 8004216:	4b5d      	ldr	r3, [pc, #372]	; (800438c <Compass_Calibration+0x1cc>)
 8004218:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800421a:	4a5c      	ldr	r2, [pc, #368]	; (800438c <Compass_Calibration+0x1cc>)
 800421c:	6613      	str	r3, [r2, #96]	; 0x60
		MPU9250.Mz_Min = MPU9250.Mz;
 800421e:	4b5b      	ldr	r3, [pc, #364]	; (800438c <Compass_Calibration+0x1cc>)
 8004220:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004222:	4a5a      	ldr	r2, [pc, #360]	; (800438c <Compass_Calibration+0x1cc>)
 8004224:	6553      	str	r3, [r2, #84]	; 0x54

		while(mag_calibration_enable != 0)
 8004226:	e065      	b.n	80042f4 <Compass_Calibration+0x134>
		{
			Receive_Command();
 8004228:	f000 fd82 	bl	8004d30 <Receive_Command>
			MPU9250_Read_All(&hi2c1);
 800422c:	4856      	ldr	r0, [pc, #344]	; (8004388 <Compass_Calibration+0x1c8>)
 800422e:	f7fc fd2d 	bl	8000c8c <MPU9250_Read_All>
			HAL_Delay(1);
 8004232:	2001      	movs	r0, #1
 8004234:	f001 fc6e 	bl	8005b14 <HAL_Delay>
			MPU9250_Parsing_NoOffset(&MPU9250);
 8004238:	4854      	ldr	r0, [pc, #336]	; (800438c <Compass_Calibration+0x1cc>)
 800423a:	f7fc fed1 	bl	8000fe0 <MPU9250_Parsing_NoOffset>
			if(MPU9250.Mx > MPU9250.Mx_Max) MPU9250.Mx_Max = MPU9250.Mx;
 800423e:	4b53      	ldr	r3, [pc, #332]	; (800438c <Compass_Calibration+0x1cc>)
 8004240:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8004244:	4b51      	ldr	r3, [pc, #324]	; (800438c <Compass_Calibration+0x1cc>)
 8004246:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800424a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800424e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004252:	dd03      	ble.n	800425c <Compass_Calibration+0x9c>
 8004254:	4b4d      	ldr	r3, [pc, #308]	; (800438c <Compass_Calibration+0x1cc>)
 8004256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004258:	4a4c      	ldr	r2, [pc, #304]	; (800438c <Compass_Calibration+0x1cc>)
 800425a:	6593      	str	r3, [r2, #88]	; 0x58
			if(MPU9250.Mx < MPU9250.Mx_Min) MPU9250.Mx_Min = MPU9250.Mx;
 800425c:	4b4b      	ldr	r3, [pc, #300]	; (800438c <Compass_Calibration+0x1cc>)
 800425e:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8004262:	4b4a      	ldr	r3, [pc, #296]	; (800438c <Compass_Calibration+0x1cc>)
 8004264:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004268:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800426c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004270:	d503      	bpl.n	800427a <Compass_Calibration+0xba>
 8004272:	4b46      	ldr	r3, [pc, #280]	; (800438c <Compass_Calibration+0x1cc>)
 8004274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004276:	4a45      	ldr	r2, [pc, #276]	; (800438c <Compass_Calibration+0x1cc>)
 8004278:	64d3      	str	r3, [r2, #76]	; 0x4c

			if(MPU9250.My > MPU9250.My_Max) MPU9250.My_Max = MPU9250.My;
 800427a:	4b44      	ldr	r3, [pc, #272]	; (800438c <Compass_Calibration+0x1cc>)
 800427c:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8004280:	4b42      	ldr	r3, [pc, #264]	; (800438c <Compass_Calibration+0x1cc>)
 8004282:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004286:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800428a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428e:	dd03      	ble.n	8004298 <Compass_Calibration+0xd8>
 8004290:	4b3e      	ldr	r3, [pc, #248]	; (800438c <Compass_Calibration+0x1cc>)
 8004292:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004294:	4a3d      	ldr	r2, [pc, #244]	; (800438c <Compass_Calibration+0x1cc>)
 8004296:	65d3      	str	r3, [r2, #92]	; 0x5c
			if(MPU9250.My < MPU9250.My_Min) MPU9250.My_Min = MPU9250.My;
 8004298:	4b3c      	ldr	r3, [pc, #240]	; (800438c <Compass_Calibration+0x1cc>)
 800429a:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800429e:	4b3b      	ldr	r3, [pc, #236]	; (800438c <Compass_Calibration+0x1cc>)
 80042a0:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80042a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ac:	d503      	bpl.n	80042b6 <Compass_Calibration+0xf6>
 80042ae:	4b37      	ldr	r3, [pc, #220]	; (800438c <Compass_Calibration+0x1cc>)
 80042b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042b2:	4a36      	ldr	r2, [pc, #216]	; (800438c <Compass_Calibration+0x1cc>)
 80042b4:	6513      	str	r3, [r2, #80]	; 0x50

			if(MPU9250.Mz > MPU9250.Mz_Max) MPU9250.Mz_Max = MPU9250.Mz;
 80042b6:	4b35      	ldr	r3, [pc, #212]	; (800438c <Compass_Calibration+0x1cc>)
 80042b8:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80042bc:	4b33      	ldr	r3, [pc, #204]	; (800438c <Compass_Calibration+0x1cc>)
 80042be:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80042c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ca:	dd03      	ble.n	80042d4 <Compass_Calibration+0x114>
 80042cc:	4b2f      	ldr	r3, [pc, #188]	; (800438c <Compass_Calibration+0x1cc>)
 80042ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042d0:	4a2e      	ldr	r2, [pc, #184]	; (800438c <Compass_Calibration+0x1cc>)
 80042d2:	6613      	str	r3, [r2, #96]	; 0x60
			if(MPU9250.Mz < MPU9250.Mz_Min) MPU9250.Mz_Min = MPU9250.Mz;
 80042d4:	4b2d      	ldr	r3, [pc, #180]	; (800438c <Compass_Calibration+0x1cc>)
 80042d6:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80042da:	4b2c      	ldr	r3, [pc, #176]	; (800438c <Compass_Calibration+0x1cc>)
 80042dc:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80042e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042e8:	d400      	bmi.n	80042ec <Compass_Calibration+0x12c>
 80042ea:	e003      	b.n	80042f4 <Compass_Calibration+0x134>
 80042ec:	4b27      	ldr	r3, [pc, #156]	; (800438c <Compass_Calibration+0x1cc>)
 80042ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042f0:	4a26      	ldr	r2, [pc, #152]	; (800438c <Compass_Calibration+0x1cc>)
 80042f2:	6553      	str	r3, [r2, #84]	; 0x54
		while(mag_calibration_enable != 0)
 80042f4:	79fb      	ldrb	r3, [r7, #7]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d196      	bne.n	8004228 <Compass_Calibration+0x68>
		}
		MPU9250.Mx_Offset = (MPU9250.Mx_Max + MPU9250.Mx_Min) / 2;
 80042fa:	4b24      	ldr	r3, [pc, #144]	; (800438c <Compass_Calibration+0x1cc>)
 80042fc:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8004300:	4b22      	ldr	r3, [pc, #136]	; (800438c <Compass_Calibration+0x1cc>)
 8004302:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004306:	ee37 7a27 	vadd.f32	s14, s14, s15
 800430a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800430e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004312:	4b1e      	ldr	r3, [pc, #120]	; (800438c <Compass_Calibration+0x1cc>)
 8004314:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		MPU9250.My_Offset = (MPU9250.My_Max + MPU9250.My_Min) / 2;
 8004318:	4b1c      	ldr	r3, [pc, #112]	; (800438c <Compass_Calibration+0x1cc>)
 800431a:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800431e:	4b1b      	ldr	r3, [pc, #108]	; (800438c <Compass_Calibration+0x1cc>)
 8004320:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004324:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004328:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800432c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004330:	4b16      	ldr	r3, [pc, #88]	; (800438c <Compass_Calibration+0x1cc>)
 8004332:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		MPU9250.Mz_Offset = (MPU9250.Mz_Max + MPU9250.Mz_Min) / 2;
 8004336:	4b15      	ldr	r3, [pc, #84]	; (800438c <Compass_Calibration+0x1cc>)
 8004338:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800433c:	4b13      	ldr	r3, [pc, #76]	; (800438c <Compass_Calibration+0x1cc>)
 800433e:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004342:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004346:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800434a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800434e:	4b0f      	ldr	r3, [pc, #60]	; (800438c <Compass_Calibration+0x1cc>)
 8004350:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

		*(float*)&Mag_Calib[0] = MPU9250.Mx_Offset;
 8004354:	4a0e      	ldr	r2, [pc, #56]	; (8004390 <Compass_Calibration+0x1d0>)
 8004356:	4b0d      	ldr	r3, [pc, #52]	; (800438c <Compass_Calibration+0x1cc>)
 8004358:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800435a:	6013      	str	r3, [r2, #0]
		*(float*)&Mag_Calib[4] = MPU9250.My_Offset;
 800435c:	4a0d      	ldr	r2, [pc, #52]	; (8004394 <Compass_Calibration+0x1d4>)
 800435e:	4b0b      	ldr	r3, [pc, #44]	; (800438c <Compass_Calibration+0x1cc>)
 8004360:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004362:	6013      	str	r3, [r2, #0]
		*(float*)&Mag_Calib[8] = MPU9250.Mz_Offset;
 8004364:	4a0c      	ldr	r2, [pc, #48]	; (8004398 <Compass_Calibration+0x1d8>)
 8004366:	4b09      	ldr	r3, [pc, #36]	; (800438c <Compass_Calibration+0x1cc>)
 8004368:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800436a:	6013      	str	r3, [r2, #0]

		W25qxx_EraseSector(0);
 800436c:	2000      	movs	r0, #0
 800436e:	f001 f8e1 	bl	8005534 <W25qxx_EraseSector>
		W25qxx_WriteSector(Mag_Calib, 0, 0, 12);
 8004372:	230c      	movs	r3, #12
 8004374:	2200      	movs	r2, #0
 8004376:	2100      	movs	r1, #0
 8004378:	4805      	ldr	r0, [pc, #20]	; (8004390 <Compass_Calibration+0x1d0>)
 800437a:	f001 f9cd 	bl	8005718 <W25qxx_WriteSector>
	}
}
 800437e:	bf00      	nop
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	24000944 	.word	0x24000944
 800438c:	24000278 	.word	0x24000278
 8004390:	24000cf8 	.word	0x24000cf8
 8004394:	24000cfc 	.word	0x24000cfc
 8004398:	24000d00 	.word	0x24000d00

0800439c <ESC_Calibration>:

void ESC_Calibration(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
	TIM3->CCR1 = 20000;
 80043a0:	4b14      	ldr	r3, [pc, #80]	; (80043f4 <ESC_Calibration+0x58>)
 80043a2:	f644 6220 	movw	r2, #20000	; 0x4e20
 80043a6:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = 20000;
 80043a8:	4b12      	ldr	r3, [pc, #72]	; (80043f4 <ESC_Calibration+0x58>)
 80043aa:	f644 6220 	movw	r2, #20000	; 0x4e20
 80043ae:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = 20000;
 80043b0:	4b10      	ldr	r3, [pc, #64]	; (80043f4 <ESC_Calibration+0x58>)
 80043b2:	f644 6220 	movw	r2, #20000	; 0x4e20
 80043b6:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = 20000;
 80043b8:	4b0e      	ldr	r3, [pc, #56]	; (80043f4 <ESC_Calibration+0x58>)
 80043ba:	f644 6220 	movw	r2, #20000	; 0x4e20
 80043be:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(7000);
 80043c0:	f641 3058 	movw	r0, #7000	; 0x1b58
 80043c4:	f001 fba6 	bl	8005b14 <HAL_Delay>
	TIM3->CCR1 = 10000;
 80043c8:	4b0a      	ldr	r3, [pc, #40]	; (80043f4 <ESC_Calibration+0x58>)
 80043ca:	f242 7210 	movw	r2, #10000	; 0x2710
 80043ce:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = 10000;
 80043d0:	4b08      	ldr	r3, [pc, #32]	; (80043f4 <ESC_Calibration+0x58>)
 80043d2:	f242 7210 	movw	r2, #10000	; 0x2710
 80043d6:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = 10000;
 80043d8:	4b06      	ldr	r3, [pc, #24]	; (80043f4 <ESC_Calibration+0x58>)
 80043da:	f242 7210 	movw	r2, #10000	; 0x2710
 80043de:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = 10000;
 80043e0:	4b04      	ldr	r3, [pc, #16]	; (80043f4 <ESC_Calibration+0x58>)
 80043e2:	f242 7210 	movw	r2, #10000	; 0x2710
 80043e6:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(8000);
 80043e8:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80043ec:	f001 fb92 	bl	8005b14 <HAL_Delay>
}
 80043f0:	bf00      	nop
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40000400 	.word	0x40000400

080043f8 <Stop_Motor>:

void Stop_Motor(int ccr)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
	TIM3->CCR1 = ccr;
 8004400:	4a08      	ldr	r2, [pc, #32]	; (8004424 <Stop_Motor+0x2c>)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6353      	str	r3, [r2, #52]	; 0x34
	TIM3->CCR2 = ccr;
 8004406:	4a07      	ldr	r2, [pc, #28]	; (8004424 <Stop_Motor+0x2c>)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6393      	str	r3, [r2, #56]	; 0x38
	TIM3->CCR3 = ccr;
 800440c:	4a05      	ldr	r2, [pc, #20]	; (8004424 <Stop_Motor+0x2c>)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	63d3      	str	r3, [r2, #60]	; 0x3c
	TIM3->CCR4 = ccr;
 8004412:	4a04      	ldr	r2, [pc, #16]	; (8004424 <Stop_Motor+0x2c>)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6413      	str	r3, [r2, #64]	; 0x40
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	40000400 	.word	0x40000400

08004428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800442c:	b672      	cpsid	i
}
 800442e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8004430:	e7fe      	b.n	8004430 <Error_Handler+0x8>
	...

08004434 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800443a:	4b0a      	ldr	r3, [pc, #40]	; (8004464 <HAL_MspInit+0x30>)
 800443c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004440:	4a08      	ldr	r2, [pc, #32]	; (8004464 <HAL_MspInit+0x30>)
 8004442:	f043 0302 	orr.w	r3, r3, #2
 8004446:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800444a:	4b06      	ldr	r3, [pc, #24]	; (8004464 <HAL_MspInit+0x30>)
 800444c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	607b      	str	r3, [r7, #4]
 8004456:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr
 8004464:	58024400 	.word	0x58024400

08004468 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b0b8      	sub	sp, #224	; 0xe0
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004470:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	605a      	str	r2, [r3, #4]
 800447a:	609a      	str	r2, [r3, #8]
 800447c:	60da      	str	r2, [r3, #12]
 800447e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004480:	f107 0310 	add.w	r3, r7, #16
 8004484:	22bc      	movs	r2, #188	; 0xbc
 8004486:	2100      	movs	r1, #0
 8004488:	4618      	mov	r0, r3
 800448a:	f00d fb65 	bl	8011b58 <memset>
  if(hi2c->Instance==I2C1)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a3f      	ldr	r2, [pc, #252]	; (8004590 <HAL_I2C_MspInit+0x128>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d177      	bne.n	8004588 <HAL_I2C_MspInit+0x120>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004498:	2308      	movs	r3, #8
 800449a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800449c:	2300      	movs	r3, #0
 800449e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044a2:	f107 0310 	add.w	r3, r7, #16
 80044a6:	4618      	mov	r0, r3
 80044a8:	f007 febc 	bl	800c224 <HAL_RCCEx_PeriphCLKConfig>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80044b2:	f7ff ffb9 	bl	8004428 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044b6:	4b37      	ldr	r3, [pc, #220]	; (8004594 <HAL_I2C_MspInit+0x12c>)
 80044b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80044bc:	4a35      	ldr	r2, [pc, #212]	; (8004594 <HAL_I2C_MspInit+0x12c>)
 80044be:	f043 0302 	orr.w	r3, r3, #2
 80044c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80044c6:	4b33      	ldr	r3, [pc, #204]	; (8004594 <HAL_I2C_MspInit+0x12c>)
 80044c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	60fb      	str	r3, [r7, #12]
 80044d2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80044d4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80044d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044dc:	2312      	movs	r3, #18
 80044de:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e2:	2300      	movs	r3, #0
 80044e4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044e8:	2300      	movs	r3, #0
 80044ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80044ee:	2304      	movs	r3, #4
 80044f0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044f4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80044f8:	4619      	mov	r1, r3
 80044fa:	4827      	ldr	r0, [pc, #156]	; (8004598 <HAL_I2C_MspInit+0x130>)
 80044fc:	f004 fa9e 	bl	8008a3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004500:	4b24      	ldr	r3, [pc, #144]	; (8004594 <HAL_I2C_MspInit+0x12c>)
 8004502:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004506:	4a23      	ldr	r2, [pc, #140]	; (8004594 <HAL_I2C_MspInit+0x12c>)
 8004508:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800450c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004510:	4b20      	ldr	r3, [pc, #128]	; (8004594 <HAL_I2C_MspInit+0x12c>)
 8004512:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004516:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800451a:	60bb      	str	r3, [r7, #8]
 800451c:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream1;
 800451e:	4b1f      	ldr	r3, [pc, #124]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004520:	4a1f      	ldr	r2, [pc, #124]	; (80045a0 <HAL_I2C_MspInit+0x138>)
 8004522:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8004524:	4b1d      	ldr	r3, [pc, #116]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004526:	2221      	movs	r2, #33	; 0x21
 8004528:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800452a:	4b1c      	ldr	r3, [pc, #112]	; (800459c <HAL_I2C_MspInit+0x134>)
 800452c:	2200      	movs	r2, #0
 800452e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004530:	4b1a      	ldr	r3, [pc, #104]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004532:	2200      	movs	r2, #0
 8004534:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004536:	4b19      	ldr	r3, [pc, #100]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004538:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800453c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800453e:	4b17      	ldr	r3, [pc, #92]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004540:	2200      	movs	r2, #0
 8004542:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004544:	4b15      	ldr	r3, [pc, #84]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004546:	2200      	movs	r2, #0
 8004548:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800454a:	4b14      	ldr	r3, [pc, #80]	; (800459c <HAL_I2C_MspInit+0x134>)
 800454c:	2200      	movs	r2, #0
 800454e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004550:	4b12      	ldr	r3, [pc, #72]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004552:	2200      	movs	r2, #0
 8004554:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004556:	4b11      	ldr	r3, [pc, #68]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004558:	2200      	movs	r2, #0
 800455a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800455c:	480f      	ldr	r0, [pc, #60]	; (800459c <HAL_I2C_MspInit+0x134>)
 800455e:	f001 fc19 	bl	8005d94 <HAL_DMA_Init>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <HAL_I2C_MspInit+0x104>
    {
      Error_Handler();
 8004568:	f7ff ff5e 	bl	8004428 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a0b      	ldr	r2, [pc, #44]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004570:	63da      	str	r2, [r3, #60]	; 0x3c
 8004572:	4a0a      	ldr	r2, [pc, #40]	; (800459c <HAL_I2C_MspInit+0x134>)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004578:	2200      	movs	r2, #0
 800457a:	2100      	movs	r1, #0
 800457c:	201f      	movs	r0, #31
 800457e:	f001 fbd4 	bl	8005d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004582:	201f      	movs	r0, #31
 8004584:	f001 fbeb 	bl	8005d5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004588:	bf00      	nop
 800458a:	37e0      	adds	r7, #224	; 0xe0
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40005400 	.word	0x40005400
 8004594:	58024400 	.word	0x58024400
 8004598:	58020400 	.word	0x58020400
 800459c:	24000b64 	.word	0x24000b64
 80045a0:	40020028 	.word	0x40020028

080045a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b0b8      	sub	sp, #224	; 0xe0
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	605a      	str	r2, [r3, #4]
 80045b6:	609a      	str	r2, [r3, #8]
 80045b8:	60da      	str	r2, [r3, #12]
 80045ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80045bc:	f107 0310 	add.w	r3, r7, #16
 80045c0:	22bc      	movs	r2, #188	; 0xbc
 80045c2:	2100      	movs	r1, #0
 80045c4:	4618      	mov	r0, r3
 80045c6:	f00d fac7 	bl	8011b58 <memset>
  if(hspi->Instance==SPI1)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a25      	ldr	r2, [pc, #148]	; (8004664 <HAL_SPI_MspInit+0xc0>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d142      	bne.n	800465a <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80045d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045d8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 80045da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80045de:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045e0:	f107 0310 	add.w	r3, r7, #16
 80045e4:	4618      	mov	r0, r3
 80045e6:	f007 fe1d 	bl	800c224 <HAL_RCCEx_PeriphCLKConfig>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d001      	beq.n	80045f4 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 80045f0:	f7ff ff1a 	bl	8004428 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80045f4:	4b1c      	ldr	r3, [pc, #112]	; (8004668 <HAL_SPI_MspInit+0xc4>)
 80045f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80045fa:	4a1b      	ldr	r2, [pc, #108]	; (8004668 <HAL_SPI_MspInit+0xc4>)
 80045fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004600:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004604:	4b18      	ldr	r3, [pc, #96]	; (8004668 <HAL_SPI_MspInit+0xc4>)
 8004606:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800460a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800460e:	60fb      	str	r3, [r7, #12]
 8004610:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004612:	4b15      	ldr	r3, [pc, #84]	; (8004668 <HAL_SPI_MspInit+0xc4>)
 8004614:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004618:	4a13      	ldr	r2, [pc, #76]	; (8004668 <HAL_SPI_MspInit+0xc4>)
 800461a:	f043 0301 	orr.w	r3, r3, #1
 800461e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004622:	4b11      	ldr	r3, [pc, #68]	; (8004668 <HAL_SPI_MspInit+0xc4>)
 8004624:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	60bb      	str	r3, [r7, #8]
 800462e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004630:	23e0      	movs	r3, #224	; 0xe0
 8004632:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004636:	2302      	movs	r3, #2
 8004638:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463c:	2300      	movs	r3, #0
 800463e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004642:	2300      	movs	r3, #0
 8004644:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004648:	2305      	movs	r3, #5
 800464a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800464e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004652:	4619      	mov	r1, r3
 8004654:	4805      	ldr	r0, [pc, #20]	; (800466c <HAL_SPI_MspInit+0xc8>)
 8004656:	f004 f9f1 	bl	8008a3c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800465a:	bf00      	nop
 800465c:	37e0      	adds	r7, #224	; 0xe0
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	40013000 	.word	0x40013000
 8004668:	58024400 	.word	0x58024400
 800466c:	58020000 	.word	0x58020000

08004670 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a1d      	ldr	r2, [pc, #116]	; (80046f4 <HAL_TIM_Base_MspInit+0x84>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d117      	bne.n	80046b2 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004682:	4b1d      	ldr	r3, [pc, #116]	; (80046f8 <HAL_TIM_Base_MspInit+0x88>)
 8004684:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004688:	4a1b      	ldr	r2, [pc, #108]	; (80046f8 <HAL_TIM_Base_MspInit+0x88>)
 800468a:	f043 0302 	orr.w	r3, r3, #2
 800468e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004692:	4b19      	ldr	r3, [pc, #100]	; (80046f8 <HAL_TIM_Base_MspInit+0x88>)
 8004694:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80046a0:	2200      	movs	r2, #0
 80046a2:	2100      	movs	r1, #0
 80046a4:	201d      	movs	r0, #29
 80046a6:	f001 fb40 	bl	8005d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80046aa:	201d      	movs	r0, #29
 80046ac:	f001 fb57 	bl	8005d5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80046b0:	e01b      	b.n	80046ea <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM7)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a11      	ldr	r2, [pc, #68]	; (80046fc <HAL_TIM_Base_MspInit+0x8c>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d116      	bne.n	80046ea <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80046bc:	4b0e      	ldr	r3, [pc, #56]	; (80046f8 <HAL_TIM_Base_MspInit+0x88>)
 80046be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80046c2:	4a0d      	ldr	r2, [pc, #52]	; (80046f8 <HAL_TIM_Base_MspInit+0x88>)
 80046c4:	f043 0320 	orr.w	r3, r3, #32
 80046c8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80046cc:	4b0a      	ldr	r3, [pc, #40]	; (80046f8 <HAL_TIM_Base_MspInit+0x88>)
 80046ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	60bb      	str	r3, [r7, #8]
 80046d8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80046da:	2200      	movs	r2, #0
 80046dc:	2100      	movs	r1, #0
 80046de:	2037      	movs	r0, #55	; 0x37
 80046e0:	f001 fb23 	bl	8005d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80046e4:	2037      	movs	r0, #55	; 0x37
 80046e6:	f001 fb3a 	bl	8005d5e <HAL_NVIC_EnableIRQ>
}
 80046ea:	bf00      	nop
 80046ec:	3710      	adds	r7, #16
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	40000400 	.word	0x40000400
 80046f8:	58024400 	.word	0x58024400
 80046fc:	40001400 	.word	0x40001400

08004700 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b08a      	sub	sp, #40	; 0x28
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004708:	f107 0314 	add.w	r3, r7, #20
 800470c:	2200      	movs	r2, #0
 800470e:	601a      	str	r2, [r3, #0]
 8004710:	605a      	str	r2, [r3, #4]
 8004712:	609a      	str	r2, [r3, #8]
 8004714:	60da      	str	r2, [r3, #12]
 8004716:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a22      	ldr	r2, [pc, #136]	; (80047a8 <HAL_TIM_MspPostInit+0xa8>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d13d      	bne.n	800479e <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004722:	4b22      	ldr	r3, [pc, #136]	; (80047ac <HAL_TIM_MspPostInit+0xac>)
 8004724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004728:	4a20      	ldr	r2, [pc, #128]	; (80047ac <HAL_TIM_MspPostInit+0xac>)
 800472a:	f043 0302 	orr.w	r3, r3, #2
 800472e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004732:	4b1e      	ldr	r3, [pc, #120]	; (80047ac <HAL_TIM_MspPostInit+0xac>)
 8004734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	613b      	str	r3, [r7, #16]
 800473e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004740:	4b1a      	ldr	r3, [pc, #104]	; (80047ac <HAL_TIM_MspPostInit+0xac>)
 8004742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004746:	4a19      	ldr	r2, [pc, #100]	; (80047ac <HAL_TIM_MspPostInit+0xac>)
 8004748:	f043 0304 	orr.w	r3, r3, #4
 800474c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004750:	4b16      	ldr	r3, [pc, #88]	; (80047ac <HAL_TIM_MspPostInit+0xac>)
 8004752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004756:	f003 0304 	and.w	r3, r3, #4
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	68fb      	ldr	r3, [r7, #12]
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800475e:	2303      	movs	r3, #3
 8004760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004762:	2302      	movs	r3, #2
 8004764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800476a:	2300      	movs	r3, #0
 800476c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800476e:	2302      	movs	r3, #2
 8004770:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004772:	f107 0314 	add.w	r3, r7, #20
 8004776:	4619      	mov	r1, r3
 8004778:	480d      	ldr	r0, [pc, #52]	; (80047b0 <HAL_TIM_MspPostInit+0xb0>)
 800477a:	f004 f95f 	bl	8008a3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800477e:	23c0      	movs	r3, #192	; 0xc0
 8004780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004782:	2302      	movs	r3, #2
 8004784:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004786:	2300      	movs	r3, #0
 8004788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800478a:	2300      	movs	r3, #0
 800478c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800478e:	2302      	movs	r3, #2
 8004790:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004792:	f107 0314 	add.w	r3, r7, #20
 8004796:	4619      	mov	r1, r3
 8004798:	4806      	ldr	r0, [pc, #24]	; (80047b4 <HAL_TIM_MspPostInit+0xb4>)
 800479a:	f004 f94f 	bl	8008a3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800479e:	bf00      	nop
 80047a0:	3728      	adds	r7, #40	; 0x28
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	40000400 	.word	0x40000400
 80047ac:	58024400 	.word	0x58024400
 80047b0:	58020400 	.word	0x58020400
 80047b4:	58020800 	.word	0x58020800

080047b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b0ba      	sub	sp, #232	; 0xe8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047c0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80047c4:	2200      	movs	r2, #0
 80047c6:	601a      	str	r2, [r3, #0]
 80047c8:	605a      	str	r2, [r3, #4]
 80047ca:	609a      	str	r2, [r3, #8]
 80047cc:	60da      	str	r2, [r3, #12]
 80047ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80047d0:	f107 0318 	add.w	r3, r7, #24
 80047d4:	22bc      	movs	r2, #188	; 0xbc
 80047d6:	2100      	movs	r1, #0
 80047d8:	4618      	mov	r0, r3
 80047da:	f00d f9bd 	bl	8011b58 <memset>
  if(huart->Instance==USART1)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a96      	ldr	r2, [pc, #600]	; (8004a3c <HAL_UART_MspInit+0x284>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	f040 80a7 	bne.w	8004938 <HAL_UART_MspInit+0x180>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80047ea:	2301      	movs	r3, #1
 80047ec:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80047ee:	2300      	movs	r3, #0
 80047f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047f4:	f107 0318 	add.w	r3, r7, #24
 80047f8:	4618      	mov	r0, r3
 80047fa:	f007 fd13 	bl	800c224 <HAL_RCCEx_PeriphCLKConfig>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8004804:	f7ff fe10 	bl	8004428 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004808:	4b8d      	ldr	r3, [pc, #564]	; (8004a40 <HAL_UART_MspInit+0x288>)
 800480a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800480e:	4a8c      	ldr	r2, [pc, #560]	; (8004a40 <HAL_UART_MspInit+0x288>)
 8004810:	f043 0310 	orr.w	r3, r3, #16
 8004814:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004818:	4b89      	ldr	r3, [pc, #548]	; (8004a40 <HAL_UART_MspInit+0x288>)
 800481a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800481e:	f003 0310 	and.w	r3, r3, #16
 8004822:	617b      	str	r3, [r7, #20]
 8004824:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004826:	4b86      	ldr	r3, [pc, #536]	; (8004a40 <HAL_UART_MspInit+0x288>)
 8004828:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800482c:	4a84      	ldr	r2, [pc, #528]	; (8004a40 <HAL_UART_MspInit+0x288>)
 800482e:	f043 0302 	orr.w	r3, r3, #2
 8004832:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004836:	4b82      	ldr	r3, [pc, #520]	; (8004a40 <HAL_UART_MspInit+0x288>)
 8004838:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	613b      	str	r3, [r7, #16]
 8004842:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004844:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004848:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800484c:	2302      	movs	r3, #2
 800484e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004852:	2300      	movs	r3, #0
 8004854:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004858:	2300      	movs	r3, #0
 800485a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800485e:	2304      	movs	r3, #4
 8004860:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004864:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004868:	4619      	mov	r1, r3
 800486a:	4876      	ldr	r0, [pc, #472]	; (8004a44 <HAL_UART_MspInit+0x28c>)
 800486c:	f004 f8e6 	bl	8008a3c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8004870:	4b75      	ldr	r3, [pc, #468]	; (8004a48 <HAL_UART_MspInit+0x290>)
 8004872:	4a76      	ldr	r2, [pc, #472]	; (8004a4c <HAL_UART_MspInit+0x294>)
 8004874:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004876:	4b74      	ldr	r3, [pc, #464]	; (8004a48 <HAL_UART_MspInit+0x290>)
 8004878:	2229      	movs	r2, #41	; 0x29
 800487a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800487c:	4b72      	ldr	r3, [pc, #456]	; (8004a48 <HAL_UART_MspInit+0x290>)
 800487e:	2200      	movs	r2, #0
 8004880:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004882:	4b71      	ldr	r3, [pc, #452]	; (8004a48 <HAL_UART_MspInit+0x290>)
 8004884:	2200      	movs	r2, #0
 8004886:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004888:	4b6f      	ldr	r3, [pc, #444]	; (8004a48 <HAL_UART_MspInit+0x290>)
 800488a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800488e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004890:	4b6d      	ldr	r3, [pc, #436]	; (8004a48 <HAL_UART_MspInit+0x290>)
 8004892:	2200      	movs	r2, #0
 8004894:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004896:	4b6c      	ldr	r3, [pc, #432]	; (8004a48 <HAL_UART_MspInit+0x290>)
 8004898:	2200      	movs	r2, #0
 800489a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800489c:	4b6a      	ldr	r3, [pc, #424]	; (8004a48 <HAL_UART_MspInit+0x290>)
 800489e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048a2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80048a4:	4b68      	ldr	r3, [pc, #416]	; (8004a48 <HAL_UART_MspInit+0x290>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80048aa:	4b67      	ldr	r3, [pc, #412]	; (8004a48 <HAL_UART_MspInit+0x290>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80048b0:	4865      	ldr	r0, [pc, #404]	; (8004a48 <HAL_UART_MspInit+0x290>)
 80048b2:	f001 fa6f 	bl	8005d94 <HAL_DMA_Init>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 80048bc:	f7ff fdb4 	bl	8004428 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a61      	ldr	r2, [pc, #388]	; (8004a48 <HAL_UART_MspInit+0x290>)
 80048c4:	67da      	str	r2, [r3, #124]	; 0x7c
 80048c6:	4a60      	ldr	r2, [pc, #384]	; (8004a48 <HAL_UART_MspInit+0x290>)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream2;
 80048cc:	4b60      	ldr	r3, [pc, #384]	; (8004a50 <HAL_UART_MspInit+0x298>)
 80048ce:	4a61      	ldr	r2, [pc, #388]	; (8004a54 <HAL_UART_MspInit+0x29c>)
 80048d0:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80048d2:	4b5f      	ldr	r3, [pc, #380]	; (8004a50 <HAL_UART_MspInit+0x298>)
 80048d4:	222a      	movs	r2, #42	; 0x2a
 80048d6:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80048d8:	4b5d      	ldr	r3, [pc, #372]	; (8004a50 <HAL_UART_MspInit+0x298>)
 80048da:	2240      	movs	r2, #64	; 0x40
 80048dc:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048de:	4b5c      	ldr	r3, [pc, #368]	; (8004a50 <HAL_UART_MspInit+0x298>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80048e4:	4b5a      	ldr	r3, [pc, #360]	; (8004a50 <HAL_UART_MspInit+0x298>)
 80048e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048ea:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048ec:	4b58      	ldr	r3, [pc, #352]	; (8004a50 <HAL_UART_MspInit+0x298>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048f2:	4b57      	ldr	r3, [pc, #348]	; (8004a50 <HAL_UART_MspInit+0x298>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80048f8:	4b55      	ldr	r3, [pc, #340]	; (8004a50 <HAL_UART_MspInit+0x298>)
 80048fa:	2200      	movs	r2, #0
 80048fc:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80048fe:	4b54      	ldr	r3, [pc, #336]	; (8004a50 <HAL_UART_MspInit+0x298>)
 8004900:	2200      	movs	r2, #0
 8004902:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004904:	4b52      	ldr	r3, [pc, #328]	; (8004a50 <HAL_UART_MspInit+0x298>)
 8004906:	2200      	movs	r2, #0
 8004908:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800490a:	4851      	ldr	r0, [pc, #324]	; (8004a50 <HAL_UART_MspInit+0x298>)
 800490c:	f001 fa42 	bl	8005d94 <HAL_DMA_Init>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <HAL_UART_MspInit+0x162>
    {
      Error_Handler();
 8004916:	f7ff fd87 	bl	8004428 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a4c      	ldr	r2, [pc, #304]	; (8004a50 <HAL_UART_MspInit+0x298>)
 800491e:	679a      	str	r2, [r3, #120]	; 0x78
 8004920:	4a4b      	ldr	r2, [pc, #300]	; (8004a50 <HAL_UART_MspInit+0x298>)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004926:	2200      	movs	r2, #0
 8004928:	2100      	movs	r1, #0
 800492a:	2025      	movs	r0, #37	; 0x25
 800492c:	f001 f9fd 	bl	8005d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004930:	2025      	movs	r0, #37	; 0x25
 8004932:	f001 fa14 	bl	8005d5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004936:	e07c      	b.n	8004a32 <HAL_UART_MspInit+0x27a>
  else if(huart->Instance==USART2)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a46      	ldr	r2, [pc, #280]	; (8004a58 <HAL_UART_MspInit+0x2a0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d177      	bne.n	8004a32 <HAL_UART_MspInit+0x27a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004942:	2302      	movs	r3, #2
 8004944:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004946:	2300      	movs	r3, #0
 8004948:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800494c:	f107 0318 	add.w	r3, r7, #24
 8004950:	4618      	mov	r0, r3
 8004952:	f007 fc67 	bl	800c224 <HAL_RCCEx_PeriphCLKConfig>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d001      	beq.n	8004960 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 800495c:	f7ff fd64 	bl	8004428 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004960:	4b37      	ldr	r3, [pc, #220]	; (8004a40 <HAL_UART_MspInit+0x288>)
 8004962:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004966:	4a36      	ldr	r2, [pc, #216]	; (8004a40 <HAL_UART_MspInit+0x288>)
 8004968:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800496c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004970:	4b33      	ldr	r3, [pc, #204]	; (8004a40 <HAL_UART_MspInit+0x288>)
 8004972:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497a:	60fb      	str	r3, [r7, #12]
 800497c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800497e:	4b30      	ldr	r3, [pc, #192]	; (8004a40 <HAL_UART_MspInit+0x288>)
 8004980:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004984:	4a2e      	ldr	r2, [pc, #184]	; (8004a40 <HAL_UART_MspInit+0x288>)
 8004986:	f043 0301 	orr.w	r3, r3, #1
 800498a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800498e:	4b2c      	ldr	r3, [pc, #176]	; (8004a40 <HAL_UART_MspInit+0x288>)
 8004990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	60bb      	str	r3, [r7, #8]
 800499a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800499c:	230c      	movs	r3, #12
 800499e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049a2:	2302      	movs	r3, #2
 80049a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a8:	2300      	movs	r3, #0
 80049aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049ae:	2300      	movs	r3, #0
 80049b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049b4:	2307      	movs	r3, #7
 80049b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ba:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80049be:	4619      	mov	r1, r3
 80049c0:	4826      	ldr	r0, [pc, #152]	; (8004a5c <HAL_UART_MspInit+0x2a4>)
 80049c2:	f004 f83b 	bl	8008a3c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream3;
 80049c6:	4b26      	ldr	r3, [pc, #152]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 80049c8:	4a26      	ldr	r2, [pc, #152]	; (8004a64 <HAL_UART_MspInit+0x2ac>)
 80049ca:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80049cc:	4b24      	ldr	r3, [pc, #144]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 80049ce:	222b      	movs	r2, #43	; 0x2b
 80049d0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049d2:	4b23      	ldr	r3, [pc, #140]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049d8:	4b21      	ldr	r3, [pc, #132]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 80049da:	2200      	movs	r2, #0
 80049dc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_DISABLE;
 80049de:	4b20      	ldr	r3, [pc, #128]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049e4:	4b1e      	ldr	r3, [pc, #120]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049ea:	4b1d      	ldr	r3, [pc, #116]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80049f0:	4b1b      	ldr	r3, [pc, #108]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 80049f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049f6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80049f8:	4b19      	ldr	r3, [pc, #100]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 80049fa:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80049fe:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a00:	4b17      	ldr	r3, [pc, #92]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004a06:	4816      	ldr	r0, [pc, #88]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 8004a08:	f001 f9c4 	bl	8005d94 <HAL_DMA_Init>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <HAL_UART_MspInit+0x25e>
      Error_Handler();
 8004a12:	f7ff fd09 	bl	8004428 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a11      	ldr	r2, [pc, #68]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 8004a1a:	67da      	str	r2, [r3, #124]	; 0x7c
 8004a1c:	4a10      	ldr	r2, [pc, #64]	; (8004a60 <HAL_UART_MspInit+0x2a8>)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004a22:	2200      	movs	r2, #0
 8004a24:	2100      	movs	r1, #0
 8004a26:	2026      	movs	r0, #38	; 0x26
 8004a28:	f001 f97f 	bl	8005d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004a2c:	2026      	movs	r0, #38	; 0x26
 8004a2e:	f001 f996 	bl	8005d5e <HAL_NVIC_EnableIRQ>
}
 8004a32:	bf00      	nop
 8004a34:	37e8      	adds	r7, #232	; 0xe8
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40011000 	.word	0x40011000
 8004a40:	58024400 	.word	0x58024400
 8004a44:	58020400 	.word	0x58020400
 8004a48:	24000a54 	.word	0x24000a54
 8004a4c:	40020010 	.word	0x40020010
 8004a50:	240009dc 	.word	0x240009dc
 8004a54:	40020040 	.word	0x40020040
 8004a58:	40004400 	.word	0x40004400
 8004a5c:	58020000 	.word	0x58020000
 8004a60:	240008c8 	.word	0x240008c8
 8004a64:	40020058 	.word	0x40020058

08004a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8004a6c:	e7fe      	b.n	8004a6c <NMI_Handler+0x4>

08004a6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a72:	e7fe      	b.n	8004a72 <HardFault_Handler+0x4>

08004a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004a74:	b480      	push	{r7}
 8004a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004a78:	e7fe      	b.n	8004a78 <MemManage_Handler+0x4>

08004a7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004a7a:	b480      	push	{r7}
 8004a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a7e:	e7fe      	b.n	8004a7e <BusFault_Handler+0x4>

08004a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004a80:	b480      	push	{r7}
 8004a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a84:	e7fe      	b.n	8004a84 <UsageFault_Handler+0x4>

08004a86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a86:	b480      	push	{r7}
 8004a88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004a8a:	bf00      	nop
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a94:	b480      	push	{r7}
 8004a96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a98:	bf00      	nop
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr

08004aa2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004aa2:	b480      	push	{r7}
 8004aa4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004aa6:	bf00      	nop
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ab4:	f001 f80e 	bl	8005ad4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ab8:	bf00      	nop
 8004aba:	bd80      	pop	{r7, pc}

08004abc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004ac0:	4802      	ldr	r0, [pc, #8]	; (8004acc <DMA1_Stream0_IRQHandler+0x10>)
 8004ac2:	f002 fc8f 	bl	80073e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004ac6:	bf00      	nop
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	24000a54 	.word	0x24000a54

08004ad0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004ad4:	4802      	ldr	r0, [pc, #8]	; (8004ae0 <DMA1_Stream1_IRQHandler+0x10>)
 8004ad6:	f002 fc85 	bl	80073e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004ada:	bf00      	nop
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	24000b64 	.word	0x24000b64

08004ae4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004ae8:	4802      	ldr	r0, [pc, #8]	; (8004af4 <DMA1_Stream2_IRQHandler+0x10>)
 8004aea:	f002 fc7b 	bl	80073e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8004aee:	bf00      	nop
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	240009dc 	.word	0x240009dc

08004af8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004afc:	4802      	ldr	r0, [pc, #8]	; (8004b08 <DMA1_Stream3_IRQHandler+0x10>)
 8004afe:	f002 fc71 	bl	80073e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004b02:	bf00      	nop
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	240008c8 	.word	0x240008c8

08004b0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004b10:	4802      	ldr	r0, [pc, #8]	; (8004b1c <TIM3_IRQHandler+0x10>)
 8004b12:	f00a fa1b 	bl	800ef4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004b16:	bf00      	nop
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	24000990 	.word	0x24000990

08004b20 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004b24:	4802      	ldr	r0, [pc, #8]	; (8004b30 <I2C1_EV_IRQHandler+0x10>)
 8004b26:	f004 fd09 	bl	800953c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004b2a:	bf00      	nop
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	24000944 	.word	0x24000944

08004b34 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004b38:	4802      	ldr	r0, [pc, #8]	; (8004b44 <USART1_IRQHandler+0x10>)
 8004b3a:	f00b fb3b 	bl	80101b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004b3e:	bf00      	nop
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	24000ad4 	.word	0x24000ad4

08004b48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004b4c:	4802      	ldr	r0, [pc, #8]	; (8004b58 <USART2_IRQHandler+0x10>)
 8004b4e:	f00b fb31 	bl	80101b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004b52:	bf00      	nop
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	24000c68 	.word	0x24000c68

08004b5c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
//			tim1_20ms_count = 0;
//			tim1_20ms_flag = 1;
//		}
//	}
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004b60:	4802      	ldr	r0, [pc, #8]	; (8004b6c <TIM7_IRQHandler+0x10>)
 8004b62:	f00a f9f3 	bl	800ef4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004b66:	bf00      	nop
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	24000d04 	.word	0x24000d04

08004b70 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
	static unsigned short tim1_2ms_count = 0;
	static unsigned short tim1_10ms_count = 0;
	static unsigned short tim1_20ms_count = 0;
	static unsigned short tim1_500ms_count = 0;

	if(htim->Instance == TIM7)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a24      	ldr	r2, [pc, #144]	; (8004c10 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d13f      	bne.n	8004c02 <HAL_TIM_PeriodElapsedCallback+0x92>
	{
		tim1_2ms_count++;
 8004b82:	4b24      	ldr	r3, [pc, #144]	; (8004c14 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004b84:	881b      	ldrh	r3, [r3, #0]
 8004b86:	3301      	adds	r3, #1
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	4b22      	ldr	r3, [pc, #136]	; (8004c14 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004b8c:	801a      	strh	r2, [r3, #0]
		if(tim1_2ms_count == 2)
 8004b8e:	4b21      	ldr	r3, [pc, #132]	; (8004c14 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004b90:	881b      	ldrh	r3, [r3, #0]
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d105      	bne.n	8004ba2 <HAL_TIM_PeriodElapsedCallback+0x32>
		{
			tim1_2ms_count = 0;
 8004b96:	4b1f      	ldr	r3, [pc, #124]	; (8004c14 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	801a      	strh	r2, [r3, #0]
			tim1_2ms_flag = 1;
 8004b9c:	4b1e      	ldr	r3, [pc, #120]	; (8004c18 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	701a      	strb	r2, [r3, #0]
		}
		tim1_10ms_count++;
 8004ba2:	4b1e      	ldr	r3, [pc, #120]	; (8004c1c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004ba4:	881b      	ldrh	r3, [r3, #0]
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	4b1c      	ldr	r3, [pc, #112]	; (8004c1c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004bac:	801a      	strh	r2, [r3, #0]
		if(tim1_10ms_count == 10)
 8004bae:	4b1b      	ldr	r3, [pc, #108]	; (8004c1c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004bb0:	881b      	ldrh	r3, [r3, #0]
 8004bb2:	2b0a      	cmp	r3, #10
 8004bb4:	d105      	bne.n	8004bc2 <HAL_TIM_PeriodElapsedCallback+0x52>
		{
			tim1_10ms_count = 0;
 8004bb6:	4b19      	ldr	r3, [pc, #100]	; (8004c1c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	801a      	strh	r2, [r3, #0]
			tim1_10ms_flag = 1;
 8004bbc:	4b18      	ldr	r3, [pc, #96]	; (8004c20 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	701a      	strb	r2, [r3, #0]
		}
		tim1_20ms_count++;
 8004bc2:	4b18      	ldr	r3, [pc, #96]	; (8004c24 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004bc4:	881b      	ldrh	r3, [r3, #0]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	4b16      	ldr	r3, [pc, #88]	; (8004c24 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004bcc:	801a      	strh	r2, [r3, #0]
		if(tim1_20ms_count == 20)
 8004bce:	4b15      	ldr	r3, [pc, #84]	; (8004c24 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004bd0:	881b      	ldrh	r3, [r3, #0]
 8004bd2:	2b14      	cmp	r3, #20
 8004bd4:	d105      	bne.n	8004be2 <HAL_TIM_PeriodElapsedCallback+0x72>
		{
			tim1_20ms_count = 0;
 8004bd6:	4b13      	ldr	r3, [pc, #76]	; (8004c24 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	801a      	strh	r2, [r3, #0]
			tim1_20ms_flag = 1;
 8004bdc:	4b12      	ldr	r3, [pc, #72]	; (8004c28 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8004bde:	2201      	movs	r2, #1
 8004be0:	701a      	strb	r2, [r3, #0]
		}
		tim1_500ms_count++;
 8004be2:	4b12      	ldr	r3, [pc, #72]	; (8004c2c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004be4:	881b      	ldrh	r3, [r3, #0]
 8004be6:	3301      	adds	r3, #1
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	4b10      	ldr	r3, [pc, #64]	; (8004c2c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004bec:	801a      	strh	r2, [r3, #0]
		if(tim1_500ms_count == 20)
 8004bee:	4b0f      	ldr	r3, [pc, #60]	; (8004c2c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004bf0:	881b      	ldrh	r3, [r3, #0]
 8004bf2:	2b14      	cmp	r3, #20
 8004bf4:	d105      	bne.n	8004c02 <HAL_TIM_PeriodElapsedCallback+0x92>
		{
			tim1_500ms_count = 0;
 8004bf6:	4b0d      	ldr	r3, [pc, #52]	; (8004c2c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	801a      	strh	r2, [r3, #0]
			tim1_500ms_flag = 1;
 8004bfc:	4b0c      	ldr	r3, [pc, #48]	; (8004c30 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8004bfe:	2201      	movs	r2, #1
 8004c00:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8004c02:	bf00      	nop
 8004c04:	370c      	adds	r7, #12
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop
 8004c10:	40001400 	.word	0x40001400
 8004c14:	24000246 	.word	0x24000246
 8004c18:	2400023c 	.word	0x2400023c
 8004c1c:	24000248 	.word	0x24000248
 8004c20:	2400023d 	.word	0x2400023d
 8004c24:	2400024a 	.word	0x2400024a
 8004c28:	2400023e 	.word	0x2400023e
 8004c2c:	2400024c 	.word	0x2400024c
 8004c30:	2400023f 	.word	0x2400023f

08004c34 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a33      	ldr	r2, [pc, #204]	; (8004d10 <HAL_UART_RxCpltCallback+0xdc>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d103      	bne.n	8004c4e <HAL_UART_RxCpltCallback+0x1a>
	{
		uart1_rx_flag = 1;
 8004c46:	4b33      	ldr	r3, [pc, #204]	; (8004d14 <HAL_UART_RxCpltCallback+0xe0>)
 8004c48:	2201      	movs	r2, #1
 8004c4a:	701a      	strb	r2, [r3, #0]
			ibus_rx_buf[cnt]=uart2_rx_data;
			cnt++;
			break;
		}
	}
}
 8004c4c:	e059      	b.n	8004d02 <HAL_UART_RxCpltCallback+0xce>
	else if(huart->Instance == USART2)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a31      	ldr	r2, [pc, #196]	; (8004d18 <HAL_UART_RxCpltCallback+0xe4>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d151      	bne.n	8004cfc <HAL_UART_RxCpltCallback+0xc8>
		uart2_rx_flag = 1;
 8004c58:	4b30      	ldr	r3, [pc, #192]	; (8004d1c <HAL_UART_RxCpltCallback+0xe8>)
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	701a      	strb	r2, [r3, #0]
		switch(cnt)
 8004c5e:	4b30      	ldr	r3, [pc, #192]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	2b1f      	cmp	r3, #31
 8004c64:	d02e      	beq.n	8004cc4 <HAL_UART_RxCpltCallback+0x90>
 8004c66:	2b1f      	cmp	r3, #31
 8004c68:	dc3a      	bgt.n	8004ce0 <HAL_UART_RxCpltCallback+0xac>
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d002      	beq.n	8004c74 <HAL_UART_RxCpltCallback+0x40>
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d012      	beq.n	8004c98 <HAL_UART_RxCpltCallback+0x64>
 8004c72:	e035      	b.n	8004ce0 <HAL_UART_RxCpltCallback+0xac>
			if(uart2_rx_data==0x20)
 8004c74:	4b2b      	ldr	r3, [pc, #172]	; (8004d24 <HAL_UART_RxCpltCallback+0xf0>)
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	2b20      	cmp	r3, #32
 8004c7a:	d141      	bne.n	8004d00 <HAL_UART_RxCpltCallback+0xcc>
				ibus_rx_buf[cnt]=uart2_rx_data;
 8004c7c:	4b28      	ldr	r3, [pc, #160]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	461a      	mov	r2, r3
 8004c82:	4b28      	ldr	r3, [pc, #160]	; (8004d24 <HAL_UART_RxCpltCallback+0xf0>)
 8004c84:	7819      	ldrb	r1, [r3, #0]
 8004c86:	4b28      	ldr	r3, [pc, #160]	; (8004d28 <HAL_UART_RxCpltCallback+0xf4>)
 8004c88:	5499      	strb	r1, [r3, r2]
				cnt++;
 8004c8a:	4b25      	ldr	r3, [pc, #148]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	b2da      	uxtb	r2, r3
 8004c92:	4b23      	ldr	r3, [pc, #140]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004c94:	701a      	strb	r2, [r3, #0]
			break;
 8004c96:	e033      	b.n	8004d00 <HAL_UART_RxCpltCallback+0xcc>
			if(uart2_rx_data==0x40)
 8004c98:	4b22      	ldr	r3, [pc, #136]	; (8004d24 <HAL_UART_RxCpltCallback+0xf0>)
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	2b40      	cmp	r3, #64	; 0x40
 8004c9e:	d10d      	bne.n	8004cbc <HAL_UART_RxCpltCallback+0x88>
				ibus_rx_buf[cnt]=uart2_rx_data;
 8004ca0:	4b1f      	ldr	r3, [pc, #124]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004ca2:	781b      	ldrb	r3, [r3, #0]
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	4b1f      	ldr	r3, [pc, #124]	; (8004d24 <HAL_UART_RxCpltCallback+0xf0>)
 8004ca8:	7819      	ldrb	r1, [r3, #0]
 8004caa:	4b1f      	ldr	r3, [pc, #124]	; (8004d28 <HAL_UART_RxCpltCallback+0xf4>)
 8004cac:	5499      	strb	r1, [r3, r2]
				cnt++;
 8004cae:	4b1c      	ldr	r3, [pc, #112]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	b2da      	uxtb	r2, r3
 8004cb6:	4b1a      	ldr	r3, [pc, #104]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004cb8:	701a      	strb	r2, [r3, #0]
			break;
 8004cba:	e022      	b.n	8004d02 <HAL_UART_RxCpltCallback+0xce>
				cnt=0;
 8004cbc:	4b18      	ldr	r3, [pc, #96]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	701a      	strb	r2, [r3, #0]
			break;
 8004cc2:	e01e      	b.n	8004d02 <HAL_UART_RxCpltCallback+0xce>
			ibus_rx_buf[cnt]=uart2_rx_data;
 8004cc4:	4b16      	ldr	r3, [pc, #88]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	461a      	mov	r2, r3
 8004cca:	4b16      	ldr	r3, [pc, #88]	; (8004d24 <HAL_UART_RxCpltCallback+0xf0>)
 8004ccc:	7819      	ldrb	r1, [r3, #0]
 8004cce:	4b16      	ldr	r3, [pc, #88]	; (8004d28 <HAL_UART_RxCpltCallback+0xf4>)
 8004cd0:	5499      	strb	r1, [r3, r2]
			cnt=0;
 8004cd2:	4b13      	ldr	r3, [pc, #76]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8004cd8:	4b14      	ldr	r3, [pc, #80]	; (8004d2c <HAL_UART_RxCpltCallback+0xf8>)
 8004cda:	2201      	movs	r2, #1
 8004cdc:	701a      	strb	r2, [r3, #0]
			break;
 8004cde:	e010      	b.n	8004d02 <HAL_UART_RxCpltCallback+0xce>
			ibus_rx_buf[cnt]=uart2_rx_data;
 8004ce0:	4b0f      	ldr	r3, [pc, #60]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	4b0f      	ldr	r3, [pc, #60]	; (8004d24 <HAL_UART_RxCpltCallback+0xf0>)
 8004ce8:	7819      	ldrb	r1, [r3, #0]
 8004cea:	4b0f      	ldr	r3, [pc, #60]	; (8004d28 <HAL_UART_RxCpltCallback+0xf4>)
 8004cec:	5499      	strb	r1, [r3, r2]
			cnt++;
 8004cee:	4b0c      	ldr	r3, [pc, #48]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	b2da      	uxtb	r2, r3
 8004cf6:	4b0a      	ldr	r3, [pc, #40]	; (8004d20 <HAL_UART_RxCpltCallback+0xec>)
 8004cf8:	701a      	strb	r2, [r3, #0]
			break;
 8004cfa:	e002      	b.n	8004d02 <HAL_UART_RxCpltCallback+0xce>
	}
 8004cfc:	bf00      	nop
 8004cfe:	e000      	b.n	8004d02 <HAL_UART_RxCpltCallback+0xce>
			break;
 8004d00:	bf00      	nop
}
 8004d02:	bf00      	nop
 8004d04:	370c      	adds	r7, #12
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	40011000 	.word	0x40011000
 8004d14:	24000240 	.word	0x24000240
 8004d18:	40004400 	.word	0x40004400
 8004d1c:	24000242 	.word	0x24000242
 8004d20:	2400024e 	.word	0x2400024e
 8004d24:	24000243 	.word	0x24000243
 8004d28:	24000d54 	.word	0x24000d54
 8004d2c:	24000244 	.word	0x24000244

08004d30 <Receive_Command>:

void Receive_Command(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
	if(uart1_rx_flag == 1)
 8004d34:	4b36      	ldr	r3, [pc, #216]	; (8004e10 <Receive_Command+0xe0>)
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d163      	bne.n	8004e04 <Receive_Command+0xd4>
	{
		uart1_rx_flag = 0;
 8004d3c:	4b34      	ldr	r3, [pc, #208]	; (8004e10 <Receive_Command+0xe0>)
 8004d3e:	2200      	movs	r2, #0
 8004d40:	701a      	strb	r2, [r3, #0]

		switch(uart1_rx_data)
 8004d42:	4b34      	ldr	r3, [pc, #208]	; (8004e14 <Receive_Command+0xe4>)
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	3b01      	subs	r3, #1
 8004d48:	2b14      	cmp	r3, #20
 8004d4a:	d854      	bhi.n	8004df6 <Receive_Command+0xc6>
 8004d4c:	a201      	add	r2, pc, #4	; (adr r2, 8004d54 <Receive_Command+0x24>)
 8004d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d52:	bf00      	nop
 8004d54:	08004da9 	.word	0x08004da9
 8004d58:	08004db1 	.word	0x08004db1
 8004d5c:	08004db9 	.word	0x08004db9
 8004d60:	08004dc1 	.word	0x08004dc1
 8004d64:	08004dc9 	.word	0x08004dc9
 8004d68:	08004dd1 	.word	0x08004dd1
 8004d6c:	08004df7 	.word	0x08004df7
 8004d70:	08004df7 	.word	0x08004df7
 8004d74:	08004df7 	.word	0x08004df7
 8004d78:	08004df7 	.word	0x08004df7
 8004d7c:	08004dd9 	.word	0x08004dd9
 8004d80:	08004de1 	.word	0x08004de1
 8004d84:	08004df7 	.word	0x08004df7
 8004d88:	08004df7 	.word	0x08004df7
 8004d8c:	08004df7 	.word	0x08004df7
 8004d90:	08004df7 	.word	0x08004df7
 8004d94:	08004df7 	.word	0x08004df7
 8004d98:	08004df7 	.word	0x08004df7
 8004d9c:	08004df7 	.word	0x08004df7
 8004da0:	08004df7 	.word	0x08004df7
 8004da4:	08004de9 	.word	0x08004de9
		{
		case 1: print_mode = 1; break; //Roll, Pitch, Yaw
 8004da8:	4b1b      	ldr	r3, [pc, #108]	; (8004e18 <Receive_Command+0xe8>)
 8004daa:	2201      	movs	r2, #1
 8004dac:	701a      	strb	r2, [r3, #0]
 8004dae:	e02a      	b.n	8004e06 <Receive_Command+0xd6>
		case 2: print_mode = 2; break; //Alt Raw, Alt Filt
 8004db0:	4b19      	ldr	r3, [pc, #100]	; (8004e18 <Receive_Command+0xe8>)
 8004db2:	2202      	movs	r2, #2
 8004db4:	701a      	strb	r2, [r3, #0]
 8004db6:	e026      	b.n	8004e06 <Receive_Command+0xd6>
		case 3: print_mode = 3; break; //Gyro
 8004db8:	4b17      	ldr	r3, [pc, #92]	; (8004e18 <Receive_Command+0xe8>)
 8004dba:	2203      	movs	r2, #3
 8004dbc:	701a      	strb	r2, [r3, #0]
 8004dbe:	e022      	b.n	8004e06 <Receive_Command+0xd6>
		case 4: print_mode = 4; break; //Accel
 8004dc0:	4b15      	ldr	r3, [pc, #84]	; (8004e18 <Receive_Command+0xe8>)
 8004dc2:	2204      	movs	r2, #4
 8004dc4:	701a      	strb	r2, [r3, #0]
 8004dc6:	e01e      	b.n	8004e06 <Receive_Command+0xd6>
		case 5: print_mode = 5; break; //Mag
 8004dc8:	4b13      	ldr	r3, [pc, #76]	; (8004e18 <Receive_Command+0xe8>)
 8004dca:	2205      	movs	r2, #5
 8004dcc:	701a      	strb	r2, [r3, #0]
 8004dce:	e01a      	b.n	8004e06 <Receive_Command+0xd6>
		case 6: print_mode = 6; break; //Mag_Offset
 8004dd0:	4b11      	ldr	r3, [pc, #68]	; (8004e18 <Receive_Command+0xe8>)
 8004dd2:	2206      	movs	r2, #6
 8004dd4:	701a      	strb	r2, [r3, #0]
 8004dd6:	e016      	b.n	8004e06 <Receive_Command+0xd6>
		case 11: print_mode = 11; break; //Controller Channels
 8004dd8:	4b0f      	ldr	r3, [pc, #60]	; (8004e18 <Receive_Command+0xe8>)
 8004dda:	220b      	movs	r2, #11
 8004ddc:	701a      	strb	r2, [r3, #0]
 8004dde:	e012      	b.n	8004e06 <Receive_Command+0xd6>
		case 12: print_mode = 12; break; //GPS
 8004de0:	4b0d      	ldr	r3, [pc, #52]	; (8004e18 <Receive_Command+0xe8>)
 8004de2:	220c      	movs	r2, #12
 8004de4:	701a      	strb	r2, [r3, #0]
 8004de6:	e00e      	b.n	8004e06 <Receive_Command+0xd6>
		case 21: mag_calibration_enable = 1; print_mode = 0; break; //Mag Offset
 8004de8:	4b0c      	ldr	r3, [pc, #48]	; (8004e1c <Receive_Command+0xec>)
 8004dea:	2201      	movs	r2, #1
 8004dec:	701a      	strb	r2, [r3, #0]
 8004dee:	4b0a      	ldr	r3, [pc, #40]	; (8004e18 <Receive_Command+0xe8>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	701a      	strb	r2, [r3, #0]
 8004df4:	e007      	b.n	8004e06 <Receive_Command+0xd6>
		default: mag_calibration_enable = 0; print_mode = 0; break; // Stop Printing
 8004df6:	4b09      	ldr	r3, [pc, #36]	; (8004e1c <Receive_Command+0xec>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	701a      	strb	r2, [r3, #0]
 8004dfc:	4b06      	ldr	r3, [pc, #24]	; (8004e18 <Receive_Command+0xe8>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	701a      	strb	r2, [r3, #0]
 8004e02:	e000      	b.n	8004e06 <Receive_Command+0xd6>
		}
	}
 8004e04:	bf00      	nop
}
 8004e06:	bf00      	nop
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	24000240 	.word	0x24000240
 8004e14:	24000241 	.word	0x24000241
 8004e18:	24000230 	.word	0x24000230
 8004e1c:	24000231 	.word	0x24000231

08004e20 <Is_iBus_Received>:

int Is_iBus_Received(uint8_t ibus_rx_cplt_flag)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	4603      	mov	r3, r0
 8004e28:	71fb      	strb	r3, [r7, #7]
	iBus_return = 0;
 8004e2a:	4b1e      	ldr	r3, [pc, #120]	; (8004ea4 <Is_iBus_Received+0x84>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	701a      	strb	r2, [r3, #0]
	if(ibus_rx_cplt_flag==1)
 8004e30:	79fb      	ldrb	r3, [r7, #7]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d12f      	bne.n	8004e96 <Is_iBus_Received+0x76>
	{
		ibus_rx_cplt_flag=0;
 8004e36:	2300      	movs	r3, #0
 8004e38:	71fb      	strb	r3, [r7, #7]
		if(iBus_Check_CHKSUM(&ibus_rx_buf[0],32)==1)
 8004e3a:	2120      	movs	r1, #32
 8004e3c:	481a      	ldr	r0, [pc, #104]	; (8004ea8 <Is_iBus_Received+0x88>)
 8004e3e:	f7fb fc23 	bl	8000688 <iBus_Check_CHKSUM>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d126      	bne.n	8004e96 <Is_iBus_Received+0x76>
		{
			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8004e48:	4918      	ldr	r1, [pc, #96]	; (8004eac <Is_iBus_Received+0x8c>)
 8004e4a:	4817      	ldr	r0, [pc, #92]	; (8004ea8 <Is_iBus_Received+0x88>)
 8004e4c:	f7fb fc53 	bl	80006f6 <iBus_Parsing>
			iBus_rx_cnt++;
 8004e50:	4b17      	ldr	r3, [pc, #92]	; (8004eb0 <Is_iBus_Received+0x90>)
 8004e52:	781b      	ldrb	r3, [r3, #0]
 8004e54:	3301      	adds	r3, #1
 8004e56:	b2da      	uxtb	r2, r3
 8004e58:	4b15      	ldr	r3, [pc, #84]	; (8004eb0 <Is_iBus_Received+0x90>)
 8004e5a:	701a      	strb	r2, [r3, #0]
			if(iBus_isActiveFailSafe(&iBus) == 1)
 8004e5c:	4813      	ldr	r0, [pc, #76]	; (8004eac <Is_iBus_Received+0x8c>)
 8004e5e:	f7fb fd06 	bl	800086e <iBus_isActiveFailSafe>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d10b      	bne.n	8004e80 <Is_iBus_Received+0x60>
			{
				HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8004e68:	2201      	movs	r2, #1
 8004e6a:	2108      	movs	r1, #8
 8004e6c:	4811      	ldr	r0, [pc, #68]	; (8004eb4 <Is_iBus_Received+0x94>)
 8004e6e:	f003 ff95 	bl	8008d9c <HAL_GPIO_WritePin>
				iBus_failsafe = 1;
 8004e72:	4b11      	ldr	r3, [pc, #68]	; (8004eb8 <Is_iBus_Received+0x98>)
 8004e74:	2201      	movs	r2, #1
 8004e76:	701a      	strb	r2, [r3, #0]
				iBus_return = 0;
 8004e78:	4b0a      	ldr	r3, [pc, #40]	; (8004ea4 <Is_iBus_Received+0x84>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	701a      	strb	r2, [r3, #0]
 8004e7e:	e00a      	b.n	8004e96 <Is_iBus_Received+0x76>
			}
			else
			{
				HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8004e80:	2200      	movs	r2, #0
 8004e82:	2108      	movs	r1, #8
 8004e84:	480b      	ldr	r0, [pc, #44]	; (8004eb4 <Is_iBus_Received+0x94>)
 8004e86:	f003 ff89 	bl	8008d9c <HAL_GPIO_WritePin>
				iBus_failsafe = 0;
 8004e8a:	4b0b      	ldr	r3, [pc, #44]	; (8004eb8 <Is_iBus_Received+0x98>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	701a      	strb	r2, [r3, #0]
				iBus_return = 1;
 8004e90:	4b04      	ldr	r3, [pc, #16]	; (8004ea4 <Is_iBus_Received+0x84>)
 8004e92:	2201      	movs	r2, #1
 8004e94:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return iBus_return;
 8004e96:	4b03      	ldr	r3, [pc, #12]	; (8004ea4 <Is_iBus_Received+0x84>)
 8004e98:	781b      	ldrb	r3, [r3, #0]
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3708      	adds	r7, #8
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	24000272 	.word	0x24000272
 8004ea8:	24000d54 	.word	0x24000d54
 8004eac:	2400025c 	.word	0x2400025c
 8004eb0:	24000216 	.word	0x24000216
 8004eb4:	58021000 	.word	0x58021000
 8004eb8:	24000214 	.word	0x24000214

08004ebc <Is_Throttle_Min>:

int Is_Throttle_Min(void)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	af00      	add	r7, sp, #0
	iBus_return = 0;
 8004ec0:	4b10      	ldr	r3, [pc, #64]	; (8004f04 <Is_Throttle_Min+0x48>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	701a      	strb	r2, [r3, #0]
	if(ibus_rx_cplt_flag==1)
 8004ec6:	4b10      	ldr	r3, [pc, #64]	; (8004f08 <Is_Throttle_Min+0x4c>)
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d115      	bne.n	8004efa <Is_Throttle_Min+0x3e>
	{
		ibus_rx_cplt_flag=0;
 8004ece:	4b0e      	ldr	r3, [pc, #56]	; (8004f08 <Is_Throttle_Min+0x4c>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	701a      	strb	r2, [r3, #0]
		if(iBus_Check_CHKSUM(&ibus_rx_buf[0],32)==1)
 8004ed4:	2120      	movs	r1, #32
 8004ed6:	480d      	ldr	r0, [pc, #52]	; (8004f0c <Is_Throttle_Min+0x50>)
 8004ed8:	f7fb fbd6 	bl	8000688 <iBus_Check_CHKSUM>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d10b      	bne.n	8004efa <Is_Throttle_Min+0x3e>
		{
			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8004ee2:	490b      	ldr	r1, [pc, #44]	; (8004f10 <Is_Throttle_Min+0x54>)
 8004ee4:	4809      	ldr	r0, [pc, #36]	; (8004f0c <Is_Throttle_Min+0x50>)
 8004ee6:	f7fb fc06 	bl	80006f6 <iBus_Parsing>
			if(iBus.LV < 1025) iBus_return =  1;
 8004eea:	4b09      	ldr	r3, [pc, #36]	; (8004f10 <Is_Throttle_Min+0x54>)
 8004eec:	889b      	ldrh	r3, [r3, #4]
 8004eee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef2:	d802      	bhi.n	8004efa <Is_Throttle_Min+0x3e>
 8004ef4:	4b03      	ldr	r3, [pc, #12]	; (8004f04 <Is_Throttle_Min+0x48>)
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	701a      	strb	r2, [r3, #0]
		}
	}
	return iBus_return;
 8004efa:	4b02      	ldr	r3, [pc, #8]	; (8004f04 <Is_Throttle_Min+0x48>)
 8004efc:	781b      	ldrb	r3, [r3, #0]
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	24000272 	.word	0x24000272
 8004f08:	24000244 	.word	0x24000244
 8004f0c:	24000d54 	.word	0x24000d54
 8004f10:	2400025c 	.word	0x2400025c

08004f14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f14:	b480      	push	{r7}
 8004f16:	af00      	add	r7, sp, #0
	return 1;
 8004f18:	2301      	movs	r3, #1
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <_kill>:

int _kill(int pid, int sig)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004f2e:	f00c fde9 	bl	8011b04 <__errno>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2216      	movs	r2, #22
 8004f36:	601a      	str	r2, [r3, #0]
	return -1;
 8004f38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <_exit>:

void _exit (int status)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004f4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f7ff ffe7 	bl	8004f24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004f56:	e7fe      	b.n	8004f56 <_exit+0x12>

08004f58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f64:	2300      	movs	r3, #0
 8004f66:	617b      	str	r3, [r7, #20]
 8004f68:	e00a      	b.n	8004f80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004f6a:	f3af 8000 	nop.w
 8004f6e:	4601      	mov	r1, r0
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	1c5a      	adds	r2, r3, #1
 8004f74:	60ba      	str	r2, [r7, #8]
 8004f76:	b2ca      	uxtb	r2, r1
 8004f78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	617b      	str	r3, [r7, #20]
 8004f80:	697a      	ldr	r2, [r7, #20]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	dbf0      	blt.n	8004f6a <_read+0x12>
	}

return len;
 8004f88:	687b      	ldr	r3, [r7, #4]
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3718      	adds	r7, #24
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b083      	sub	sp, #12
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
	return -1;
 8004f9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b083      	sub	sp, #12
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
 8004fb2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004fba:	605a      	str	r2, [r3, #4]
	return 0;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	370c      	adds	r7, #12
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr

08004fca <_isatty>:

int _isatty(int file)
{
 8004fca:	b480      	push	{r7}
 8004fcc:	b083      	sub	sp, #12
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
	return 1;
 8004fd2:	2301      	movs	r3, #1
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
	return 0;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3714      	adds	r7, #20
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
	...

08004ffc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b086      	sub	sp, #24
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005004:	4a14      	ldr	r2, [pc, #80]	; (8005058 <_sbrk+0x5c>)
 8005006:	4b15      	ldr	r3, [pc, #84]	; (800505c <_sbrk+0x60>)
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005010:	4b13      	ldr	r3, [pc, #76]	; (8005060 <_sbrk+0x64>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d102      	bne.n	800501e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005018:	4b11      	ldr	r3, [pc, #68]	; (8005060 <_sbrk+0x64>)
 800501a:	4a12      	ldr	r2, [pc, #72]	; (8005064 <_sbrk+0x68>)
 800501c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800501e:	4b10      	ldr	r3, [pc, #64]	; (8005060 <_sbrk+0x64>)
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4413      	add	r3, r2
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	429a      	cmp	r2, r3
 800502a:	d207      	bcs.n	800503c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800502c:	f00c fd6a 	bl	8011b04 <__errno>
 8005030:	4603      	mov	r3, r0
 8005032:	220c      	movs	r2, #12
 8005034:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005036:	f04f 33ff 	mov.w	r3, #4294967295
 800503a:	e009      	b.n	8005050 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800503c:	4b08      	ldr	r3, [pc, #32]	; (8005060 <_sbrk+0x64>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005042:	4b07      	ldr	r3, [pc, #28]	; (8005060 <_sbrk+0x64>)
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4413      	add	r3, r2
 800504a:	4a05      	ldr	r2, [pc, #20]	; (8005060 <_sbrk+0x64>)
 800504c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800504e:	68fb      	ldr	r3, [r7, #12]
}
 8005050:	4618      	mov	r0, r3
 8005052:	3718      	adds	r7, #24
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	24080000 	.word	0x24080000
 800505c:	00000400 	.word	0x00000400
 8005060:	24000250 	.word	0x24000250
 8005064:	24000db0 	.word	0x24000db0

08005068 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005068:	b480      	push	{r7}
 800506a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800506c:	4b39      	ldr	r3, [pc, #228]	; (8005154 <SystemInit+0xec>)
 800506e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005072:	4a38      	ldr	r2, [pc, #224]	; (8005154 <SystemInit+0xec>)
 8005074:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005078:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800507c:	4b36      	ldr	r3, [pc, #216]	; (8005158 <SystemInit+0xf0>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 030f 	and.w	r3, r3, #15
 8005084:	2b06      	cmp	r3, #6
 8005086:	d807      	bhi.n	8005098 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005088:	4b33      	ldr	r3, [pc, #204]	; (8005158 <SystemInit+0xf0>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f023 030f 	bic.w	r3, r3, #15
 8005090:	4a31      	ldr	r2, [pc, #196]	; (8005158 <SystemInit+0xf0>)
 8005092:	f043 0307 	orr.w	r3, r3, #7
 8005096:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005098:	4b30      	ldr	r3, [pc, #192]	; (800515c <SystemInit+0xf4>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a2f      	ldr	r2, [pc, #188]	; (800515c <SystemInit+0xf4>)
 800509e:	f043 0301 	orr.w	r3, r3, #1
 80050a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80050a4:	4b2d      	ldr	r3, [pc, #180]	; (800515c <SystemInit+0xf4>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80050aa:	4b2c      	ldr	r3, [pc, #176]	; (800515c <SystemInit+0xf4>)
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	492b      	ldr	r1, [pc, #172]	; (800515c <SystemInit+0xf4>)
 80050b0:	4b2b      	ldr	r3, [pc, #172]	; (8005160 <SystemInit+0xf8>)
 80050b2:	4013      	ands	r3, r2
 80050b4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80050b6:	4b28      	ldr	r3, [pc, #160]	; (8005158 <SystemInit+0xf0>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0308 	and.w	r3, r3, #8
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d007      	beq.n	80050d2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80050c2:	4b25      	ldr	r3, [pc, #148]	; (8005158 <SystemInit+0xf0>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f023 030f 	bic.w	r3, r3, #15
 80050ca:	4a23      	ldr	r2, [pc, #140]	; (8005158 <SystemInit+0xf0>)
 80050cc:	f043 0307 	orr.w	r3, r3, #7
 80050d0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80050d2:	4b22      	ldr	r3, [pc, #136]	; (800515c <SystemInit+0xf4>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80050d8:	4b20      	ldr	r3, [pc, #128]	; (800515c <SystemInit+0xf4>)
 80050da:	2200      	movs	r2, #0
 80050dc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80050de:	4b1f      	ldr	r3, [pc, #124]	; (800515c <SystemInit+0xf4>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80050e4:	4b1d      	ldr	r3, [pc, #116]	; (800515c <SystemInit+0xf4>)
 80050e6:	4a1f      	ldr	r2, [pc, #124]	; (8005164 <SystemInit+0xfc>)
 80050e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80050ea:	4b1c      	ldr	r3, [pc, #112]	; (800515c <SystemInit+0xf4>)
 80050ec:	4a1e      	ldr	r2, [pc, #120]	; (8005168 <SystemInit+0x100>)
 80050ee:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80050f0:	4b1a      	ldr	r3, [pc, #104]	; (800515c <SystemInit+0xf4>)
 80050f2:	4a1e      	ldr	r2, [pc, #120]	; (800516c <SystemInit+0x104>)
 80050f4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80050f6:	4b19      	ldr	r3, [pc, #100]	; (800515c <SystemInit+0xf4>)
 80050f8:	2200      	movs	r2, #0
 80050fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80050fc:	4b17      	ldr	r3, [pc, #92]	; (800515c <SystemInit+0xf4>)
 80050fe:	4a1b      	ldr	r2, [pc, #108]	; (800516c <SystemInit+0x104>)
 8005100:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005102:	4b16      	ldr	r3, [pc, #88]	; (800515c <SystemInit+0xf4>)
 8005104:	2200      	movs	r2, #0
 8005106:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005108:	4b14      	ldr	r3, [pc, #80]	; (800515c <SystemInit+0xf4>)
 800510a:	4a18      	ldr	r2, [pc, #96]	; (800516c <SystemInit+0x104>)
 800510c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800510e:	4b13      	ldr	r3, [pc, #76]	; (800515c <SystemInit+0xf4>)
 8005110:	2200      	movs	r2, #0
 8005112:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005114:	4b11      	ldr	r3, [pc, #68]	; (800515c <SystemInit+0xf4>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a10      	ldr	r2, [pc, #64]	; (800515c <SystemInit+0xf4>)
 800511a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800511e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005120:	4b0e      	ldr	r3, [pc, #56]	; (800515c <SystemInit+0xf4>)
 8005122:	2200      	movs	r2, #0
 8005124:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005126:	4b12      	ldr	r3, [pc, #72]	; (8005170 <SystemInit+0x108>)
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	4b12      	ldr	r3, [pc, #72]	; (8005174 <SystemInit+0x10c>)
 800512c:	4013      	ands	r3, r2
 800512e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005132:	d202      	bcs.n	800513a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005134:	4b10      	ldr	r3, [pc, #64]	; (8005178 <SystemInit+0x110>)
 8005136:	2201      	movs	r2, #1
 8005138:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800513a:	4b10      	ldr	r3, [pc, #64]	; (800517c <SystemInit+0x114>)
 800513c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8005140:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005142:	4b04      	ldr	r3, [pc, #16]	; (8005154 <SystemInit+0xec>)
 8005144:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005148:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800514a:	bf00      	nop
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	e000ed00 	.word	0xe000ed00
 8005158:	52002000 	.word	0x52002000
 800515c:	58024400 	.word	0x58024400
 8005160:	eaf6ed7f 	.word	0xeaf6ed7f
 8005164:	02020200 	.word	0x02020200
 8005168:	01ff0000 	.word	0x01ff0000
 800516c:	01010280 	.word	0x01010280
 8005170:	5c001000 	.word	0x5c001000
 8005174:	ffff0000 	.word	0xffff0000
 8005178:	51008108 	.word	0x51008108
 800517c:	52004000 	.word	0x52004000

08005180 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b086      	sub	sp, #24
 8005184:	af02      	add	r7, sp, #8
 8005186:	4603      	mov	r3, r0
 8005188:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800518a:	f107 020f 	add.w	r2, r7, #15
 800518e:	1df9      	adds	r1, r7, #7
 8005190:	2364      	movs	r3, #100	; 0x64
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	2301      	movs	r3, #1
 8005196:	4804      	ldr	r0, [pc, #16]	; (80051a8 <W25qxx_Spi+0x28>)
 8005198:	f009 f88c 	bl	800e2b4 <HAL_SPI_TransmitReceive>
	return ret;
 800519c:	7bfb      	ldrb	r3, [r7, #15]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	24000bdc 	.word	0x24000bdc

080051ac <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 80051b2:	2300      	movs	r3, #0
 80051b4:	60fb      	str	r3, [r7, #12]
 80051b6:	2300      	movs	r3, #0
 80051b8:	60bb      	str	r3, [r7, #8]
 80051ba:	2300      	movs	r3, #0
 80051bc:	607b      	str	r3, [r7, #4]
 80051be:	2300      	movs	r3, #0
 80051c0:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80051c2:	2200      	movs	r2, #0
 80051c4:	2140      	movs	r1, #64	; 0x40
 80051c6:	4813      	ldr	r0, [pc, #76]	; (8005214 <W25qxx_ReadID+0x68>)
 80051c8:	f003 fde8 	bl	8008d9c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 80051cc:	209f      	movs	r0, #159	; 0x9f
 80051ce:	f7ff ffd7 	bl	8005180 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80051d2:	20a5      	movs	r0, #165	; 0xa5
 80051d4:	f7ff ffd4 	bl	8005180 <W25qxx_Spi>
 80051d8:	4603      	mov	r3, r0
 80051da:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80051dc:	20a5      	movs	r0, #165	; 0xa5
 80051de:	f7ff ffcf 	bl	8005180 <W25qxx_Spi>
 80051e2:	4603      	mov	r3, r0
 80051e4:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80051e6:	20a5      	movs	r0, #165	; 0xa5
 80051e8:	f7ff ffca 	bl	8005180 <W25qxx_Spi>
 80051ec:	4603      	mov	r3, r0
 80051ee:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80051f0:	2201      	movs	r2, #1
 80051f2:	2140      	movs	r1, #64	; 0x40
 80051f4:	4807      	ldr	r0, [pc, #28]	; (8005214 <W25qxx_ReadID+0x68>)
 80051f6:	f003 fdd1 	bl	8008d9c <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	041a      	lsls	r2, r3, #16
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	021b      	lsls	r3, r3, #8
 8005202:	4313      	orrs	r3, r2
 8005204:	683a      	ldr	r2, [r7, #0]
 8005206:	4313      	orrs	r3, r2
 8005208:	60fb      	str	r3, [r7, #12]
	return Temp;
 800520a:	68fb      	ldr	r3, [r7, #12]
}
 800520c:	4618      	mov	r0, r3
 800520e:	3710      	adds	r7, #16
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	58020400 	.word	0x58020400

08005218 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8005218:	b590      	push	{r4, r7, lr}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800521e:	2200      	movs	r2, #0
 8005220:	2140      	movs	r1, #64	; 0x40
 8005222:	4816      	ldr	r0, [pc, #88]	; (800527c <W25qxx_ReadUniqID+0x64>)
 8005224:	f003 fdba 	bl	8008d9c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8005228:	204b      	movs	r0, #75	; 0x4b
 800522a:	f7ff ffa9 	bl	8005180 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800522e:	2300      	movs	r3, #0
 8005230:	71fb      	strb	r3, [r7, #7]
 8005232:	e005      	b.n	8005240 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8005234:	20a5      	movs	r0, #165	; 0xa5
 8005236:	f7ff ffa3 	bl	8005180 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800523a:	79fb      	ldrb	r3, [r7, #7]
 800523c:	3301      	adds	r3, #1
 800523e:	71fb      	strb	r3, [r7, #7]
 8005240:	79fb      	ldrb	r3, [r7, #7]
 8005242:	2b03      	cmp	r3, #3
 8005244:	d9f6      	bls.n	8005234 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8005246:	2300      	movs	r3, #0
 8005248:	71bb      	strb	r3, [r7, #6]
 800524a:	e00b      	b.n	8005264 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800524c:	79bc      	ldrb	r4, [r7, #6]
 800524e:	20a5      	movs	r0, #165	; 0xa5
 8005250:	f7ff ff96 	bl	8005180 <W25qxx_Spi>
 8005254:	4603      	mov	r3, r0
 8005256:	461a      	mov	r2, r3
 8005258:	4b09      	ldr	r3, [pc, #36]	; (8005280 <W25qxx_ReadUniqID+0x68>)
 800525a:	4423      	add	r3, r4
 800525c:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800525e:	79bb      	ldrb	r3, [r7, #6]
 8005260:	3301      	adds	r3, #1
 8005262:	71bb      	strb	r3, [r7, #6]
 8005264:	79bb      	ldrb	r3, [r7, #6]
 8005266:	2b07      	cmp	r3, #7
 8005268:	d9f0      	bls.n	800524c <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800526a:	2201      	movs	r2, #1
 800526c:	2140      	movs	r1, #64	; 0x40
 800526e:	4803      	ldr	r0, [pc, #12]	; (800527c <W25qxx_ReadUniqID+0x64>)
 8005270:	f003 fd94 	bl	8008d9c <HAL_GPIO_WritePin>
}
 8005274:	bf00      	nop
 8005276:	370c      	adds	r7, #12
 8005278:	46bd      	mov	sp, r7
 800527a:	bd90      	pop	{r4, r7, pc}
 800527c:	58020400 	.word	0x58020400
 8005280:	24000d74 	.word	0x24000d74

08005284 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005288:	2200      	movs	r2, #0
 800528a:	2140      	movs	r1, #64	; 0x40
 800528c:	4807      	ldr	r0, [pc, #28]	; (80052ac <W25qxx_WriteEnable+0x28>)
 800528e:	f003 fd85 	bl	8008d9c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8005292:	2006      	movs	r0, #6
 8005294:	f7ff ff74 	bl	8005180 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8005298:	2201      	movs	r2, #1
 800529a:	2140      	movs	r1, #64	; 0x40
 800529c:	4803      	ldr	r0, [pc, #12]	; (80052ac <W25qxx_WriteEnable+0x28>)
 800529e:	f003 fd7d 	bl	8008d9c <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80052a2:	2001      	movs	r0, #1
 80052a4:	f000 fc36 	bl	8005b14 <HAL_Delay>
}
 80052a8:	bf00      	nop
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	58020400 	.word	0x58020400

080052b0 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	4603      	mov	r3, r0
 80052b8:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 80052ba:	2300      	movs	r3, #0
 80052bc:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80052be:	2200      	movs	r2, #0
 80052c0:	2140      	movs	r1, #64	; 0x40
 80052c2:	481c      	ldr	r0, [pc, #112]	; (8005334 <W25qxx_ReadStatusRegister+0x84>)
 80052c4:	f003 fd6a 	bl	8008d9c <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 80052c8:	79fb      	ldrb	r3, [r7, #7]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d10c      	bne.n	80052e8 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 80052ce:	2005      	movs	r0, #5
 80052d0:	f7ff ff56 	bl	8005180 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80052d4:	20a5      	movs	r0, #165	; 0xa5
 80052d6:	f7ff ff53 	bl	8005180 <W25qxx_Spi>
 80052da:	4603      	mov	r3, r0
 80052dc:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80052de:	4a16      	ldr	r2, [pc, #88]	; (8005338 <W25qxx_ReadStatusRegister+0x88>)
 80052e0:	7bfb      	ldrb	r3, [r7, #15]
 80052e2:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80052e6:	e01b      	b.n	8005320 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80052e8:	79fb      	ldrb	r3, [r7, #7]
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d10c      	bne.n	8005308 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80052ee:	2035      	movs	r0, #53	; 0x35
 80052f0:	f7ff ff46 	bl	8005180 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80052f4:	20a5      	movs	r0, #165	; 0xa5
 80052f6:	f7ff ff43 	bl	8005180 <W25qxx_Spi>
 80052fa:	4603      	mov	r3, r0
 80052fc:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80052fe:	4a0e      	ldr	r2, [pc, #56]	; (8005338 <W25qxx_ReadStatusRegister+0x88>)
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8005306:	e00b      	b.n	8005320 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8005308:	2015      	movs	r0, #21
 800530a:	f7ff ff39 	bl	8005180 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800530e:	20a5      	movs	r0, #165	; 0xa5
 8005310:	f7ff ff36 	bl	8005180 <W25qxx_Spi>
 8005314:	4603      	mov	r3, r0
 8005316:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8005318:	4a07      	ldr	r2, [pc, #28]	; (8005338 <W25qxx_ReadStatusRegister+0x88>)
 800531a:	7bfb      	ldrb	r3, [r7, #15]
 800531c:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8005320:	2201      	movs	r2, #1
 8005322:	2140      	movs	r1, #64	; 0x40
 8005324:	4803      	ldr	r0, [pc, #12]	; (8005334 <W25qxx_ReadStatusRegister+0x84>)
 8005326:	f003 fd39 	bl	8008d9c <HAL_GPIO_WritePin>
	return status;
 800532a:	7bfb      	ldrb	r3, [r7, #15]
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	58020400 	.word	0x58020400
 8005338:	24000d74 	.word	0x24000d74

0800533c <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8005340:	2001      	movs	r0, #1
 8005342:	f000 fbe7 	bl	8005b14 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005346:	2200      	movs	r2, #0
 8005348:	2140      	movs	r1, #64	; 0x40
 800534a:	480f      	ldr	r0, [pc, #60]	; (8005388 <W25qxx_WaitForWriteEnd+0x4c>)
 800534c:	f003 fd26 	bl	8008d9c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8005350:	2005      	movs	r0, #5
 8005352:	f7ff ff15 	bl	8005180 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8005356:	20a5      	movs	r0, #165	; 0xa5
 8005358:	f7ff ff12 	bl	8005180 <W25qxx_Spi>
 800535c:	4603      	mov	r3, r0
 800535e:	461a      	mov	r2, r3
 8005360:	4b0a      	ldr	r3, [pc, #40]	; (800538c <W25qxx_WaitForWriteEnd+0x50>)
 8005362:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8005366:	2001      	movs	r0, #1
 8005368:	f000 fbd4 	bl	8005b14 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 800536c:	4b07      	ldr	r3, [pc, #28]	; (800538c <W25qxx_WaitForWriteEnd+0x50>)
 800536e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1ed      	bne.n	8005356 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800537a:	2201      	movs	r2, #1
 800537c:	2140      	movs	r1, #64	; 0x40
 800537e:	4802      	ldr	r0, [pc, #8]	; (8005388 <W25qxx_WaitForWriteEnd+0x4c>)
 8005380:	f003 fd0c 	bl	8008d9c <HAL_GPIO_WritePin>
}
 8005384:	bf00      	nop
 8005386:	bd80      	pop	{r7, pc}
 8005388:	58020400 	.word	0x58020400
 800538c:	24000d74 	.word	0x24000d74

08005390 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8005396:	4b65      	ldr	r3, [pc, #404]	; (800552c <W25qxx_Init+0x19c>)
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800539e:	e002      	b.n	80053a6 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 80053a0:	2001      	movs	r0, #1
 80053a2:	f000 fbb7 	bl	8005b14 <HAL_Delay>
	while (HAL_GetTick() < 100)
 80053a6:	f000 fba9 	bl	8005afc <HAL_GetTick>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b63      	cmp	r3, #99	; 0x63
 80053ae:	d9f7      	bls.n	80053a0 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80053b0:	2201      	movs	r2, #1
 80053b2:	2140      	movs	r1, #64	; 0x40
 80053b4:	485e      	ldr	r0, [pc, #376]	; (8005530 <W25qxx_Init+0x1a0>)
 80053b6:	f003 fcf1 	bl	8008d9c <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 80053ba:	2064      	movs	r0, #100	; 0x64
 80053bc:	f000 fbaa 	bl	8005b14 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 80053c0:	f7ff fef4 	bl	80051ac <W25qxx_ReadID>
 80053c4:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	3b11      	subs	r3, #17
 80053cc:	2b0f      	cmp	r3, #15
 80053ce:	d86c      	bhi.n	80054aa <W25qxx_Init+0x11a>
 80053d0:	a201      	add	r2, pc, #4	; (adr r2, 80053d8 <W25qxx_Init+0x48>)
 80053d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d6:	bf00      	nop
 80053d8:	0800549d 	.word	0x0800549d
 80053dc:	0800548f 	.word	0x0800548f
 80053e0:	08005481 	.word	0x08005481
 80053e4:	08005473 	.word	0x08005473
 80053e8:	08005465 	.word	0x08005465
 80053ec:	08005457 	.word	0x08005457
 80053f0:	08005449 	.word	0x08005449
 80053f4:	08005439 	.word	0x08005439
 80053f8:	08005429 	.word	0x08005429
 80053fc:	080054ab 	.word	0x080054ab
 8005400:	080054ab 	.word	0x080054ab
 8005404:	080054ab 	.word	0x080054ab
 8005408:	080054ab 	.word	0x080054ab
 800540c:	080054ab 	.word	0x080054ab
 8005410:	080054ab 	.word	0x080054ab
 8005414:	08005419 	.word	0x08005419
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8005418:	4b44      	ldr	r3, [pc, #272]	; (800552c <W25qxx_Init+0x19c>)
 800541a:	220a      	movs	r2, #10
 800541c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 800541e:	4b43      	ldr	r3, [pc, #268]	; (800552c <W25qxx_Init+0x19c>)
 8005420:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005424:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 8005426:	e046      	b.n	80054b6 <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8005428:	4b40      	ldr	r3, [pc, #256]	; (800552c <W25qxx_Init+0x19c>)
 800542a:	2209      	movs	r2, #9
 800542c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 800542e:	4b3f      	ldr	r3, [pc, #252]	; (800552c <W25qxx_Init+0x19c>)
 8005430:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005434:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 8005436:	e03e      	b.n	80054b6 <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8005438:	4b3c      	ldr	r3, [pc, #240]	; (800552c <W25qxx_Init+0x19c>)
 800543a:	2208      	movs	r2, #8
 800543c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 800543e:	4b3b      	ldr	r3, [pc, #236]	; (800552c <W25qxx_Init+0x19c>)
 8005440:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005444:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 8005446:	e036      	b.n	80054b6 <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8005448:	4b38      	ldr	r3, [pc, #224]	; (800552c <W25qxx_Init+0x19c>)
 800544a:	2207      	movs	r2, #7
 800544c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 800544e:	4b37      	ldr	r3, [pc, #220]	; (800552c <W25qxx_Init+0x19c>)
 8005450:	2280      	movs	r2, #128	; 0x80
 8005452:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8005454:	e02f      	b.n	80054b6 <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8005456:	4b35      	ldr	r3, [pc, #212]	; (800552c <W25qxx_Init+0x19c>)
 8005458:	2206      	movs	r2, #6
 800545a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 800545c:	4b33      	ldr	r3, [pc, #204]	; (800552c <W25qxx_Init+0x19c>)
 800545e:	2240      	movs	r2, #64	; 0x40
 8005460:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8005462:	e028      	b.n	80054b6 <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8005464:	4b31      	ldr	r3, [pc, #196]	; (800552c <W25qxx_Init+0x19c>)
 8005466:	2205      	movs	r2, #5
 8005468:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800546a:	4b30      	ldr	r3, [pc, #192]	; (800552c <W25qxx_Init+0x19c>)
 800546c:	2220      	movs	r2, #32
 800546e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8005470:	e021      	b.n	80054b6 <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8005472:	4b2e      	ldr	r3, [pc, #184]	; (800552c <W25qxx_Init+0x19c>)
 8005474:	2204      	movs	r2, #4
 8005476:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8005478:	4b2c      	ldr	r3, [pc, #176]	; (800552c <W25qxx_Init+0x19c>)
 800547a:	2210      	movs	r2, #16
 800547c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 800547e:	e01a      	b.n	80054b6 <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8005480:	4b2a      	ldr	r3, [pc, #168]	; (800552c <W25qxx_Init+0x19c>)
 8005482:	2203      	movs	r2, #3
 8005484:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8005486:	4b29      	ldr	r3, [pc, #164]	; (800552c <W25qxx_Init+0x19c>)
 8005488:	2208      	movs	r2, #8
 800548a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 800548c:	e013      	b.n	80054b6 <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800548e:	4b27      	ldr	r3, [pc, #156]	; (800552c <W25qxx_Init+0x19c>)
 8005490:	2202      	movs	r2, #2
 8005492:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8005494:	4b25      	ldr	r3, [pc, #148]	; (800552c <W25qxx_Init+0x19c>)
 8005496:	2204      	movs	r2, #4
 8005498:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 800549a:	e00c      	b.n	80054b6 <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800549c:	4b23      	ldr	r3, [pc, #140]	; (800552c <W25qxx_Init+0x19c>)
 800549e:	2201      	movs	r2, #1
 80054a0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 80054a2:	4b22      	ldr	r3, [pc, #136]	; (800552c <W25qxx_Init+0x19c>)
 80054a4:	2202      	movs	r2, #2
 80054a6:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 80054a8:	e005      	b.n	80054b6 <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 80054aa:	4b20      	ldr	r3, [pc, #128]	; (800552c <W25qxx_Init+0x19c>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 80054b2:	2300      	movs	r3, #0
 80054b4:	e036      	b.n	8005524 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 80054b6:	4b1d      	ldr	r3, [pc, #116]	; (800552c <W25qxx_Init+0x19c>)
 80054b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054bc:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 80054be:	4b1b      	ldr	r3, [pc, #108]	; (800552c <W25qxx_Init+0x19c>)
 80054c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80054c4:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80054c6:	4b19      	ldr	r3, [pc, #100]	; (800552c <W25qxx_Init+0x19c>)
 80054c8:	69db      	ldr	r3, [r3, #28]
 80054ca:	011b      	lsls	r3, r3, #4
 80054cc:	4a17      	ldr	r2, [pc, #92]	; (800552c <W25qxx_Init+0x19c>)
 80054ce:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80054d0:	4b16      	ldr	r3, [pc, #88]	; (800552c <W25qxx_Init+0x19c>)
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	4a15      	ldr	r2, [pc, #84]	; (800552c <W25qxx_Init+0x19c>)
 80054d6:	6912      	ldr	r2, [r2, #16]
 80054d8:	fb02 f303 	mul.w	r3, r2, r3
 80054dc:	4a13      	ldr	r2, [pc, #76]	; (800552c <W25qxx_Init+0x19c>)
 80054de:	8952      	ldrh	r2, [r2, #10]
 80054e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80054e4:	4a11      	ldr	r2, [pc, #68]	; (800552c <W25qxx_Init+0x19c>)
 80054e6:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80054e8:	4b10      	ldr	r3, [pc, #64]	; (800552c <W25qxx_Init+0x19c>)
 80054ea:	691b      	ldr	r3, [r3, #16]
 80054ec:	011b      	lsls	r3, r3, #4
 80054ee:	4a0f      	ldr	r2, [pc, #60]	; (800552c <W25qxx_Init+0x19c>)
 80054f0:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80054f2:	4b0e      	ldr	r3, [pc, #56]	; (800552c <W25qxx_Init+0x19c>)
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	4a0d      	ldr	r2, [pc, #52]	; (800552c <W25qxx_Init+0x19c>)
 80054f8:	6912      	ldr	r2, [r2, #16]
 80054fa:	fb02 f303 	mul.w	r3, r2, r3
 80054fe:	0a9b      	lsrs	r3, r3, #10
 8005500:	4a0a      	ldr	r2, [pc, #40]	; (800552c <W25qxx_Init+0x19c>)
 8005502:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8005504:	f7ff fe88 	bl	8005218 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8005508:	2001      	movs	r0, #1
 800550a:	f7ff fed1 	bl	80052b0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 800550e:	2002      	movs	r0, #2
 8005510:	f7ff fece 	bl	80052b0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8005514:	2003      	movs	r0, #3
 8005516:	f7ff fecb 	bl	80052b0 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 800551a:	4b04      	ldr	r3, [pc, #16]	; (800552c <W25qxx_Init+0x19c>)
 800551c:	2200      	movs	r2, #0
 800551e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8005522:	2301      	movs	r3, #1
}
 8005524:	4618      	mov	r0, r3
 8005526:	3708      	adds	r7, #8
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	24000d74 	.word	0x24000d74
 8005530:	58020400 	.word	0x58020400

08005534 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 800553c:	e002      	b.n	8005544 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 800553e:	2001      	movs	r0, #1
 8005540:	f000 fae8 	bl	8005b14 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8005544:	4b25      	ldr	r3, [pc, #148]	; (80055dc <W25qxx_EraseSector+0xa8>)
 8005546:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800554a:	2b01      	cmp	r3, #1
 800554c:	d0f7      	beq.n	800553e <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 800554e:	4b23      	ldr	r3, [pc, #140]	; (80055dc <W25qxx_EraseSector+0xa8>)
 8005550:	2201      	movs	r2, #1
 8005552:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8005556:	f7ff fef1 	bl	800533c <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 800555a:	4b20      	ldr	r3, [pc, #128]	; (80055dc <W25qxx_EraseSector+0xa8>)
 800555c:	691a      	ldr	r2, [r3, #16]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	fb02 f303 	mul.w	r3, r2, r3
 8005564:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8005566:	f7ff fe8d 	bl	8005284 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800556a:	2200      	movs	r2, #0
 800556c:	2140      	movs	r1, #64	; 0x40
 800556e:	481c      	ldr	r0, [pc, #112]	; (80055e0 <W25qxx_EraseSector+0xac>)
 8005570:	f003 fc14 	bl	8008d9c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8005574:	4b19      	ldr	r3, [pc, #100]	; (80055dc <W25qxx_EraseSector+0xa8>)
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	2b08      	cmp	r3, #8
 800557a:	d909      	bls.n	8005590 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 800557c:	2021      	movs	r0, #33	; 0x21
 800557e:	f7ff fdff 	bl	8005180 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	0e1b      	lsrs	r3, r3, #24
 8005586:	b2db      	uxtb	r3, r3
 8005588:	4618      	mov	r0, r3
 800558a:	f7ff fdf9 	bl	8005180 <W25qxx_Spi>
 800558e:	e002      	b.n	8005596 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8005590:	2020      	movs	r0, #32
 8005592:	f7ff fdf5 	bl	8005180 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	0c1b      	lsrs	r3, r3, #16
 800559a:	b2db      	uxtb	r3, r3
 800559c:	4618      	mov	r0, r3
 800559e:	f7ff fdef 	bl	8005180 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	0a1b      	lsrs	r3, r3, #8
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	4618      	mov	r0, r3
 80055aa:	f7ff fde9 	bl	8005180 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7ff fde4 	bl	8005180 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80055b8:	2201      	movs	r2, #1
 80055ba:	2140      	movs	r1, #64	; 0x40
 80055bc:	4808      	ldr	r0, [pc, #32]	; (80055e0 <W25qxx_EraseSector+0xac>)
 80055be:	f003 fbed 	bl	8008d9c <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80055c2:	f7ff febb 	bl	800533c <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 80055c6:	2001      	movs	r0, #1
 80055c8:	f000 faa4 	bl	8005b14 <HAL_Delay>
	w25qxx.Lock = 0;
 80055cc:	4b03      	ldr	r3, [pc, #12]	; (80055dc <W25qxx_EraseSector+0xa8>)
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80055d4:	bf00      	nop
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	24000d74 	.word	0x24000d74
 80055e0:	58020400 	.word	0x58020400

080055e4 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80055ec:	4b07      	ldr	r3, [pc, #28]	; (800560c <W25qxx_SectorToPage+0x28>)
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	fb02 f303 	mul.w	r3, r2, r3
 80055f6:	4a05      	ldr	r2, [pc, #20]	; (800560c <W25qxx_SectorToPage+0x28>)
 80055f8:	8952      	ldrh	r2, [r2, #10]
 80055fa:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80055fe:	4618      	mov	r0, r3
 8005600:	370c      	adds	r7, #12
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	24000d74 	.word	0x24000d74

08005610 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]
 800561c:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800561e:	e002      	b.n	8005626 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8005620:	2001      	movs	r0, #1
 8005622:	f000 fa77 	bl	8005b14 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8005626:	4b39      	ldr	r3, [pc, #228]	; (800570c <W25qxx_WritePage+0xfc>)
 8005628:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800562c:	2b01      	cmp	r3, #1
 800562e:	d0f7      	beq.n	8005620 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8005630:	4b36      	ldr	r3, [pc, #216]	; (800570c <W25qxx_WritePage+0xfc>)
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4413      	add	r3, r2
 800563e:	4a33      	ldr	r2, [pc, #204]	; (800570c <W25qxx_WritePage+0xfc>)
 8005640:	8952      	ldrh	r2, [r2, #10]
 8005642:	4293      	cmp	r3, r2
 8005644:	d802      	bhi.n	800564c <W25qxx_WritePage+0x3c>
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d105      	bne.n	8005658 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800564c:	4b2f      	ldr	r3, [pc, #188]	; (800570c <W25qxx_WritePage+0xfc>)
 800564e:	895b      	ldrh	r3, [r3, #10]
 8005650:	461a      	mov	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	4413      	add	r3, r2
 800565e:	4a2b      	ldr	r2, [pc, #172]	; (800570c <W25qxx_WritePage+0xfc>)
 8005660:	8952      	ldrh	r2, [r2, #10]
 8005662:	4293      	cmp	r3, r2
 8005664:	d905      	bls.n	8005672 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8005666:	4b29      	ldr	r3, [pc, #164]	; (800570c <W25qxx_WritePage+0xfc>)
 8005668:	895b      	ldrh	r3, [r3, #10]
 800566a:	461a      	mov	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8005672:	f7ff fe63 	bl	800533c <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8005676:	f7ff fe05 	bl	8005284 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800567a:	2200      	movs	r2, #0
 800567c:	2140      	movs	r1, #64	; 0x40
 800567e:	4824      	ldr	r0, [pc, #144]	; (8005710 <W25qxx_WritePage+0x100>)
 8005680:	f003 fb8c 	bl	8008d9c <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8005684:	4b21      	ldr	r3, [pc, #132]	; (800570c <W25qxx_WritePage+0xfc>)
 8005686:	895b      	ldrh	r3, [r3, #10]
 8005688:	461a      	mov	r2, r3
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	fb03 f302 	mul.w	r3, r3, r2
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	4413      	add	r3, r2
 8005694:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8005696:	4b1d      	ldr	r3, [pc, #116]	; (800570c <W25qxx_WritePage+0xfc>)
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	2b08      	cmp	r3, #8
 800569c:	d909      	bls.n	80056b2 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 800569e:	2012      	movs	r0, #18
 80056a0:	f7ff fd6e 	bl	8005180 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	0e1b      	lsrs	r3, r3, #24
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	4618      	mov	r0, r3
 80056ac:	f7ff fd68 	bl	8005180 <W25qxx_Spi>
 80056b0:	e002      	b.n	80056b8 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 80056b2:	2002      	movs	r0, #2
 80056b4:	f7ff fd64 	bl	8005180 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	0c1b      	lsrs	r3, r3, #16
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	4618      	mov	r0, r3
 80056c0:	f7ff fd5e 	bl	8005180 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	0a1b      	lsrs	r3, r3, #8
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff fd58 	bl	8005180 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	4618      	mov	r0, r3
 80056d6:	f7ff fd53 	bl	8005180 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	b29a      	uxth	r2, r3
 80056de:	2364      	movs	r3, #100	; 0x64
 80056e0:	68f9      	ldr	r1, [r7, #12]
 80056e2:	480c      	ldr	r0, [pc, #48]	; (8005714 <W25qxx_WritePage+0x104>)
 80056e4:	f008 fa02 	bl	800daec <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80056e8:	2201      	movs	r2, #1
 80056ea:	2140      	movs	r1, #64	; 0x40
 80056ec:	4808      	ldr	r0, [pc, #32]	; (8005710 <W25qxx_WritePage+0x100>)
 80056ee:	f003 fb55 	bl	8008d9c <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80056f2:	f7ff fe23 	bl	800533c <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 80056f6:	2001      	movs	r0, #1
 80056f8:	f000 fa0c 	bl	8005b14 <HAL_Delay>
	w25qxx.Lock = 0;
 80056fc:	4b03      	ldr	r3, [pc, #12]	; (800570c <W25qxx_WritePage+0xfc>)
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8005704:	bf00      	nop
 8005706:	3710      	adds	r7, #16
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	24000d74 	.word	0x24000d74
 8005710:	58020400 	.word	0x58020400
 8005714:	24000bdc 	.word	0x24000bdc

08005718 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b088      	sub	sp, #32
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
 8005724:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8005726:	4b2c      	ldr	r3, [pc, #176]	; (80057d8 <W25qxx_WriteSector+0xc0>)
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	429a      	cmp	r2, r3
 800572e:	d802      	bhi.n	8005736 <W25qxx_WriteSector+0x1e>
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d102      	bne.n	800573c <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8005736:	4b28      	ldr	r3, [pc, #160]	; (80057d8 <W25qxx_WriteSector+0xc0>)
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 800573c:	4b26      	ldr	r3, [pc, #152]	; (80057d8 <W25qxx_WriteSector+0xc0>)
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	429a      	cmp	r2, r3
 8005744:	d243      	bcs.n	80057ce <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	441a      	add	r2, r3
 800574c:	4b22      	ldr	r3, [pc, #136]	; (80057d8 <W25qxx_WriteSector+0xc0>)
 800574e:	691b      	ldr	r3, [r3, #16]
 8005750:	429a      	cmp	r2, r3
 8005752:	d905      	bls.n	8005760 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8005754:	4b20      	ldr	r3, [pc, #128]	; (80057d8 <W25qxx_WriteSector+0xc0>)
 8005756:	691a      	ldr	r2, [r3, #16]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	1ad3      	subs	r3, r2, r3
 800575c:	61bb      	str	r3, [r7, #24]
 800575e:	e001      	b.n	8005764 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8005764:	68b8      	ldr	r0, [r7, #8]
 8005766:	f7ff ff3d 	bl	80055e4 <W25qxx_SectorToPage>
 800576a:	4602      	mov	r2, r0
 800576c:	4b1a      	ldr	r3, [pc, #104]	; (80057d8 <W25qxx_WriteSector+0xc0>)
 800576e:	895b      	ldrh	r3, [r3, #10]
 8005770:	4619      	mov	r1, r3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	fbb3 f3f1 	udiv	r3, r3, r1
 8005778:	4413      	add	r3, r2
 800577a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 800577c:	4b16      	ldr	r3, [pc, #88]	; (80057d8 <W25qxx_WriteSector+0xc0>)
 800577e:	895b      	ldrh	r3, [r3, #10]
 8005780:	461a      	mov	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	fbb3 f1f2 	udiv	r1, r3, r2
 8005788:	fb02 f201 	mul.w	r2, r2, r1
 800578c:	1a9b      	subs	r3, r3, r2
 800578e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	69f9      	ldr	r1, [r7, #28]
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f7ff ff3a 	bl	8005610 <W25qxx_WritePage>
		StartPage++;
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	3301      	adds	r3, #1
 80057a0:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 80057a2:	4b0d      	ldr	r3, [pc, #52]	; (80057d8 <W25qxx_WriteSector+0xc0>)
 80057a4:	895b      	ldrh	r3, [r3, #10]
 80057a6:	461a      	mov	r2, r3
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	1a9a      	subs	r2, r3, r2
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	4413      	add	r3, r2
 80057b0:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80057b2:	4b09      	ldr	r3, [pc, #36]	; (80057d8 <W25qxx_WriteSector+0xc0>)
 80057b4:	895b      	ldrh	r3, [r3, #10]
 80057b6:	461a      	mov	r2, r3
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	4413      	add	r3, r2
 80057c0:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 80057c2:	2300      	movs	r3, #0
 80057c4:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	dce1      	bgt.n	8005790 <W25qxx_WriteSector+0x78>
 80057cc:	e000      	b.n	80057d0 <W25qxx_WriteSector+0xb8>
		return;
 80057ce:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 80057d0:	3720      	adds	r7, #32
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	24000d74 	.word	0x24000d74

080057dc <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
 80057e8:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80057ea:	e002      	b.n	80057f2 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 80057ec:	2001      	movs	r0, #1
 80057ee:	f000 f991 	bl	8005b14 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80057f2:	4b36      	ldr	r3, [pc, #216]	; (80058cc <W25qxx_ReadPage+0xf0>)
 80057f4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d0f7      	beq.n	80057ec <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 80057fc:	4b33      	ldr	r3, [pc, #204]	; (80058cc <W25qxx_ReadPage+0xf0>)
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8005804:	4b31      	ldr	r3, [pc, #196]	; (80058cc <W25qxx_ReadPage+0xf0>)
 8005806:	895b      	ldrh	r3, [r3, #10]
 8005808:	461a      	mov	r2, r3
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	4293      	cmp	r3, r2
 800580e:	d802      	bhi.n	8005816 <W25qxx_ReadPage+0x3a>
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d102      	bne.n	800581c <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8005816:	4b2d      	ldr	r3, [pc, #180]	; (80058cc <W25qxx_ReadPage+0xf0>)
 8005818:	895b      	ldrh	r3, [r3, #10]
 800581a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	4413      	add	r3, r2
 8005822:	4a2a      	ldr	r2, [pc, #168]	; (80058cc <W25qxx_ReadPage+0xf0>)
 8005824:	8952      	ldrh	r2, [r2, #10]
 8005826:	4293      	cmp	r3, r2
 8005828:	d905      	bls.n	8005836 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800582a:	4b28      	ldr	r3, [pc, #160]	; (80058cc <W25qxx_ReadPage+0xf0>)
 800582c:	895b      	ldrh	r3, [r3, #10]
 800582e:	461a      	mov	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8005836:	4b25      	ldr	r3, [pc, #148]	; (80058cc <W25qxx_ReadPage+0xf0>)
 8005838:	895b      	ldrh	r3, [r3, #10]
 800583a:	461a      	mov	r2, r3
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	fb03 f302 	mul.w	r3, r3, r2
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	4413      	add	r3, r2
 8005846:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005848:	2200      	movs	r2, #0
 800584a:	2140      	movs	r1, #64	; 0x40
 800584c:	4820      	ldr	r0, [pc, #128]	; (80058d0 <W25qxx_ReadPage+0xf4>)
 800584e:	f003 faa5 	bl	8008d9c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8005852:	4b1e      	ldr	r3, [pc, #120]	; (80058cc <W25qxx_ReadPage+0xf0>)
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	2b08      	cmp	r3, #8
 8005858:	d909      	bls.n	800586e <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 800585a:	200c      	movs	r0, #12
 800585c:	f7ff fc90 	bl	8005180 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	0e1b      	lsrs	r3, r3, #24
 8005864:	b2db      	uxtb	r3, r3
 8005866:	4618      	mov	r0, r3
 8005868:	f7ff fc8a 	bl	8005180 <W25qxx_Spi>
 800586c:	e002      	b.n	8005874 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 800586e:	200b      	movs	r0, #11
 8005870:	f7ff fc86 	bl	8005180 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	0c1b      	lsrs	r3, r3, #16
 8005878:	b2db      	uxtb	r3, r3
 800587a:	4618      	mov	r0, r3
 800587c:	f7ff fc80 	bl	8005180 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	0a1b      	lsrs	r3, r3, #8
 8005884:	b2db      	uxtb	r3, r3
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff fc7a 	bl	8005180 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	b2db      	uxtb	r3, r3
 8005890:	4618      	mov	r0, r3
 8005892:	f7ff fc75 	bl	8005180 <W25qxx_Spi>
	W25qxx_Spi(0);
 8005896:	2000      	movs	r0, #0
 8005898:	f7ff fc72 	bl	8005180 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	b29a      	uxth	r2, r3
 80058a0:	2364      	movs	r3, #100	; 0x64
 80058a2:	68f9      	ldr	r1, [r7, #12]
 80058a4:	480b      	ldr	r0, [pc, #44]	; (80058d4 <W25qxx_ReadPage+0xf8>)
 80058a6:	f008 fb13 	bl	800ded0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80058aa:	2201      	movs	r2, #1
 80058ac:	2140      	movs	r1, #64	; 0x40
 80058ae:	4808      	ldr	r0, [pc, #32]	; (80058d0 <W25qxx_ReadPage+0xf4>)
 80058b0:	f003 fa74 	bl	8008d9c <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 80058b4:	2001      	movs	r0, #1
 80058b6:	f000 f92d 	bl	8005b14 <HAL_Delay>
	w25qxx.Lock = 0;
 80058ba:	4b04      	ldr	r3, [pc, #16]	; (80058cc <W25qxx_ReadPage+0xf0>)
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80058c2:	bf00      	nop
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	24000d74 	.word	0x24000d74
 80058d0:	58020400 	.word	0x58020400
 80058d4:	24000bdc 	.word	0x24000bdc

080058d8 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b088      	sub	sp, #32
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]
 80058e4:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 80058e6:	4b2c      	ldr	r3, [pc, #176]	; (8005998 <W25qxx_ReadSector+0xc0>)
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	683a      	ldr	r2, [r7, #0]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d802      	bhi.n	80058f6 <W25qxx_ReadSector+0x1e>
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d102      	bne.n	80058fc <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80058f6:	4b28      	ldr	r3, [pc, #160]	; (8005998 <W25qxx_ReadSector+0xc0>)
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80058fc:	4b26      	ldr	r3, [pc, #152]	; (8005998 <W25qxx_ReadSector+0xc0>)
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	429a      	cmp	r2, r3
 8005904:	d243      	bcs.n	800598e <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	441a      	add	r2, r3
 800590c:	4b22      	ldr	r3, [pc, #136]	; (8005998 <W25qxx_ReadSector+0xc0>)
 800590e:	691b      	ldr	r3, [r3, #16]
 8005910:	429a      	cmp	r2, r3
 8005912:	d905      	bls.n	8005920 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8005914:	4b20      	ldr	r3, [pc, #128]	; (8005998 <W25qxx_ReadSector+0xc0>)
 8005916:	691a      	ldr	r2, [r3, #16]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	61bb      	str	r3, [r7, #24]
 800591e:	e001      	b.n	8005924 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8005924:	68b8      	ldr	r0, [r7, #8]
 8005926:	f7ff fe5d 	bl	80055e4 <W25qxx_SectorToPage>
 800592a:	4602      	mov	r2, r0
 800592c:	4b1a      	ldr	r3, [pc, #104]	; (8005998 <W25qxx_ReadSector+0xc0>)
 800592e:	895b      	ldrh	r3, [r3, #10]
 8005930:	4619      	mov	r1, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	fbb3 f3f1 	udiv	r3, r3, r1
 8005938:	4413      	add	r3, r2
 800593a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 800593c:	4b16      	ldr	r3, [pc, #88]	; (8005998 <W25qxx_ReadSector+0xc0>)
 800593e:	895b      	ldrh	r3, [r3, #10]
 8005940:	461a      	mov	r2, r3
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	fbb3 f1f2 	udiv	r1, r3, r2
 8005948:	fb02 f201 	mul.w	r2, r2, r1
 800594c:	1a9b      	subs	r3, r3, r2
 800594e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	69f9      	ldr	r1, [r7, #28]
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f7ff ff40 	bl	80057dc <W25qxx_ReadPage>
		StartPage++;
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	3301      	adds	r3, #1
 8005960:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8005962:	4b0d      	ldr	r3, [pc, #52]	; (8005998 <W25qxx_ReadSector+0xc0>)
 8005964:	895b      	ldrh	r3, [r3, #10]
 8005966:	461a      	mov	r2, r3
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	1a9a      	subs	r2, r3, r2
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	4413      	add	r3, r2
 8005970:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8005972:	4b09      	ldr	r3, [pc, #36]	; (8005998 <W25qxx_ReadSector+0xc0>)
 8005974:	895b      	ldrh	r3, [r3, #10]
 8005976:	461a      	mov	r2, r3
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	68fa      	ldr	r2, [r7, #12]
 800597e:	4413      	add	r3, r2
 8005980:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8005982:	2300      	movs	r3, #0
 8005984:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	2b00      	cmp	r3, #0
 800598a:	dce1      	bgt.n	8005950 <W25qxx_ReadSector+0x78>
 800598c:	e000      	b.n	8005990 <W25qxx_ReadSector+0xb8>
		return;
 800598e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8005990:	3720      	adds	r7, #32
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	24000d74 	.word	0x24000d74

0800599c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800599c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80059d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80059a0:	f7ff fb62 	bl	8005068 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80059a4:	480c      	ldr	r0, [pc, #48]	; (80059d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80059a6:	490d      	ldr	r1, [pc, #52]	; (80059dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80059a8:	4a0d      	ldr	r2, [pc, #52]	; (80059e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80059aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80059ac:	e002      	b.n	80059b4 <LoopCopyDataInit>

080059ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80059ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80059b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80059b2:	3304      	adds	r3, #4

080059b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80059b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80059b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80059b8:	d3f9      	bcc.n	80059ae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80059ba:	4a0a      	ldr	r2, [pc, #40]	; (80059e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80059bc:	4c0a      	ldr	r4, [pc, #40]	; (80059e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80059be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80059c0:	e001      	b.n	80059c6 <LoopFillZerobss>

080059c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80059c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059c4:	3204      	adds	r2, #4

080059c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80059c8:	d3fb      	bcc.n	80059c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80059ca:	f00c f8a1 	bl	8011b10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059ce:	f7fd fb6b 	bl	80030a8 <main>
  bx  lr
 80059d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80059d4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80059d8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80059dc:	240001f8 	.word	0x240001f8
  ldr r2, =_sidata
 80059e0:	080153e0 	.word	0x080153e0
  ldr r2, =_sbss
 80059e4:	240001f8 	.word	0x240001f8
  ldr r4, =_ebss
 80059e8:	24000db0 	.word	0x24000db0

080059ec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059ec:	e7fe      	b.n	80059ec <ADC3_IRQHandler>
	...

080059f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059f6:	2003      	movs	r0, #3
 80059f8:	f000 f98c 	bl	8005d14 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80059fc:	f006 fa3c 	bl	800be78 <HAL_RCC_GetSysClockFreq>
 8005a00:	4602      	mov	r2, r0
 8005a02:	4b15      	ldr	r3, [pc, #84]	; (8005a58 <HAL_Init+0x68>)
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	0a1b      	lsrs	r3, r3, #8
 8005a08:	f003 030f 	and.w	r3, r3, #15
 8005a0c:	4913      	ldr	r1, [pc, #76]	; (8005a5c <HAL_Init+0x6c>)
 8005a0e:	5ccb      	ldrb	r3, [r1, r3]
 8005a10:	f003 031f 	and.w	r3, r3, #31
 8005a14:	fa22 f303 	lsr.w	r3, r2, r3
 8005a18:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005a1a:	4b0f      	ldr	r3, [pc, #60]	; (8005a58 <HAL_Init+0x68>)
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	f003 030f 	and.w	r3, r3, #15
 8005a22:	4a0e      	ldr	r2, [pc, #56]	; (8005a5c <HAL_Init+0x6c>)
 8005a24:	5cd3      	ldrb	r3, [r2, r3]
 8005a26:	f003 031f 	and.w	r3, r3, #31
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a30:	4a0b      	ldr	r2, [pc, #44]	; (8005a60 <HAL_Init+0x70>)
 8005a32:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005a34:	4a0b      	ldr	r2, [pc, #44]	; (8005a64 <HAL_Init+0x74>)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005a3a:	200f      	movs	r0, #15
 8005a3c:	f000 f814 	bl	8005a68 <HAL_InitTick>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d001      	beq.n	8005a4a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e002      	b.n	8005a50 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005a4a:	f7fe fcf3 	bl	8004434 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3708      	adds	r7, #8
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	58024400 	.word	0x58024400
 8005a5c:	08014f04 	.word	0x08014f04
 8005a60:	24000018 	.word	0x24000018
 8005a64:	24000014 	.word	0x24000014

08005a68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b082      	sub	sp, #8
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005a70:	4b15      	ldr	r3, [pc, #84]	; (8005ac8 <HAL_InitTick+0x60>)
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d101      	bne.n	8005a7c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e021      	b.n	8005ac0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005a7c:	4b13      	ldr	r3, [pc, #76]	; (8005acc <HAL_InitTick+0x64>)
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	4b11      	ldr	r3, [pc, #68]	; (8005ac8 <HAL_InitTick+0x60>)
 8005a82:	781b      	ldrb	r3, [r3, #0]
 8005a84:	4619      	mov	r1, r3
 8005a86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a92:	4618      	mov	r0, r3
 8005a94:	f000 f971 	bl	8005d7a <HAL_SYSTICK_Config>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e00e      	b.n	8005ac0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2b0f      	cmp	r3, #15
 8005aa6:	d80a      	bhi.n	8005abe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	6879      	ldr	r1, [r7, #4]
 8005aac:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab0:	f000 f93b 	bl	8005d2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005ab4:	4a06      	ldr	r2, [pc, #24]	; (8005ad0 <HAL_InitTick+0x68>)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005aba:	2300      	movs	r3, #0
 8005abc:	e000      	b.n	8005ac0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	24000020 	.word	0x24000020
 8005acc:	24000014 	.word	0x24000014
 8005ad0:	2400001c 	.word	0x2400001c

08005ad4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005ad8:	4b06      	ldr	r3, [pc, #24]	; (8005af4 <HAL_IncTick+0x20>)
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	461a      	mov	r2, r3
 8005ade:	4b06      	ldr	r3, [pc, #24]	; (8005af8 <HAL_IncTick+0x24>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	4a04      	ldr	r2, [pc, #16]	; (8005af8 <HAL_IncTick+0x24>)
 8005ae6:	6013      	str	r3, [r2, #0]
}
 8005ae8:	bf00      	nop
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	24000020 	.word	0x24000020
 8005af8:	24000d9c 	.word	0x24000d9c

08005afc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005afc:	b480      	push	{r7}
 8005afe:	af00      	add	r7, sp, #0
  return uwTick;
 8005b00:	4b03      	ldr	r3, [pc, #12]	; (8005b10 <HAL_GetTick+0x14>)
 8005b02:	681b      	ldr	r3, [r3, #0]
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	24000d9c 	.word	0x24000d9c

08005b14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005b1c:	f7ff ffee 	bl	8005afc <HAL_GetTick>
 8005b20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b2c:	d005      	beq.n	8005b3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b2e:	4b0a      	ldr	r3, [pc, #40]	; (8005b58 <HAL_Delay+0x44>)
 8005b30:	781b      	ldrb	r3, [r3, #0]
 8005b32:	461a      	mov	r2, r3
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	4413      	add	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005b3a:	bf00      	nop
 8005b3c:	f7ff ffde 	bl	8005afc <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d8f7      	bhi.n	8005b3c <HAL_Delay+0x28>
  {
  }
}
 8005b4c:	bf00      	nop
 8005b4e:	bf00      	nop
 8005b50:	3710      	adds	r7, #16
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	24000020 	.word	0x24000020

08005b5c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005b60:	4b03      	ldr	r3, [pc, #12]	; (8005b70 <HAL_GetREVID+0x14>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	0c1b      	lsrs	r3, r3, #16
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr
 8005b70:	5c001000 	.word	0x5c001000

08005b74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f003 0307 	and.w	r3, r3, #7
 8005b82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b84:	4b0b      	ldr	r3, [pc, #44]	; (8005bb4 <__NVIC_SetPriorityGrouping+0x40>)
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005b90:	4013      	ands	r3, r2
 8005b92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005b9c:	4b06      	ldr	r3, [pc, #24]	; (8005bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ba2:	4a04      	ldr	r2, [pc, #16]	; (8005bb4 <__NVIC_SetPriorityGrouping+0x40>)
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	60d3      	str	r3, [r2, #12]
}
 8005ba8:	bf00      	nop
 8005baa:	3714      	adds	r7, #20
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr
 8005bb4:	e000ed00 	.word	0xe000ed00
 8005bb8:	05fa0000 	.word	0x05fa0000

08005bbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005bc0:	4b04      	ldr	r3, [pc, #16]	; (8005bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	0a1b      	lsrs	r3, r3, #8
 8005bc6:	f003 0307 	and.w	r3, r3, #7
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr
 8005bd4:	e000ed00 	.word	0xe000ed00

08005bd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	4603      	mov	r3, r0
 8005be0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005be2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	db0b      	blt.n	8005c02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bea:	88fb      	ldrh	r3, [r7, #6]
 8005bec:	f003 021f 	and.w	r2, r3, #31
 8005bf0:	4907      	ldr	r1, [pc, #28]	; (8005c10 <__NVIC_EnableIRQ+0x38>)
 8005bf2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bf6:	095b      	lsrs	r3, r3, #5
 8005bf8:	2001      	movs	r0, #1
 8005bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8005bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005c02:	bf00      	nop
 8005c04:	370c      	adds	r7, #12
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
 8005c0e:	bf00      	nop
 8005c10:	e000e100 	.word	0xe000e100

08005c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	6039      	str	r1, [r7, #0]
 8005c1e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005c20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	db0a      	blt.n	8005c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	b2da      	uxtb	r2, r3
 8005c2c:	490c      	ldr	r1, [pc, #48]	; (8005c60 <__NVIC_SetPriority+0x4c>)
 8005c2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c32:	0112      	lsls	r2, r2, #4
 8005c34:	b2d2      	uxtb	r2, r2
 8005c36:	440b      	add	r3, r1
 8005c38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c3c:	e00a      	b.n	8005c54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	4908      	ldr	r1, [pc, #32]	; (8005c64 <__NVIC_SetPriority+0x50>)
 8005c44:	88fb      	ldrh	r3, [r7, #6]
 8005c46:	f003 030f 	and.w	r3, r3, #15
 8005c4a:	3b04      	subs	r3, #4
 8005c4c:	0112      	lsls	r2, r2, #4
 8005c4e:	b2d2      	uxtb	r2, r2
 8005c50:	440b      	add	r3, r1
 8005c52:	761a      	strb	r2, [r3, #24]
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr
 8005c60:	e000e100 	.word	0xe000e100
 8005c64:	e000ed00 	.word	0xe000ed00

08005c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b089      	sub	sp, #36	; 0x24
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f003 0307 	and.w	r3, r3, #7
 8005c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	f1c3 0307 	rsb	r3, r3, #7
 8005c82:	2b04      	cmp	r3, #4
 8005c84:	bf28      	it	cs
 8005c86:	2304      	movcs	r3, #4
 8005c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	3304      	adds	r3, #4
 8005c8e:	2b06      	cmp	r3, #6
 8005c90:	d902      	bls.n	8005c98 <NVIC_EncodePriority+0x30>
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	3b03      	subs	r3, #3
 8005c96:	e000      	b.n	8005c9a <NVIC_EncodePriority+0x32>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca6:	43da      	mvns	r2, r3
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	401a      	ands	r2, r3
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8005cba:	43d9      	mvns	r1, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cc0:	4313      	orrs	r3, r2
         );
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3724      	adds	r7, #36	; 0x24
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
	...

08005cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ce0:	d301      	bcc.n	8005ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e00f      	b.n	8005d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ce6:	4a0a      	ldr	r2, [pc, #40]	; (8005d10 <SysTick_Config+0x40>)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	3b01      	subs	r3, #1
 8005cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005cee:	210f      	movs	r1, #15
 8005cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cf4:	f7ff ff8e 	bl	8005c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005cf8:	4b05      	ldr	r3, [pc, #20]	; (8005d10 <SysTick_Config+0x40>)
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005cfe:	4b04      	ldr	r3, [pc, #16]	; (8005d10 <SysTick_Config+0x40>)
 8005d00:	2207      	movs	r2, #7
 8005d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3708      	adds	r7, #8
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	e000e010 	.word	0xe000e010

08005d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f7ff ff29 	bl	8005b74 <__NVIC_SetPriorityGrouping>
}
 8005d22:	bf00      	nop
 8005d24:	3708      	adds	r7, #8
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b086      	sub	sp, #24
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	4603      	mov	r3, r0
 8005d32:	60b9      	str	r1, [r7, #8]
 8005d34:	607a      	str	r2, [r7, #4]
 8005d36:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005d38:	f7ff ff40 	bl	8005bbc <__NVIC_GetPriorityGrouping>
 8005d3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	68b9      	ldr	r1, [r7, #8]
 8005d42:	6978      	ldr	r0, [r7, #20]
 8005d44:	f7ff ff90 	bl	8005c68 <NVIC_EncodePriority>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005d4e:	4611      	mov	r1, r2
 8005d50:	4618      	mov	r0, r3
 8005d52:	f7ff ff5f 	bl	8005c14 <__NVIC_SetPriority>
}
 8005d56:	bf00      	nop
 8005d58:	3718      	adds	r7, #24
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b082      	sub	sp, #8
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	4603      	mov	r3, r0
 8005d66:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f7ff ff33 	bl	8005bd8 <__NVIC_EnableIRQ>
}
 8005d72:	bf00      	nop
 8005d74:	3708      	adds	r7, #8
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d7a:	b580      	push	{r7, lr}
 8005d7c:	b082      	sub	sp, #8
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7ff ffa4 	bl	8005cd0 <SysTick_Config>
 8005d88:	4603      	mov	r3, r0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3708      	adds	r7, #8
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
	...

08005d94 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b086      	sub	sp, #24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005d9c:	f7ff feae 	bl	8005afc <HAL_GetTick>
 8005da0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e316      	b.n	80063da <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a66      	ldr	r2, [pc, #408]	; (8005f4c <HAL_DMA_Init+0x1b8>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d04a      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a65      	ldr	r2, [pc, #404]	; (8005f50 <HAL_DMA_Init+0x1bc>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d045      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a63      	ldr	r2, [pc, #396]	; (8005f54 <HAL_DMA_Init+0x1c0>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d040      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a62      	ldr	r2, [pc, #392]	; (8005f58 <HAL_DMA_Init+0x1c4>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d03b      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a60      	ldr	r2, [pc, #384]	; (8005f5c <HAL_DMA_Init+0x1c8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d036      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a5f      	ldr	r2, [pc, #380]	; (8005f60 <HAL_DMA_Init+0x1cc>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d031      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a5d      	ldr	r2, [pc, #372]	; (8005f64 <HAL_DMA_Init+0x1d0>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d02c      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a5c      	ldr	r2, [pc, #368]	; (8005f68 <HAL_DMA_Init+0x1d4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d027      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a5a      	ldr	r2, [pc, #360]	; (8005f6c <HAL_DMA_Init+0x1d8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d022      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a59      	ldr	r2, [pc, #356]	; (8005f70 <HAL_DMA_Init+0x1dc>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d01d      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a57      	ldr	r2, [pc, #348]	; (8005f74 <HAL_DMA_Init+0x1e0>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d018      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a56      	ldr	r2, [pc, #344]	; (8005f78 <HAL_DMA_Init+0x1e4>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d013      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a54      	ldr	r2, [pc, #336]	; (8005f7c <HAL_DMA_Init+0x1e8>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d00e      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a53      	ldr	r2, [pc, #332]	; (8005f80 <HAL_DMA_Init+0x1ec>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d009      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a51      	ldr	r2, [pc, #324]	; (8005f84 <HAL_DMA_Init+0x1f0>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d004      	beq.n	8005e4c <HAL_DMA_Init+0xb8>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a50      	ldr	r2, [pc, #320]	; (8005f88 <HAL_DMA_Init+0x1f4>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d101      	bne.n	8005e50 <HAL_DMA_Init+0xbc>
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e000      	b.n	8005e52 <HAL_DMA_Init+0xbe>
 8005e50:	2300      	movs	r3, #0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 813b 	beq.w	80060ce <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2202      	movs	r2, #2
 8005e64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a37      	ldr	r2, [pc, #220]	; (8005f4c <HAL_DMA_Init+0x1b8>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d04a      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a36      	ldr	r2, [pc, #216]	; (8005f50 <HAL_DMA_Init+0x1bc>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d045      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a34      	ldr	r2, [pc, #208]	; (8005f54 <HAL_DMA_Init+0x1c0>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d040      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a33      	ldr	r2, [pc, #204]	; (8005f58 <HAL_DMA_Init+0x1c4>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d03b      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a31      	ldr	r2, [pc, #196]	; (8005f5c <HAL_DMA_Init+0x1c8>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d036      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a30      	ldr	r2, [pc, #192]	; (8005f60 <HAL_DMA_Init+0x1cc>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d031      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a2e      	ldr	r2, [pc, #184]	; (8005f64 <HAL_DMA_Init+0x1d0>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d02c      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a2d      	ldr	r2, [pc, #180]	; (8005f68 <HAL_DMA_Init+0x1d4>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d027      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a2b      	ldr	r2, [pc, #172]	; (8005f6c <HAL_DMA_Init+0x1d8>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d022      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a2a      	ldr	r2, [pc, #168]	; (8005f70 <HAL_DMA_Init+0x1dc>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d01d      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a28      	ldr	r2, [pc, #160]	; (8005f74 <HAL_DMA_Init+0x1e0>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d018      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a27      	ldr	r2, [pc, #156]	; (8005f78 <HAL_DMA_Init+0x1e4>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d013      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a25      	ldr	r2, [pc, #148]	; (8005f7c <HAL_DMA_Init+0x1e8>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d00e      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a24      	ldr	r2, [pc, #144]	; (8005f80 <HAL_DMA_Init+0x1ec>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d009      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a22      	ldr	r2, [pc, #136]	; (8005f84 <HAL_DMA_Init+0x1f0>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d004      	beq.n	8005f08 <HAL_DMA_Init+0x174>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a21      	ldr	r2, [pc, #132]	; (8005f88 <HAL_DMA_Init+0x1f4>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d108      	bne.n	8005f1a <HAL_DMA_Init+0x186>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f022 0201 	bic.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]
 8005f18:	e007      	b.n	8005f2a <HAL_DMA_Init+0x196>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0201 	bic.w	r2, r2, #1
 8005f28:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005f2a:	e02f      	b.n	8005f8c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f2c:	f7ff fde6 	bl	8005afc <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b05      	cmp	r3, #5
 8005f38:	d928      	bls.n	8005f8c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2220      	movs	r2, #32
 8005f3e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2203      	movs	r2, #3
 8005f44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e246      	b.n	80063da <HAL_DMA_Init+0x646>
 8005f4c:	40020010 	.word	0x40020010
 8005f50:	40020028 	.word	0x40020028
 8005f54:	40020040 	.word	0x40020040
 8005f58:	40020058 	.word	0x40020058
 8005f5c:	40020070 	.word	0x40020070
 8005f60:	40020088 	.word	0x40020088
 8005f64:	400200a0 	.word	0x400200a0
 8005f68:	400200b8 	.word	0x400200b8
 8005f6c:	40020410 	.word	0x40020410
 8005f70:	40020428 	.word	0x40020428
 8005f74:	40020440 	.word	0x40020440
 8005f78:	40020458 	.word	0x40020458
 8005f7c:	40020470 	.word	0x40020470
 8005f80:	40020488 	.word	0x40020488
 8005f84:	400204a0 	.word	0x400204a0
 8005f88:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d1c8      	bne.n	8005f2c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	4b83      	ldr	r3, [pc, #524]	; (80061b4 <HAL_DMA_Init+0x420>)
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005fb2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fbe:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fca:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a1b      	ldr	r3, [r3, #32]
 8005fd0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005fd2:	697a      	ldr	r2, [r7, #20]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fdc:	2b04      	cmp	r3, #4
 8005fde:	d107      	bne.n	8005ff0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005ff0:	4b71      	ldr	r3, [pc, #452]	; (80061b8 <HAL_DMA_Init+0x424>)
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	4b71      	ldr	r3, [pc, #452]	; (80061bc <HAL_DMA_Init+0x428>)
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ffc:	d328      	bcc.n	8006050 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	2b28      	cmp	r3, #40	; 0x28
 8006004:	d903      	bls.n	800600e <HAL_DMA_Init+0x27a>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	2b2e      	cmp	r3, #46	; 0x2e
 800600c:	d917      	bls.n	800603e <HAL_DMA_Init+0x2aa>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	2b3e      	cmp	r3, #62	; 0x3e
 8006014:	d903      	bls.n	800601e <HAL_DMA_Init+0x28a>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	2b42      	cmp	r3, #66	; 0x42
 800601c:	d90f      	bls.n	800603e <HAL_DMA_Init+0x2aa>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2b46      	cmp	r3, #70	; 0x46
 8006024:	d903      	bls.n	800602e <HAL_DMA_Init+0x29a>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	2b48      	cmp	r3, #72	; 0x48
 800602c:	d907      	bls.n	800603e <HAL_DMA_Init+0x2aa>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	2b4e      	cmp	r3, #78	; 0x4e
 8006034:	d905      	bls.n	8006042 <HAL_DMA_Init+0x2ae>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2b52      	cmp	r3, #82	; 0x52
 800603c:	d801      	bhi.n	8006042 <HAL_DMA_Init+0x2ae>
 800603e:	2301      	movs	r3, #1
 8006040:	e000      	b.n	8006044 <HAL_DMA_Init+0x2b0>
 8006042:	2300      	movs	r3, #0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d003      	beq.n	8006050 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800604e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	697a      	ldr	r2, [r7, #20]
 8006056:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f023 0307 	bic.w	r3, r3, #7
 8006066:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	4313      	orrs	r3, r2
 8006070:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006076:	2b04      	cmp	r3, #4
 8006078:	d117      	bne.n	80060aa <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	4313      	orrs	r3, r2
 8006082:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00e      	beq.n	80060aa <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f002 fb4b 	bl	8008728 <DMA_CheckFifoParam>
 8006092:	4603      	mov	r3, r0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d008      	beq.n	80060aa <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2240      	movs	r2, #64	; 0x40
 800609c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2201      	movs	r2, #1
 80060a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e197      	b.n	80063da <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f002 fa86 	bl	80085c4 <DMA_CalcBaseAndBitshift>
 80060b8:	4603      	mov	r3, r0
 80060ba:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060c0:	f003 031f 	and.w	r3, r3, #31
 80060c4:	223f      	movs	r2, #63	; 0x3f
 80060c6:	409a      	lsls	r2, r3
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	609a      	str	r2, [r3, #8]
 80060cc:	e0cd      	b.n	800626a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a3b      	ldr	r2, [pc, #236]	; (80061c0 <HAL_DMA_Init+0x42c>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d022      	beq.n	800611e <HAL_DMA_Init+0x38a>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a39      	ldr	r2, [pc, #228]	; (80061c4 <HAL_DMA_Init+0x430>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d01d      	beq.n	800611e <HAL_DMA_Init+0x38a>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a38      	ldr	r2, [pc, #224]	; (80061c8 <HAL_DMA_Init+0x434>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d018      	beq.n	800611e <HAL_DMA_Init+0x38a>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a36      	ldr	r2, [pc, #216]	; (80061cc <HAL_DMA_Init+0x438>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d013      	beq.n	800611e <HAL_DMA_Init+0x38a>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a35      	ldr	r2, [pc, #212]	; (80061d0 <HAL_DMA_Init+0x43c>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d00e      	beq.n	800611e <HAL_DMA_Init+0x38a>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a33      	ldr	r2, [pc, #204]	; (80061d4 <HAL_DMA_Init+0x440>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d009      	beq.n	800611e <HAL_DMA_Init+0x38a>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a32      	ldr	r2, [pc, #200]	; (80061d8 <HAL_DMA_Init+0x444>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d004      	beq.n	800611e <HAL_DMA_Init+0x38a>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a30      	ldr	r2, [pc, #192]	; (80061dc <HAL_DMA_Init+0x448>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d101      	bne.n	8006122 <HAL_DMA_Init+0x38e>
 800611e:	2301      	movs	r3, #1
 8006120:	e000      	b.n	8006124 <HAL_DMA_Init+0x390>
 8006122:	2300      	movs	r3, #0
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 8097 	beq.w	8006258 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a24      	ldr	r2, [pc, #144]	; (80061c0 <HAL_DMA_Init+0x42c>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d021      	beq.n	8006178 <HAL_DMA_Init+0x3e4>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a22      	ldr	r2, [pc, #136]	; (80061c4 <HAL_DMA_Init+0x430>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d01c      	beq.n	8006178 <HAL_DMA_Init+0x3e4>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a21      	ldr	r2, [pc, #132]	; (80061c8 <HAL_DMA_Init+0x434>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d017      	beq.n	8006178 <HAL_DMA_Init+0x3e4>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a1f      	ldr	r2, [pc, #124]	; (80061cc <HAL_DMA_Init+0x438>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d012      	beq.n	8006178 <HAL_DMA_Init+0x3e4>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a1e      	ldr	r2, [pc, #120]	; (80061d0 <HAL_DMA_Init+0x43c>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d00d      	beq.n	8006178 <HAL_DMA_Init+0x3e4>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a1c      	ldr	r2, [pc, #112]	; (80061d4 <HAL_DMA_Init+0x440>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d008      	beq.n	8006178 <HAL_DMA_Init+0x3e4>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a1b      	ldr	r2, [pc, #108]	; (80061d8 <HAL_DMA_Init+0x444>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d003      	beq.n	8006178 <HAL_DMA_Init+0x3e4>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a19      	ldr	r2, [pc, #100]	; (80061dc <HAL_DMA_Init+0x448>)
 8006176:	4293      	cmp	r3, r2
 8006178:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2202      	movs	r2, #2
 8006186:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	4b12      	ldr	r3, [pc, #72]	; (80061e0 <HAL_DMA_Init+0x44c>)
 8006196:	4013      	ands	r3, r2
 8006198:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	2b40      	cmp	r3, #64	; 0x40
 80061a0:	d020      	beq.n	80061e4 <HAL_DMA_Init+0x450>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	2b80      	cmp	r3, #128	; 0x80
 80061a8:	d102      	bne.n	80061b0 <HAL_DMA_Init+0x41c>
 80061aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80061ae:	e01a      	b.n	80061e6 <HAL_DMA_Init+0x452>
 80061b0:	2300      	movs	r3, #0
 80061b2:	e018      	b.n	80061e6 <HAL_DMA_Init+0x452>
 80061b4:	fe10803f 	.word	0xfe10803f
 80061b8:	5c001000 	.word	0x5c001000
 80061bc:	ffff0000 	.word	0xffff0000
 80061c0:	58025408 	.word	0x58025408
 80061c4:	5802541c 	.word	0x5802541c
 80061c8:	58025430 	.word	0x58025430
 80061cc:	58025444 	.word	0x58025444
 80061d0:	58025458 	.word	0x58025458
 80061d4:	5802546c 	.word	0x5802546c
 80061d8:	58025480 	.word	0x58025480
 80061dc:	58025494 	.word	0x58025494
 80061e0:	fffe000f 	.word	0xfffe000f
 80061e4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	68d2      	ldr	r2, [r2, #12]
 80061ea:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80061ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80061f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80061fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006204:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	69db      	ldr	r3, [r3, #28]
 800620a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800620c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a1b      	ldr	r3, [r3, #32]
 8006212:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006214:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	4313      	orrs	r3, r2
 800621a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	461a      	mov	r2, r3
 800622a:	4b6e      	ldr	r3, [pc, #440]	; (80063e4 <HAL_DMA_Init+0x650>)
 800622c:	4413      	add	r3, r2
 800622e:	4a6e      	ldr	r2, [pc, #440]	; (80063e8 <HAL_DMA_Init+0x654>)
 8006230:	fba2 2303 	umull	r2, r3, r2, r3
 8006234:	091b      	lsrs	r3, r3, #4
 8006236:	009a      	lsls	r2, r3, #2
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f002 f9c1 	bl	80085c4 <DMA_CalcBaseAndBitshift>
 8006242:	4603      	mov	r3, r0
 8006244:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800624a:	f003 031f 	and.w	r3, r3, #31
 800624e:	2201      	movs	r2, #1
 8006250:	409a      	lsls	r2, r3
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	605a      	str	r2, [r3, #4]
 8006256:	e008      	b.n	800626a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2240      	movs	r2, #64	; 0x40
 800625c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2203      	movs	r2, #3
 8006262:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e0b7      	b.n	80063da <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a5f      	ldr	r2, [pc, #380]	; (80063ec <HAL_DMA_Init+0x658>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d072      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a5d      	ldr	r2, [pc, #372]	; (80063f0 <HAL_DMA_Init+0x65c>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d06d      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a5c      	ldr	r2, [pc, #368]	; (80063f4 <HAL_DMA_Init+0x660>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d068      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a5a      	ldr	r2, [pc, #360]	; (80063f8 <HAL_DMA_Init+0x664>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d063      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a59      	ldr	r2, [pc, #356]	; (80063fc <HAL_DMA_Init+0x668>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d05e      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a57      	ldr	r2, [pc, #348]	; (8006400 <HAL_DMA_Init+0x66c>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d059      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a56      	ldr	r2, [pc, #344]	; (8006404 <HAL_DMA_Init+0x670>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d054      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a54      	ldr	r2, [pc, #336]	; (8006408 <HAL_DMA_Init+0x674>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d04f      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a53      	ldr	r2, [pc, #332]	; (800640c <HAL_DMA_Init+0x678>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d04a      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a51      	ldr	r2, [pc, #324]	; (8006410 <HAL_DMA_Init+0x67c>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d045      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a50      	ldr	r2, [pc, #320]	; (8006414 <HAL_DMA_Init+0x680>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d040      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a4e      	ldr	r2, [pc, #312]	; (8006418 <HAL_DMA_Init+0x684>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d03b      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a4d      	ldr	r2, [pc, #308]	; (800641c <HAL_DMA_Init+0x688>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d036      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a4b      	ldr	r2, [pc, #300]	; (8006420 <HAL_DMA_Init+0x68c>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d031      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a4a      	ldr	r2, [pc, #296]	; (8006424 <HAL_DMA_Init+0x690>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d02c      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a48      	ldr	r2, [pc, #288]	; (8006428 <HAL_DMA_Init+0x694>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d027      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a47      	ldr	r2, [pc, #284]	; (800642c <HAL_DMA_Init+0x698>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d022      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a45      	ldr	r2, [pc, #276]	; (8006430 <HAL_DMA_Init+0x69c>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d01d      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a44      	ldr	r2, [pc, #272]	; (8006434 <HAL_DMA_Init+0x6a0>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d018      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a42      	ldr	r2, [pc, #264]	; (8006438 <HAL_DMA_Init+0x6a4>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d013      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a41      	ldr	r2, [pc, #260]	; (800643c <HAL_DMA_Init+0x6a8>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d00e      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a3f      	ldr	r2, [pc, #252]	; (8006440 <HAL_DMA_Init+0x6ac>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d009      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a3e      	ldr	r2, [pc, #248]	; (8006444 <HAL_DMA_Init+0x6b0>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d004      	beq.n	800635a <HAL_DMA_Init+0x5c6>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a3c      	ldr	r2, [pc, #240]	; (8006448 <HAL_DMA_Init+0x6b4>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d101      	bne.n	800635e <HAL_DMA_Init+0x5ca>
 800635a:	2301      	movs	r3, #1
 800635c:	e000      	b.n	8006360 <HAL_DMA_Init+0x5cc>
 800635e:	2300      	movs	r3, #0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d032      	beq.n	80063ca <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f002 fa5b 	bl	8008820 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	2b80      	cmp	r3, #128	; 0x80
 8006370:	d102      	bne.n	8006378 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	685a      	ldr	r2, [r3, #4]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006380:	b2d2      	uxtb	r2, r2
 8006382:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800638c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d010      	beq.n	80063b8 <HAL_DMA_Init+0x624>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	2b08      	cmp	r3, #8
 800639c:	d80c      	bhi.n	80063b8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f002 fad8 	bl	8008954 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063a8:	2200      	movs	r2, #0
 80063aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80063b4:	605a      	str	r2, [r3, #4]
 80063b6:	e008      	b.n	80063ca <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3718      	adds	r7, #24
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	a7fdabf8 	.word	0xa7fdabf8
 80063e8:	cccccccd 	.word	0xcccccccd
 80063ec:	40020010 	.word	0x40020010
 80063f0:	40020028 	.word	0x40020028
 80063f4:	40020040 	.word	0x40020040
 80063f8:	40020058 	.word	0x40020058
 80063fc:	40020070 	.word	0x40020070
 8006400:	40020088 	.word	0x40020088
 8006404:	400200a0 	.word	0x400200a0
 8006408:	400200b8 	.word	0x400200b8
 800640c:	40020410 	.word	0x40020410
 8006410:	40020428 	.word	0x40020428
 8006414:	40020440 	.word	0x40020440
 8006418:	40020458 	.word	0x40020458
 800641c:	40020470 	.word	0x40020470
 8006420:	40020488 	.word	0x40020488
 8006424:	400204a0 	.word	0x400204a0
 8006428:	400204b8 	.word	0x400204b8
 800642c:	58025408 	.word	0x58025408
 8006430:	5802541c 	.word	0x5802541c
 8006434:	58025430 	.word	0x58025430
 8006438:	58025444 	.word	0x58025444
 800643c:	58025458 	.word	0x58025458
 8006440:	5802546c 	.word	0x5802546c
 8006444:	58025480 	.word	0x58025480
 8006448:	58025494 	.word	0x58025494

0800644c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b086      	sub	sp, #24
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
 8006458:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800645a:	2300      	movs	r3, #0
 800645c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d101      	bne.n	8006468 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e226      	b.n	80068b6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800646e:	2b01      	cmp	r3, #1
 8006470:	d101      	bne.n	8006476 <HAL_DMA_Start_IT+0x2a>
 8006472:	2302      	movs	r3, #2
 8006474:	e21f      	b.n	80068b6 <HAL_DMA_Start_IT+0x46a>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2201      	movs	r2, #1
 800647a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b01      	cmp	r3, #1
 8006488:	f040 820a 	bne.w	80068a0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2202      	movs	r2, #2
 8006490:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a68      	ldr	r2, [pc, #416]	; (8006640 <HAL_DMA_Start_IT+0x1f4>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d04a      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a66      	ldr	r2, [pc, #408]	; (8006644 <HAL_DMA_Start_IT+0x1f8>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d045      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a65      	ldr	r2, [pc, #404]	; (8006648 <HAL_DMA_Start_IT+0x1fc>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d040      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a63      	ldr	r2, [pc, #396]	; (800664c <HAL_DMA_Start_IT+0x200>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d03b      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a62      	ldr	r2, [pc, #392]	; (8006650 <HAL_DMA_Start_IT+0x204>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d036      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a60      	ldr	r2, [pc, #384]	; (8006654 <HAL_DMA_Start_IT+0x208>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d031      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a5f      	ldr	r2, [pc, #380]	; (8006658 <HAL_DMA_Start_IT+0x20c>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d02c      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a5d      	ldr	r2, [pc, #372]	; (800665c <HAL_DMA_Start_IT+0x210>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d027      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a5c      	ldr	r2, [pc, #368]	; (8006660 <HAL_DMA_Start_IT+0x214>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d022      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a5a      	ldr	r2, [pc, #360]	; (8006664 <HAL_DMA_Start_IT+0x218>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d01d      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a59      	ldr	r2, [pc, #356]	; (8006668 <HAL_DMA_Start_IT+0x21c>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d018      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a57      	ldr	r2, [pc, #348]	; (800666c <HAL_DMA_Start_IT+0x220>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d013      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a56      	ldr	r2, [pc, #344]	; (8006670 <HAL_DMA_Start_IT+0x224>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d00e      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a54      	ldr	r2, [pc, #336]	; (8006674 <HAL_DMA_Start_IT+0x228>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d009      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a53      	ldr	r2, [pc, #332]	; (8006678 <HAL_DMA_Start_IT+0x22c>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d004      	beq.n	800653a <HAL_DMA_Start_IT+0xee>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a51      	ldr	r2, [pc, #324]	; (800667c <HAL_DMA_Start_IT+0x230>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d108      	bne.n	800654c <HAL_DMA_Start_IT+0x100>
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 0201 	bic.w	r2, r2, #1
 8006548:	601a      	str	r2, [r3, #0]
 800654a:	e007      	b.n	800655c <HAL_DMA_Start_IT+0x110>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 0201 	bic.w	r2, r2, #1
 800655a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	68b9      	ldr	r1, [r7, #8]
 8006562:	68f8      	ldr	r0, [r7, #12]
 8006564:	f001 fe82 	bl	800826c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a34      	ldr	r2, [pc, #208]	; (8006640 <HAL_DMA_Start_IT+0x1f4>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d04a      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a33      	ldr	r2, [pc, #204]	; (8006644 <HAL_DMA_Start_IT+0x1f8>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d045      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a31      	ldr	r2, [pc, #196]	; (8006648 <HAL_DMA_Start_IT+0x1fc>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d040      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a30      	ldr	r2, [pc, #192]	; (800664c <HAL_DMA_Start_IT+0x200>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d03b      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a2e      	ldr	r2, [pc, #184]	; (8006650 <HAL_DMA_Start_IT+0x204>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d036      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a2d      	ldr	r2, [pc, #180]	; (8006654 <HAL_DMA_Start_IT+0x208>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d031      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a2b      	ldr	r2, [pc, #172]	; (8006658 <HAL_DMA_Start_IT+0x20c>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d02c      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a2a      	ldr	r2, [pc, #168]	; (800665c <HAL_DMA_Start_IT+0x210>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d027      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a28      	ldr	r2, [pc, #160]	; (8006660 <HAL_DMA_Start_IT+0x214>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d022      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a27      	ldr	r2, [pc, #156]	; (8006664 <HAL_DMA_Start_IT+0x218>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d01d      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a25      	ldr	r2, [pc, #148]	; (8006668 <HAL_DMA_Start_IT+0x21c>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d018      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a24      	ldr	r2, [pc, #144]	; (800666c <HAL_DMA_Start_IT+0x220>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d013      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a22      	ldr	r2, [pc, #136]	; (8006670 <HAL_DMA_Start_IT+0x224>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d00e      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a21      	ldr	r2, [pc, #132]	; (8006674 <HAL_DMA_Start_IT+0x228>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d009      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a1f      	ldr	r2, [pc, #124]	; (8006678 <HAL_DMA_Start_IT+0x22c>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d004      	beq.n	8006608 <HAL_DMA_Start_IT+0x1bc>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a1e      	ldr	r2, [pc, #120]	; (800667c <HAL_DMA_Start_IT+0x230>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d101      	bne.n	800660c <HAL_DMA_Start_IT+0x1c0>
 8006608:	2301      	movs	r3, #1
 800660a:	e000      	b.n	800660e <HAL_DMA_Start_IT+0x1c2>
 800660c:	2300      	movs	r3, #0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d036      	beq.n	8006680 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f023 021e 	bic.w	r2, r3, #30
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f042 0216 	orr.w	r2, r2, #22
 8006624:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662a:	2b00      	cmp	r3, #0
 800662c:	d03e      	beq.n	80066ac <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f042 0208 	orr.w	r2, r2, #8
 800663c:	601a      	str	r2, [r3, #0]
 800663e:	e035      	b.n	80066ac <HAL_DMA_Start_IT+0x260>
 8006640:	40020010 	.word	0x40020010
 8006644:	40020028 	.word	0x40020028
 8006648:	40020040 	.word	0x40020040
 800664c:	40020058 	.word	0x40020058
 8006650:	40020070 	.word	0x40020070
 8006654:	40020088 	.word	0x40020088
 8006658:	400200a0 	.word	0x400200a0
 800665c:	400200b8 	.word	0x400200b8
 8006660:	40020410 	.word	0x40020410
 8006664:	40020428 	.word	0x40020428
 8006668:	40020440 	.word	0x40020440
 800666c:	40020458 	.word	0x40020458
 8006670:	40020470 	.word	0x40020470
 8006674:	40020488 	.word	0x40020488
 8006678:	400204a0 	.word	0x400204a0
 800667c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f023 020e 	bic.w	r2, r3, #14
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f042 020a 	orr.w	r2, r2, #10
 8006692:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006698:	2b00      	cmp	r3, #0
 800669a:	d007      	beq.n	80066ac <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f042 0204 	orr.w	r2, r2, #4
 80066aa:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a83      	ldr	r2, [pc, #524]	; (80068c0 <HAL_DMA_Start_IT+0x474>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d072      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a82      	ldr	r2, [pc, #520]	; (80068c4 <HAL_DMA_Start_IT+0x478>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d06d      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a80      	ldr	r2, [pc, #512]	; (80068c8 <HAL_DMA_Start_IT+0x47c>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d068      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a7f      	ldr	r2, [pc, #508]	; (80068cc <HAL_DMA_Start_IT+0x480>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d063      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a7d      	ldr	r2, [pc, #500]	; (80068d0 <HAL_DMA_Start_IT+0x484>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d05e      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a7c      	ldr	r2, [pc, #496]	; (80068d4 <HAL_DMA_Start_IT+0x488>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d059      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a7a      	ldr	r2, [pc, #488]	; (80068d8 <HAL_DMA_Start_IT+0x48c>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d054      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a79      	ldr	r2, [pc, #484]	; (80068dc <HAL_DMA_Start_IT+0x490>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d04f      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a77      	ldr	r2, [pc, #476]	; (80068e0 <HAL_DMA_Start_IT+0x494>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d04a      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a76      	ldr	r2, [pc, #472]	; (80068e4 <HAL_DMA_Start_IT+0x498>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d045      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a74      	ldr	r2, [pc, #464]	; (80068e8 <HAL_DMA_Start_IT+0x49c>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d040      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a73      	ldr	r2, [pc, #460]	; (80068ec <HAL_DMA_Start_IT+0x4a0>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d03b      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a71      	ldr	r2, [pc, #452]	; (80068f0 <HAL_DMA_Start_IT+0x4a4>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d036      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a70      	ldr	r2, [pc, #448]	; (80068f4 <HAL_DMA_Start_IT+0x4a8>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d031      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a6e      	ldr	r2, [pc, #440]	; (80068f8 <HAL_DMA_Start_IT+0x4ac>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d02c      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a6d      	ldr	r2, [pc, #436]	; (80068fc <HAL_DMA_Start_IT+0x4b0>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d027      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a6b      	ldr	r2, [pc, #428]	; (8006900 <HAL_DMA_Start_IT+0x4b4>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d022      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a6a      	ldr	r2, [pc, #424]	; (8006904 <HAL_DMA_Start_IT+0x4b8>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d01d      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a68      	ldr	r2, [pc, #416]	; (8006908 <HAL_DMA_Start_IT+0x4bc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d018      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a67      	ldr	r2, [pc, #412]	; (800690c <HAL_DMA_Start_IT+0x4c0>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d013      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a65      	ldr	r2, [pc, #404]	; (8006910 <HAL_DMA_Start_IT+0x4c4>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d00e      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a64      	ldr	r2, [pc, #400]	; (8006914 <HAL_DMA_Start_IT+0x4c8>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d009      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a62      	ldr	r2, [pc, #392]	; (8006918 <HAL_DMA_Start_IT+0x4cc>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d004      	beq.n	800679c <HAL_DMA_Start_IT+0x350>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a61      	ldr	r2, [pc, #388]	; (800691c <HAL_DMA_Start_IT+0x4d0>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d101      	bne.n	80067a0 <HAL_DMA_Start_IT+0x354>
 800679c:	2301      	movs	r3, #1
 800679e:	e000      	b.n	80067a2 <HAL_DMA_Start_IT+0x356>
 80067a0:	2300      	movs	r3, #0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d01a      	beq.n	80067dc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d007      	beq.n	80067c4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067c2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d007      	beq.n	80067dc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067da:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a37      	ldr	r2, [pc, #220]	; (80068c0 <HAL_DMA_Start_IT+0x474>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d04a      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a36      	ldr	r2, [pc, #216]	; (80068c4 <HAL_DMA_Start_IT+0x478>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d045      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a34      	ldr	r2, [pc, #208]	; (80068c8 <HAL_DMA_Start_IT+0x47c>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d040      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a33      	ldr	r2, [pc, #204]	; (80068cc <HAL_DMA_Start_IT+0x480>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d03b      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a31      	ldr	r2, [pc, #196]	; (80068d0 <HAL_DMA_Start_IT+0x484>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d036      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a30      	ldr	r2, [pc, #192]	; (80068d4 <HAL_DMA_Start_IT+0x488>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d031      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a2e      	ldr	r2, [pc, #184]	; (80068d8 <HAL_DMA_Start_IT+0x48c>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d02c      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a2d      	ldr	r2, [pc, #180]	; (80068dc <HAL_DMA_Start_IT+0x490>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d027      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a2b      	ldr	r2, [pc, #172]	; (80068e0 <HAL_DMA_Start_IT+0x494>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d022      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a2a      	ldr	r2, [pc, #168]	; (80068e4 <HAL_DMA_Start_IT+0x498>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d01d      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a28      	ldr	r2, [pc, #160]	; (80068e8 <HAL_DMA_Start_IT+0x49c>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d018      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a27      	ldr	r2, [pc, #156]	; (80068ec <HAL_DMA_Start_IT+0x4a0>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d013      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a25      	ldr	r2, [pc, #148]	; (80068f0 <HAL_DMA_Start_IT+0x4a4>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d00e      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a24      	ldr	r2, [pc, #144]	; (80068f4 <HAL_DMA_Start_IT+0x4a8>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d009      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a22      	ldr	r2, [pc, #136]	; (80068f8 <HAL_DMA_Start_IT+0x4ac>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d004      	beq.n	800687c <HAL_DMA_Start_IT+0x430>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a21      	ldr	r2, [pc, #132]	; (80068fc <HAL_DMA_Start_IT+0x4b0>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d108      	bne.n	800688e <HAL_DMA_Start_IT+0x442>
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0201 	orr.w	r2, r2, #1
 800688a:	601a      	str	r2, [r3, #0]
 800688c:	e012      	b.n	80068b4 <HAL_DMA_Start_IT+0x468>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f042 0201 	orr.w	r2, r2, #1
 800689c:	601a      	str	r2, [r3, #0]
 800689e:	e009      	b.n	80068b4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068ae:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80068b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3718      	adds	r7, #24
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop
 80068c0:	40020010 	.word	0x40020010
 80068c4:	40020028 	.word	0x40020028
 80068c8:	40020040 	.word	0x40020040
 80068cc:	40020058 	.word	0x40020058
 80068d0:	40020070 	.word	0x40020070
 80068d4:	40020088 	.word	0x40020088
 80068d8:	400200a0 	.word	0x400200a0
 80068dc:	400200b8 	.word	0x400200b8
 80068e0:	40020410 	.word	0x40020410
 80068e4:	40020428 	.word	0x40020428
 80068e8:	40020440 	.word	0x40020440
 80068ec:	40020458 	.word	0x40020458
 80068f0:	40020470 	.word	0x40020470
 80068f4:	40020488 	.word	0x40020488
 80068f8:	400204a0 	.word	0x400204a0
 80068fc:	400204b8 	.word	0x400204b8
 8006900:	58025408 	.word	0x58025408
 8006904:	5802541c 	.word	0x5802541c
 8006908:	58025430 	.word	0x58025430
 800690c:	58025444 	.word	0x58025444
 8006910:	58025458 	.word	0x58025458
 8006914:	5802546c 	.word	0x5802546c
 8006918:	58025480 	.word	0x58025480
 800691c:	58025494 	.word	0x58025494

08006920 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006928:	f7ff f8e8 	bl	8005afc <HAL_GetTick>
 800692c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d101      	bne.n	8006938 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e2dc      	b.n	8006ef2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d008      	beq.n	8006956 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2280      	movs	r2, #128	; 0x80
 8006948:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e2cd      	b.n	8006ef2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a76      	ldr	r2, [pc, #472]	; (8006b34 <HAL_DMA_Abort+0x214>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d04a      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a74      	ldr	r2, [pc, #464]	; (8006b38 <HAL_DMA_Abort+0x218>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d045      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a73      	ldr	r2, [pc, #460]	; (8006b3c <HAL_DMA_Abort+0x21c>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d040      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a71      	ldr	r2, [pc, #452]	; (8006b40 <HAL_DMA_Abort+0x220>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d03b      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a70      	ldr	r2, [pc, #448]	; (8006b44 <HAL_DMA_Abort+0x224>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d036      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a6e      	ldr	r2, [pc, #440]	; (8006b48 <HAL_DMA_Abort+0x228>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d031      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a6d      	ldr	r2, [pc, #436]	; (8006b4c <HAL_DMA_Abort+0x22c>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d02c      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a6b      	ldr	r2, [pc, #428]	; (8006b50 <HAL_DMA_Abort+0x230>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d027      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a6a      	ldr	r2, [pc, #424]	; (8006b54 <HAL_DMA_Abort+0x234>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d022      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a68      	ldr	r2, [pc, #416]	; (8006b58 <HAL_DMA_Abort+0x238>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d01d      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a67      	ldr	r2, [pc, #412]	; (8006b5c <HAL_DMA_Abort+0x23c>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d018      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a65      	ldr	r2, [pc, #404]	; (8006b60 <HAL_DMA_Abort+0x240>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d013      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a64      	ldr	r2, [pc, #400]	; (8006b64 <HAL_DMA_Abort+0x244>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d00e      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a62      	ldr	r2, [pc, #392]	; (8006b68 <HAL_DMA_Abort+0x248>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d009      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a61      	ldr	r2, [pc, #388]	; (8006b6c <HAL_DMA_Abort+0x24c>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d004      	beq.n	80069f6 <HAL_DMA_Abort+0xd6>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a5f      	ldr	r2, [pc, #380]	; (8006b70 <HAL_DMA_Abort+0x250>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d101      	bne.n	80069fa <HAL_DMA_Abort+0xda>
 80069f6:	2301      	movs	r3, #1
 80069f8:	e000      	b.n	80069fc <HAL_DMA_Abort+0xdc>
 80069fa:	2300      	movs	r3, #0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d013      	beq.n	8006a28 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 021e 	bic.w	r2, r2, #30
 8006a0e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	695a      	ldr	r2, [r3, #20]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a1e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	617b      	str	r3, [r7, #20]
 8006a26:	e00a      	b.n	8006a3e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f022 020e 	bic.w	r2, r2, #14
 8006a36:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a3c      	ldr	r2, [pc, #240]	; (8006b34 <HAL_DMA_Abort+0x214>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d072      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a3a      	ldr	r2, [pc, #232]	; (8006b38 <HAL_DMA_Abort+0x218>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d06d      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a39      	ldr	r2, [pc, #228]	; (8006b3c <HAL_DMA_Abort+0x21c>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d068      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a37      	ldr	r2, [pc, #220]	; (8006b40 <HAL_DMA_Abort+0x220>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d063      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a36      	ldr	r2, [pc, #216]	; (8006b44 <HAL_DMA_Abort+0x224>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d05e      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a34      	ldr	r2, [pc, #208]	; (8006b48 <HAL_DMA_Abort+0x228>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d059      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a33      	ldr	r2, [pc, #204]	; (8006b4c <HAL_DMA_Abort+0x22c>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d054      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a31      	ldr	r2, [pc, #196]	; (8006b50 <HAL_DMA_Abort+0x230>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d04f      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a30      	ldr	r2, [pc, #192]	; (8006b54 <HAL_DMA_Abort+0x234>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d04a      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a2e      	ldr	r2, [pc, #184]	; (8006b58 <HAL_DMA_Abort+0x238>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d045      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a2d      	ldr	r2, [pc, #180]	; (8006b5c <HAL_DMA_Abort+0x23c>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d040      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a2b      	ldr	r2, [pc, #172]	; (8006b60 <HAL_DMA_Abort+0x240>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d03b      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a2a      	ldr	r2, [pc, #168]	; (8006b64 <HAL_DMA_Abort+0x244>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d036      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a28      	ldr	r2, [pc, #160]	; (8006b68 <HAL_DMA_Abort+0x248>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d031      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a27      	ldr	r2, [pc, #156]	; (8006b6c <HAL_DMA_Abort+0x24c>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d02c      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a25      	ldr	r2, [pc, #148]	; (8006b70 <HAL_DMA_Abort+0x250>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d027      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a24      	ldr	r2, [pc, #144]	; (8006b74 <HAL_DMA_Abort+0x254>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d022      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a22      	ldr	r2, [pc, #136]	; (8006b78 <HAL_DMA_Abort+0x258>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d01d      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a21      	ldr	r2, [pc, #132]	; (8006b7c <HAL_DMA_Abort+0x25c>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d018      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a1f      	ldr	r2, [pc, #124]	; (8006b80 <HAL_DMA_Abort+0x260>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d013      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a1e      	ldr	r2, [pc, #120]	; (8006b84 <HAL_DMA_Abort+0x264>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d00e      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a1c      	ldr	r2, [pc, #112]	; (8006b88 <HAL_DMA_Abort+0x268>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d009      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a1b      	ldr	r2, [pc, #108]	; (8006b8c <HAL_DMA_Abort+0x26c>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d004      	beq.n	8006b2e <HAL_DMA_Abort+0x20e>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a19      	ldr	r2, [pc, #100]	; (8006b90 <HAL_DMA_Abort+0x270>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d132      	bne.n	8006b94 <HAL_DMA_Abort+0x274>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e031      	b.n	8006b96 <HAL_DMA_Abort+0x276>
 8006b32:	bf00      	nop
 8006b34:	40020010 	.word	0x40020010
 8006b38:	40020028 	.word	0x40020028
 8006b3c:	40020040 	.word	0x40020040
 8006b40:	40020058 	.word	0x40020058
 8006b44:	40020070 	.word	0x40020070
 8006b48:	40020088 	.word	0x40020088
 8006b4c:	400200a0 	.word	0x400200a0
 8006b50:	400200b8 	.word	0x400200b8
 8006b54:	40020410 	.word	0x40020410
 8006b58:	40020428 	.word	0x40020428
 8006b5c:	40020440 	.word	0x40020440
 8006b60:	40020458 	.word	0x40020458
 8006b64:	40020470 	.word	0x40020470
 8006b68:	40020488 	.word	0x40020488
 8006b6c:	400204a0 	.word	0x400204a0
 8006b70:	400204b8 	.word	0x400204b8
 8006b74:	58025408 	.word	0x58025408
 8006b78:	5802541c 	.word	0x5802541c
 8006b7c:	58025430 	.word	0x58025430
 8006b80:	58025444 	.word	0x58025444
 8006b84:	58025458 	.word	0x58025458
 8006b88:	5802546c 	.word	0x5802546c
 8006b8c:	58025480 	.word	0x58025480
 8006b90:	58025494 	.word	0x58025494
 8006b94:	2300      	movs	r3, #0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d007      	beq.n	8006baa <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ba4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ba8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a6d      	ldr	r2, [pc, #436]	; (8006d64 <HAL_DMA_Abort+0x444>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d04a      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a6b      	ldr	r2, [pc, #428]	; (8006d68 <HAL_DMA_Abort+0x448>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d045      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a6a      	ldr	r2, [pc, #424]	; (8006d6c <HAL_DMA_Abort+0x44c>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d040      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a68      	ldr	r2, [pc, #416]	; (8006d70 <HAL_DMA_Abort+0x450>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d03b      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a67      	ldr	r2, [pc, #412]	; (8006d74 <HAL_DMA_Abort+0x454>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d036      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a65      	ldr	r2, [pc, #404]	; (8006d78 <HAL_DMA_Abort+0x458>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d031      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a64      	ldr	r2, [pc, #400]	; (8006d7c <HAL_DMA_Abort+0x45c>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d02c      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a62      	ldr	r2, [pc, #392]	; (8006d80 <HAL_DMA_Abort+0x460>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d027      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a61      	ldr	r2, [pc, #388]	; (8006d84 <HAL_DMA_Abort+0x464>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d022      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a5f      	ldr	r2, [pc, #380]	; (8006d88 <HAL_DMA_Abort+0x468>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d01d      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a5e      	ldr	r2, [pc, #376]	; (8006d8c <HAL_DMA_Abort+0x46c>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d018      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a5c      	ldr	r2, [pc, #368]	; (8006d90 <HAL_DMA_Abort+0x470>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d013      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a5b      	ldr	r2, [pc, #364]	; (8006d94 <HAL_DMA_Abort+0x474>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d00e      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a59      	ldr	r2, [pc, #356]	; (8006d98 <HAL_DMA_Abort+0x478>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d009      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a58      	ldr	r2, [pc, #352]	; (8006d9c <HAL_DMA_Abort+0x47c>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d004      	beq.n	8006c4a <HAL_DMA_Abort+0x32a>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a56      	ldr	r2, [pc, #344]	; (8006da0 <HAL_DMA_Abort+0x480>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d108      	bne.n	8006c5c <HAL_DMA_Abort+0x33c>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f022 0201 	bic.w	r2, r2, #1
 8006c58:	601a      	str	r2, [r3, #0]
 8006c5a:	e007      	b.n	8006c6c <HAL_DMA_Abort+0x34c>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f022 0201 	bic.w	r2, r2, #1
 8006c6a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006c6c:	e013      	b.n	8006c96 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c6e:	f7fe ff45 	bl	8005afc <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	2b05      	cmp	r3, #5
 8006c7a:	d90c      	bls.n	8006c96 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2220      	movs	r2, #32
 8006c80:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2203      	movs	r2, #3
 8006c8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e12d      	b.n	8006ef2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 0301 	and.w	r3, r3, #1
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1e5      	bne.n	8006c6e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a2f      	ldr	r2, [pc, #188]	; (8006d64 <HAL_DMA_Abort+0x444>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d04a      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a2d      	ldr	r2, [pc, #180]	; (8006d68 <HAL_DMA_Abort+0x448>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d045      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a2c      	ldr	r2, [pc, #176]	; (8006d6c <HAL_DMA_Abort+0x44c>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d040      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a2a      	ldr	r2, [pc, #168]	; (8006d70 <HAL_DMA_Abort+0x450>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d03b      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a29      	ldr	r2, [pc, #164]	; (8006d74 <HAL_DMA_Abort+0x454>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d036      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a27      	ldr	r2, [pc, #156]	; (8006d78 <HAL_DMA_Abort+0x458>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d031      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a26      	ldr	r2, [pc, #152]	; (8006d7c <HAL_DMA_Abort+0x45c>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d02c      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a24      	ldr	r2, [pc, #144]	; (8006d80 <HAL_DMA_Abort+0x460>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d027      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a23      	ldr	r2, [pc, #140]	; (8006d84 <HAL_DMA_Abort+0x464>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d022      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a21      	ldr	r2, [pc, #132]	; (8006d88 <HAL_DMA_Abort+0x468>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d01d      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a20      	ldr	r2, [pc, #128]	; (8006d8c <HAL_DMA_Abort+0x46c>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d018      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a1e      	ldr	r2, [pc, #120]	; (8006d90 <HAL_DMA_Abort+0x470>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d013      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a1d      	ldr	r2, [pc, #116]	; (8006d94 <HAL_DMA_Abort+0x474>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d00e      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a1b      	ldr	r2, [pc, #108]	; (8006d98 <HAL_DMA_Abort+0x478>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d009      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a1a      	ldr	r2, [pc, #104]	; (8006d9c <HAL_DMA_Abort+0x47c>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d004      	beq.n	8006d42 <HAL_DMA_Abort+0x422>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a18      	ldr	r2, [pc, #96]	; (8006da0 <HAL_DMA_Abort+0x480>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d101      	bne.n	8006d46 <HAL_DMA_Abort+0x426>
 8006d42:	2301      	movs	r3, #1
 8006d44:	e000      	b.n	8006d48 <HAL_DMA_Abort+0x428>
 8006d46:	2300      	movs	r3, #0
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d02b      	beq.n	8006da4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d50:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d56:	f003 031f 	and.w	r3, r3, #31
 8006d5a:	223f      	movs	r2, #63	; 0x3f
 8006d5c:	409a      	lsls	r2, r3
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	609a      	str	r2, [r3, #8]
 8006d62:	e02a      	b.n	8006dba <HAL_DMA_Abort+0x49a>
 8006d64:	40020010 	.word	0x40020010
 8006d68:	40020028 	.word	0x40020028
 8006d6c:	40020040 	.word	0x40020040
 8006d70:	40020058 	.word	0x40020058
 8006d74:	40020070 	.word	0x40020070
 8006d78:	40020088 	.word	0x40020088
 8006d7c:	400200a0 	.word	0x400200a0
 8006d80:	400200b8 	.word	0x400200b8
 8006d84:	40020410 	.word	0x40020410
 8006d88:	40020428 	.word	0x40020428
 8006d8c:	40020440 	.word	0x40020440
 8006d90:	40020458 	.word	0x40020458
 8006d94:	40020470 	.word	0x40020470
 8006d98:	40020488 	.word	0x40020488
 8006d9c:	400204a0 	.word	0x400204a0
 8006da0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006da8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006dae:	f003 031f 	and.w	r3, r3, #31
 8006db2:	2201      	movs	r2, #1
 8006db4:	409a      	lsls	r2, r3
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a4f      	ldr	r2, [pc, #316]	; (8006efc <HAL_DMA_Abort+0x5dc>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d072      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a4d      	ldr	r2, [pc, #308]	; (8006f00 <HAL_DMA_Abort+0x5e0>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d06d      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a4c      	ldr	r2, [pc, #304]	; (8006f04 <HAL_DMA_Abort+0x5e4>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d068      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a4a      	ldr	r2, [pc, #296]	; (8006f08 <HAL_DMA_Abort+0x5e8>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d063      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a49      	ldr	r2, [pc, #292]	; (8006f0c <HAL_DMA_Abort+0x5ec>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d05e      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a47      	ldr	r2, [pc, #284]	; (8006f10 <HAL_DMA_Abort+0x5f0>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d059      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a46      	ldr	r2, [pc, #280]	; (8006f14 <HAL_DMA_Abort+0x5f4>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d054      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a44      	ldr	r2, [pc, #272]	; (8006f18 <HAL_DMA_Abort+0x5f8>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d04f      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a43      	ldr	r2, [pc, #268]	; (8006f1c <HAL_DMA_Abort+0x5fc>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d04a      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a41      	ldr	r2, [pc, #260]	; (8006f20 <HAL_DMA_Abort+0x600>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d045      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a40      	ldr	r2, [pc, #256]	; (8006f24 <HAL_DMA_Abort+0x604>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d040      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a3e      	ldr	r2, [pc, #248]	; (8006f28 <HAL_DMA_Abort+0x608>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d03b      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a3d      	ldr	r2, [pc, #244]	; (8006f2c <HAL_DMA_Abort+0x60c>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d036      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a3b      	ldr	r2, [pc, #236]	; (8006f30 <HAL_DMA_Abort+0x610>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d031      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a3a      	ldr	r2, [pc, #232]	; (8006f34 <HAL_DMA_Abort+0x614>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d02c      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a38      	ldr	r2, [pc, #224]	; (8006f38 <HAL_DMA_Abort+0x618>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d027      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a37      	ldr	r2, [pc, #220]	; (8006f3c <HAL_DMA_Abort+0x61c>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d022      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a35      	ldr	r2, [pc, #212]	; (8006f40 <HAL_DMA_Abort+0x620>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d01d      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a34      	ldr	r2, [pc, #208]	; (8006f44 <HAL_DMA_Abort+0x624>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d018      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a32      	ldr	r2, [pc, #200]	; (8006f48 <HAL_DMA_Abort+0x628>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d013      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a31      	ldr	r2, [pc, #196]	; (8006f4c <HAL_DMA_Abort+0x62c>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d00e      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a2f      	ldr	r2, [pc, #188]	; (8006f50 <HAL_DMA_Abort+0x630>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d009      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a2e      	ldr	r2, [pc, #184]	; (8006f54 <HAL_DMA_Abort+0x634>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d004      	beq.n	8006eaa <HAL_DMA_Abort+0x58a>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a2c      	ldr	r2, [pc, #176]	; (8006f58 <HAL_DMA_Abort+0x638>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d101      	bne.n	8006eae <HAL_DMA_Abort+0x58e>
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e000      	b.n	8006eb0 <HAL_DMA_Abort+0x590>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d015      	beq.n	8006ee0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006ebc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00c      	beq.n	8006ee0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ed0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ed4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006ede:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2201      	movs	r2, #1
 8006eec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8006ef0:	2300      	movs	r3, #0
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3718      	adds	r7, #24
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop
 8006efc:	40020010 	.word	0x40020010
 8006f00:	40020028 	.word	0x40020028
 8006f04:	40020040 	.word	0x40020040
 8006f08:	40020058 	.word	0x40020058
 8006f0c:	40020070 	.word	0x40020070
 8006f10:	40020088 	.word	0x40020088
 8006f14:	400200a0 	.word	0x400200a0
 8006f18:	400200b8 	.word	0x400200b8
 8006f1c:	40020410 	.word	0x40020410
 8006f20:	40020428 	.word	0x40020428
 8006f24:	40020440 	.word	0x40020440
 8006f28:	40020458 	.word	0x40020458
 8006f2c:	40020470 	.word	0x40020470
 8006f30:	40020488 	.word	0x40020488
 8006f34:	400204a0 	.word	0x400204a0
 8006f38:	400204b8 	.word	0x400204b8
 8006f3c:	58025408 	.word	0x58025408
 8006f40:	5802541c 	.word	0x5802541c
 8006f44:	58025430 	.word	0x58025430
 8006f48:	58025444 	.word	0x58025444
 8006f4c:	58025458 	.word	0x58025458
 8006f50:	5802546c 	.word	0x5802546c
 8006f54:	58025480 	.word	0x58025480
 8006f58:	58025494 	.word	0x58025494

08006f5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d101      	bne.n	8006f6e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e205      	b.n	800737a <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	d004      	beq.n	8006f84 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2280      	movs	r2, #128	; 0x80
 8006f7e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e1fa      	b.n	800737a <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a8c      	ldr	r2, [pc, #560]	; (80071bc <HAL_DMA_Abort_IT+0x260>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d04a      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a8b      	ldr	r2, [pc, #556]	; (80071c0 <HAL_DMA_Abort_IT+0x264>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d045      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a89      	ldr	r2, [pc, #548]	; (80071c4 <HAL_DMA_Abort_IT+0x268>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d040      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a88      	ldr	r2, [pc, #544]	; (80071c8 <HAL_DMA_Abort_IT+0x26c>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d03b      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a86      	ldr	r2, [pc, #536]	; (80071cc <HAL_DMA_Abort_IT+0x270>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d036      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4a85      	ldr	r2, [pc, #532]	; (80071d0 <HAL_DMA_Abort_IT+0x274>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d031      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a83      	ldr	r2, [pc, #524]	; (80071d4 <HAL_DMA_Abort_IT+0x278>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d02c      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a82      	ldr	r2, [pc, #520]	; (80071d8 <HAL_DMA_Abort_IT+0x27c>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d027      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a80      	ldr	r2, [pc, #512]	; (80071dc <HAL_DMA_Abort_IT+0x280>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d022      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a7f      	ldr	r2, [pc, #508]	; (80071e0 <HAL_DMA_Abort_IT+0x284>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d01d      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a7d      	ldr	r2, [pc, #500]	; (80071e4 <HAL_DMA_Abort_IT+0x288>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d018      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a7c      	ldr	r2, [pc, #496]	; (80071e8 <HAL_DMA_Abort_IT+0x28c>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d013      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a7a      	ldr	r2, [pc, #488]	; (80071ec <HAL_DMA_Abort_IT+0x290>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d00e      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a79      	ldr	r2, [pc, #484]	; (80071f0 <HAL_DMA_Abort_IT+0x294>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d009      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a77      	ldr	r2, [pc, #476]	; (80071f4 <HAL_DMA_Abort_IT+0x298>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d004      	beq.n	8007024 <HAL_DMA_Abort_IT+0xc8>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a76      	ldr	r2, [pc, #472]	; (80071f8 <HAL_DMA_Abort_IT+0x29c>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d101      	bne.n	8007028 <HAL_DMA_Abort_IT+0xcc>
 8007024:	2301      	movs	r3, #1
 8007026:	e000      	b.n	800702a <HAL_DMA_Abort_IT+0xce>
 8007028:	2300      	movs	r3, #0
 800702a:	2b00      	cmp	r3, #0
 800702c:	d065      	beq.n	80070fa <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2204      	movs	r2, #4
 8007032:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a60      	ldr	r2, [pc, #384]	; (80071bc <HAL_DMA_Abort_IT+0x260>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d04a      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a5e      	ldr	r2, [pc, #376]	; (80071c0 <HAL_DMA_Abort_IT+0x264>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d045      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a5d      	ldr	r2, [pc, #372]	; (80071c4 <HAL_DMA_Abort_IT+0x268>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d040      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a5b      	ldr	r2, [pc, #364]	; (80071c8 <HAL_DMA_Abort_IT+0x26c>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d03b      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a5a      	ldr	r2, [pc, #360]	; (80071cc <HAL_DMA_Abort_IT+0x270>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d036      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a58      	ldr	r2, [pc, #352]	; (80071d0 <HAL_DMA_Abort_IT+0x274>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d031      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a57      	ldr	r2, [pc, #348]	; (80071d4 <HAL_DMA_Abort_IT+0x278>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d02c      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a55      	ldr	r2, [pc, #340]	; (80071d8 <HAL_DMA_Abort_IT+0x27c>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d027      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a54      	ldr	r2, [pc, #336]	; (80071dc <HAL_DMA_Abort_IT+0x280>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d022      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a52      	ldr	r2, [pc, #328]	; (80071e0 <HAL_DMA_Abort_IT+0x284>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d01d      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a51      	ldr	r2, [pc, #324]	; (80071e4 <HAL_DMA_Abort_IT+0x288>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d018      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a4f      	ldr	r2, [pc, #316]	; (80071e8 <HAL_DMA_Abort_IT+0x28c>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d013      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a4e      	ldr	r2, [pc, #312]	; (80071ec <HAL_DMA_Abort_IT+0x290>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d00e      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a4c      	ldr	r2, [pc, #304]	; (80071f0 <HAL_DMA_Abort_IT+0x294>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d009      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a4b      	ldr	r2, [pc, #300]	; (80071f4 <HAL_DMA_Abort_IT+0x298>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d004      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x17a>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a49      	ldr	r2, [pc, #292]	; (80071f8 <HAL_DMA_Abort_IT+0x29c>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d108      	bne.n	80070e8 <HAL_DMA_Abort_IT+0x18c>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f022 0201 	bic.w	r2, r2, #1
 80070e4:	601a      	str	r2, [r3, #0]
 80070e6:	e147      	b.n	8007378 <HAL_DMA_Abort_IT+0x41c>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f022 0201 	bic.w	r2, r2, #1
 80070f6:	601a      	str	r2, [r3, #0]
 80070f8:	e13e      	b.n	8007378 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f022 020e 	bic.w	r2, r2, #14
 8007108:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a2b      	ldr	r2, [pc, #172]	; (80071bc <HAL_DMA_Abort_IT+0x260>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d04a      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a29      	ldr	r2, [pc, #164]	; (80071c0 <HAL_DMA_Abort_IT+0x264>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d045      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a28      	ldr	r2, [pc, #160]	; (80071c4 <HAL_DMA_Abort_IT+0x268>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d040      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a26      	ldr	r2, [pc, #152]	; (80071c8 <HAL_DMA_Abort_IT+0x26c>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d03b      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a25      	ldr	r2, [pc, #148]	; (80071cc <HAL_DMA_Abort_IT+0x270>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d036      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a23      	ldr	r2, [pc, #140]	; (80071d0 <HAL_DMA_Abort_IT+0x274>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d031      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a22      	ldr	r2, [pc, #136]	; (80071d4 <HAL_DMA_Abort_IT+0x278>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d02c      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a20      	ldr	r2, [pc, #128]	; (80071d8 <HAL_DMA_Abort_IT+0x27c>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d027      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a1f      	ldr	r2, [pc, #124]	; (80071dc <HAL_DMA_Abort_IT+0x280>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d022      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a1d      	ldr	r2, [pc, #116]	; (80071e0 <HAL_DMA_Abort_IT+0x284>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d01d      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a1c      	ldr	r2, [pc, #112]	; (80071e4 <HAL_DMA_Abort_IT+0x288>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d018      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a1a      	ldr	r2, [pc, #104]	; (80071e8 <HAL_DMA_Abort_IT+0x28c>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d013      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a19      	ldr	r2, [pc, #100]	; (80071ec <HAL_DMA_Abort_IT+0x290>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d00e      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a17      	ldr	r2, [pc, #92]	; (80071f0 <HAL_DMA_Abort_IT+0x294>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d009      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a16      	ldr	r2, [pc, #88]	; (80071f4 <HAL_DMA_Abort_IT+0x298>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d004      	beq.n	80071aa <HAL_DMA_Abort_IT+0x24e>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a14      	ldr	r2, [pc, #80]	; (80071f8 <HAL_DMA_Abort_IT+0x29c>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d128      	bne.n	80071fc <HAL_DMA_Abort_IT+0x2a0>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f022 0201 	bic.w	r2, r2, #1
 80071b8:	601a      	str	r2, [r3, #0]
 80071ba:	e027      	b.n	800720c <HAL_DMA_Abort_IT+0x2b0>
 80071bc:	40020010 	.word	0x40020010
 80071c0:	40020028 	.word	0x40020028
 80071c4:	40020040 	.word	0x40020040
 80071c8:	40020058 	.word	0x40020058
 80071cc:	40020070 	.word	0x40020070
 80071d0:	40020088 	.word	0x40020088
 80071d4:	400200a0 	.word	0x400200a0
 80071d8:	400200b8 	.word	0x400200b8
 80071dc:	40020410 	.word	0x40020410
 80071e0:	40020428 	.word	0x40020428
 80071e4:	40020440 	.word	0x40020440
 80071e8:	40020458 	.word	0x40020458
 80071ec:	40020470 	.word	0x40020470
 80071f0:	40020488 	.word	0x40020488
 80071f4:	400204a0 	.word	0x400204a0
 80071f8:	400204b8 	.word	0x400204b8
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f022 0201 	bic.w	r2, r2, #1
 800720a:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a5c      	ldr	r2, [pc, #368]	; (8007384 <HAL_DMA_Abort_IT+0x428>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d072      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a5b      	ldr	r2, [pc, #364]	; (8007388 <HAL_DMA_Abort_IT+0x42c>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d06d      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a59      	ldr	r2, [pc, #356]	; (800738c <HAL_DMA_Abort_IT+0x430>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d068      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a58      	ldr	r2, [pc, #352]	; (8007390 <HAL_DMA_Abort_IT+0x434>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d063      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a56      	ldr	r2, [pc, #344]	; (8007394 <HAL_DMA_Abort_IT+0x438>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d05e      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a55      	ldr	r2, [pc, #340]	; (8007398 <HAL_DMA_Abort_IT+0x43c>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d059      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a53      	ldr	r2, [pc, #332]	; (800739c <HAL_DMA_Abort_IT+0x440>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d054      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a52      	ldr	r2, [pc, #328]	; (80073a0 <HAL_DMA_Abort_IT+0x444>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d04f      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a50      	ldr	r2, [pc, #320]	; (80073a4 <HAL_DMA_Abort_IT+0x448>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d04a      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a4f      	ldr	r2, [pc, #316]	; (80073a8 <HAL_DMA_Abort_IT+0x44c>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d045      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a4d      	ldr	r2, [pc, #308]	; (80073ac <HAL_DMA_Abort_IT+0x450>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d040      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a4c      	ldr	r2, [pc, #304]	; (80073b0 <HAL_DMA_Abort_IT+0x454>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d03b      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a4a      	ldr	r2, [pc, #296]	; (80073b4 <HAL_DMA_Abort_IT+0x458>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d036      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a49      	ldr	r2, [pc, #292]	; (80073b8 <HAL_DMA_Abort_IT+0x45c>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d031      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a47      	ldr	r2, [pc, #284]	; (80073bc <HAL_DMA_Abort_IT+0x460>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d02c      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a46      	ldr	r2, [pc, #280]	; (80073c0 <HAL_DMA_Abort_IT+0x464>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d027      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a44      	ldr	r2, [pc, #272]	; (80073c4 <HAL_DMA_Abort_IT+0x468>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d022      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a43      	ldr	r2, [pc, #268]	; (80073c8 <HAL_DMA_Abort_IT+0x46c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d01d      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a41      	ldr	r2, [pc, #260]	; (80073cc <HAL_DMA_Abort_IT+0x470>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d018      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a40      	ldr	r2, [pc, #256]	; (80073d0 <HAL_DMA_Abort_IT+0x474>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d013      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a3e      	ldr	r2, [pc, #248]	; (80073d4 <HAL_DMA_Abort_IT+0x478>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d00e      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a3d      	ldr	r2, [pc, #244]	; (80073d8 <HAL_DMA_Abort_IT+0x47c>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d009      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a3b      	ldr	r2, [pc, #236]	; (80073dc <HAL_DMA_Abort_IT+0x480>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d004      	beq.n	80072fc <HAL_DMA_Abort_IT+0x3a0>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a3a      	ldr	r2, [pc, #232]	; (80073e0 <HAL_DMA_Abort_IT+0x484>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d101      	bne.n	8007300 <HAL_DMA_Abort_IT+0x3a4>
 80072fc:	2301      	movs	r3, #1
 80072fe:	e000      	b.n	8007302 <HAL_DMA_Abort_IT+0x3a6>
 8007300:	2300      	movs	r3, #0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d028      	beq.n	8007358 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007310:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007314:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800731a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007320:	f003 031f 	and.w	r3, r3, #31
 8007324:	2201      	movs	r2, #1
 8007326:	409a      	lsls	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007334:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00c      	beq.n	8007358 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007348:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800734c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007352:	687a      	ldr	r2, [r7, #4]
 8007354:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007356:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800736c:	2b00      	cmp	r3, #0
 800736e:	d003      	beq.n	8007378 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	3710      	adds	r7, #16
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	40020010 	.word	0x40020010
 8007388:	40020028 	.word	0x40020028
 800738c:	40020040 	.word	0x40020040
 8007390:	40020058 	.word	0x40020058
 8007394:	40020070 	.word	0x40020070
 8007398:	40020088 	.word	0x40020088
 800739c:	400200a0 	.word	0x400200a0
 80073a0:	400200b8 	.word	0x400200b8
 80073a4:	40020410 	.word	0x40020410
 80073a8:	40020428 	.word	0x40020428
 80073ac:	40020440 	.word	0x40020440
 80073b0:	40020458 	.word	0x40020458
 80073b4:	40020470 	.word	0x40020470
 80073b8:	40020488 	.word	0x40020488
 80073bc:	400204a0 	.word	0x400204a0
 80073c0:	400204b8 	.word	0x400204b8
 80073c4:	58025408 	.word	0x58025408
 80073c8:	5802541c 	.word	0x5802541c
 80073cc:	58025430 	.word	0x58025430
 80073d0:	58025444 	.word	0x58025444
 80073d4:	58025458 	.word	0x58025458
 80073d8:	5802546c 	.word	0x5802546c
 80073dc:	58025480 	.word	0x58025480
 80073e0:	58025494 	.word	0x58025494

080073e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b08a      	sub	sp, #40	; 0x28
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80073ec:	2300      	movs	r3, #0
 80073ee:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80073f0:	4b67      	ldr	r3, [pc, #412]	; (8007590 <HAL_DMA_IRQHandler+0x1ac>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a67      	ldr	r2, [pc, #412]	; (8007594 <HAL_DMA_IRQHandler+0x1b0>)
 80073f6:	fba2 2303 	umull	r2, r3, r2, r3
 80073fa:	0a9b      	lsrs	r3, r3, #10
 80073fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007402:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007408:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800740a:	6a3b      	ldr	r3, [r7, #32]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a5f      	ldr	r2, [pc, #380]	; (8007598 <HAL_DMA_IRQHandler+0x1b4>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d04a      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a5d      	ldr	r2, [pc, #372]	; (800759c <HAL_DMA_IRQHandler+0x1b8>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d045      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a5c      	ldr	r2, [pc, #368]	; (80075a0 <HAL_DMA_IRQHandler+0x1bc>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d040      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a5a      	ldr	r2, [pc, #360]	; (80075a4 <HAL_DMA_IRQHandler+0x1c0>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d03b      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a59      	ldr	r2, [pc, #356]	; (80075a8 <HAL_DMA_IRQHandler+0x1c4>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d036      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a57      	ldr	r2, [pc, #348]	; (80075ac <HAL_DMA_IRQHandler+0x1c8>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d031      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a56      	ldr	r2, [pc, #344]	; (80075b0 <HAL_DMA_IRQHandler+0x1cc>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d02c      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a54      	ldr	r2, [pc, #336]	; (80075b4 <HAL_DMA_IRQHandler+0x1d0>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d027      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a53      	ldr	r2, [pc, #332]	; (80075b8 <HAL_DMA_IRQHandler+0x1d4>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d022      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a51      	ldr	r2, [pc, #324]	; (80075bc <HAL_DMA_IRQHandler+0x1d8>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d01d      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a50      	ldr	r2, [pc, #320]	; (80075c0 <HAL_DMA_IRQHandler+0x1dc>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d018      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a4e      	ldr	r2, [pc, #312]	; (80075c4 <HAL_DMA_IRQHandler+0x1e0>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d013      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a4d      	ldr	r2, [pc, #308]	; (80075c8 <HAL_DMA_IRQHandler+0x1e4>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d00e      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a4b      	ldr	r2, [pc, #300]	; (80075cc <HAL_DMA_IRQHandler+0x1e8>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d009      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a4a      	ldr	r2, [pc, #296]	; (80075d0 <HAL_DMA_IRQHandler+0x1ec>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d004      	beq.n	80074b6 <HAL_DMA_IRQHandler+0xd2>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a48      	ldr	r2, [pc, #288]	; (80075d4 <HAL_DMA_IRQHandler+0x1f0>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d101      	bne.n	80074ba <HAL_DMA_IRQHandler+0xd6>
 80074b6:	2301      	movs	r3, #1
 80074b8:	e000      	b.n	80074bc <HAL_DMA_IRQHandler+0xd8>
 80074ba:	2300      	movs	r3, #0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	f000 842b 	beq.w	8007d18 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074c6:	f003 031f 	and.w	r3, r3, #31
 80074ca:	2208      	movs	r2, #8
 80074cc:	409a      	lsls	r2, r3
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	4013      	ands	r3, r2
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 80a2 	beq.w	800761c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a2e      	ldr	r2, [pc, #184]	; (8007598 <HAL_DMA_IRQHandler+0x1b4>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d04a      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a2d      	ldr	r2, [pc, #180]	; (800759c <HAL_DMA_IRQHandler+0x1b8>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d045      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a2b      	ldr	r2, [pc, #172]	; (80075a0 <HAL_DMA_IRQHandler+0x1bc>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d040      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a2a      	ldr	r2, [pc, #168]	; (80075a4 <HAL_DMA_IRQHandler+0x1c0>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d03b      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a28      	ldr	r2, [pc, #160]	; (80075a8 <HAL_DMA_IRQHandler+0x1c4>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d036      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a27      	ldr	r2, [pc, #156]	; (80075ac <HAL_DMA_IRQHandler+0x1c8>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d031      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a25      	ldr	r2, [pc, #148]	; (80075b0 <HAL_DMA_IRQHandler+0x1cc>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d02c      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a24      	ldr	r2, [pc, #144]	; (80075b4 <HAL_DMA_IRQHandler+0x1d0>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d027      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a22      	ldr	r2, [pc, #136]	; (80075b8 <HAL_DMA_IRQHandler+0x1d4>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d022      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a21      	ldr	r2, [pc, #132]	; (80075bc <HAL_DMA_IRQHandler+0x1d8>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d01d      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a1f      	ldr	r2, [pc, #124]	; (80075c0 <HAL_DMA_IRQHandler+0x1dc>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d018      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a1e      	ldr	r2, [pc, #120]	; (80075c4 <HAL_DMA_IRQHandler+0x1e0>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d013      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a1c      	ldr	r2, [pc, #112]	; (80075c8 <HAL_DMA_IRQHandler+0x1e4>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d00e      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a1b      	ldr	r2, [pc, #108]	; (80075cc <HAL_DMA_IRQHandler+0x1e8>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d009      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a19      	ldr	r2, [pc, #100]	; (80075d0 <HAL_DMA_IRQHandler+0x1ec>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d004      	beq.n	8007578 <HAL_DMA_IRQHandler+0x194>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a18      	ldr	r2, [pc, #96]	; (80075d4 <HAL_DMA_IRQHandler+0x1f0>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d12f      	bne.n	80075d8 <HAL_DMA_IRQHandler+0x1f4>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f003 0304 	and.w	r3, r3, #4
 8007582:	2b00      	cmp	r3, #0
 8007584:	bf14      	ite	ne
 8007586:	2301      	movne	r3, #1
 8007588:	2300      	moveq	r3, #0
 800758a:	b2db      	uxtb	r3, r3
 800758c:	e02e      	b.n	80075ec <HAL_DMA_IRQHandler+0x208>
 800758e:	bf00      	nop
 8007590:	24000014 	.word	0x24000014
 8007594:	1b4e81b5 	.word	0x1b4e81b5
 8007598:	40020010 	.word	0x40020010
 800759c:	40020028 	.word	0x40020028
 80075a0:	40020040 	.word	0x40020040
 80075a4:	40020058 	.word	0x40020058
 80075a8:	40020070 	.word	0x40020070
 80075ac:	40020088 	.word	0x40020088
 80075b0:	400200a0 	.word	0x400200a0
 80075b4:	400200b8 	.word	0x400200b8
 80075b8:	40020410 	.word	0x40020410
 80075bc:	40020428 	.word	0x40020428
 80075c0:	40020440 	.word	0x40020440
 80075c4:	40020458 	.word	0x40020458
 80075c8:	40020470 	.word	0x40020470
 80075cc:	40020488 	.word	0x40020488
 80075d0:	400204a0 	.word	0x400204a0
 80075d4:	400204b8 	.word	0x400204b8
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f003 0308 	and.w	r3, r3, #8
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	bf14      	ite	ne
 80075e6:	2301      	movne	r3, #1
 80075e8:	2300      	moveq	r3, #0
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d015      	beq.n	800761c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f022 0204 	bic.w	r2, r2, #4
 80075fe:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007604:	f003 031f 	and.w	r3, r3, #31
 8007608:	2208      	movs	r2, #8
 800760a:	409a      	lsls	r2, r3
 800760c:	6a3b      	ldr	r3, [r7, #32]
 800760e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007614:	f043 0201 	orr.w	r2, r3, #1
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007620:	f003 031f 	and.w	r3, r3, #31
 8007624:	69ba      	ldr	r2, [r7, #24]
 8007626:	fa22 f303 	lsr.w	r3, r2, r3
 800762a:	f003 0301 	and.w	r3, r3, #1
 800762e:	2b00      	cmp	r3, #0
 8007630:	d06e      	beq.n	8007710 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a69      	ldr	r2, [pc, #420]	; (80077dc <HAL_DMA_IRQHandler+0x3f8>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d04a      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a67      	ldr	r2, [pc, #412]	; (80077e0 <HAL_DMA_IRQHandler+0x3fc>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d045      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a66      	ldr	r2, [pc, #408]	; (80077e4 <HAL_DMA_IRQHandler+0x400>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d040      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a64      	ldr	r2, [pc, #400]	; (80077e8 <HAL_DMA_IRQHandler+0x404>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d03b      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a63      	ldr	r2, [pc, #396]	; (80077ec <HAL_DMA_IRQHandler+0x408>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d036      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a61      	ldr	r2, [pc, #388]	; (80077f0 <HAL_DMA_IRQHandler+0x40c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d031      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a60      	ldr	r2, [pc, #384]	; (80077f4 <HAL_DMA_IRQHandler+0x410>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d02c      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a5e      	ldr	r2, [pc, #376]	; (80077f8 <HAL_DMA_IRQHandler+0x414>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d027      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a5d      	ldr	r2, [pc, #372]	; (80077fc <HAL_DMA_IRQHandler+0x418>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d022      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a5b      	ldr	r2, [pc, #364]	; (8007800 <HAL_DMA_IRQHandler+0x41c>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d01d      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a5a      	ldr	r2, [pc, #360]	; (8007804 <HAL_DMA_IRQHandler+0x420>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d018      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a58      	ldr	r2, [pc, #352]	; (8007808 <HAL_DMA_IRQHandler+0x424>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d013      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a57      	ldr	r2, [pc, #348]	; (800780c <HAL_DMA_IRQHandler+0x428>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d00e      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a55      	ldr	r2, [pc, #340]	; (8007810 <HAL_DMA_IRQHandler+0x42c>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d009      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a54      	ldr	r2, [pc, #336]	; (8007814 <HAL_DMA_IRQHandler+0x430>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d004      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x2ee>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a52      	ldr	r2, [pc, #328]	; (8007818 <HAL_DMA_IRQHandler+0x434>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d10a      	bne.n	80076e8 <HAL_DMA_IRQHandler+0x304>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	695b      	ldr	r3, [r3, #20]
 80076d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076dc:	2b00      	cmp	r3, #0
 80076de:	bf14      	ite	ne
 80076e0:	2301      	movne	r3, #1
 80076e2:	2300      	moveq	r3, #0
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	e003      	b.n	80076f0 <HAL_DMA_IRQHandler+0x30c>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2300      	movs	r3, #0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00d      	beq.n	8007710 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076f8:	f003 031f 	and.w	r3, r3, #31
 80076fc:	2201      	movs	r2, #1
 80076fe:	409a      	lsls	r2, r3
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007708:	f043 0202 	orr.w	r2, r3, #2
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007714:	f003 031f 	and.w	r3, r3, #31
 8007718:	2204      	movs	r2, #4
 800771a:	409a      	lsls	r2, r3
 800771c:	69bb      	ldr	r3, [r7, #24]
 800771e:	4013      	ands	r3, r2
 8007720:	2b00      	cmp	r3, #0
 8007722:	f000 808f 	beq.w	8007844 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a2c      	ldr	r2, [pc, #176]	; (80077dc <HAL_DMA_IRQHandler+0x3f8>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d04a      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a2a      	ldr	r2, [pc, #168]	; (80077e0 <HAL_DMA_IRQHandler+0x3fc>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d045      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a29      	ldr	r2, [pc, #164]	; (80077e4 <HAL_DMA_IRQHandler+0x400>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d040      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a27      	ldr	r2, [pc, #156]	; (80077e8 <HAL_DMA_IRQHandler+0x404>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d03b      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a26      	ldr	r2, [pc, #152]	; (80077ec <HAL_DMA_IRQHandler+0x408>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d036      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a24      	ldr	r2, [pc, #144]	; (80077f0 <HAL_DMA_IRQHandler+0x40c>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d031      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a23      	ldr	r2, [pc, #140]	; (80077f4 <HAL_DMA_IRQHandler+0x410>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d02c      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a21      	ldr	r2, [pc, #132]	; (80077f8 <HAL_DMA_IRQHandler+0x414>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d027      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a20      	ldr	r2, [pc, #128]	; (80077fc <HAL_DMA_IRQHandler+0x418>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d022      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a1e      	ldr	r2, [pc, #120]	; (8007800 <HAL_DMA_IRQHandler+0x41c>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d01d      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a1d      	ldr	r2, [pc, #116]	; (8007804 <HAL_DMA_IRQHandler+0x420>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d018      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a1b      	ldr	r2, [pc, #108]	; (8007808 <HAL_DMA_IRQHandler+0x424>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d013      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a1a      	ldr	r2, [pc, #104]	; (800780c <HAL_DMA_IRQHandler+0x428>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d00e      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a18      	ldr	r2, [pc, #96]	; (8007810 <HAL_DMA_IRQHandler+0x42c>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d009      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a17      	ldr	r2, [pc, #92]	; (8007814 <HAL_DMA_IRQHandler+0x430>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d004      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x3e2>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a15      	ldr	r2, [pc, #84]	; (8007818 <HAL_DMA_IRQHandler+0x434>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d12a      	bne.n	800781c <HAL_DMA_IRQHandler+0x438>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 0302 	and.w	r3, r3, #2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	bf14      	ite	ne
 80077d4:	2301      	movne	r3, #1
 80077d6:	2300      	moveq	r3, #0
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	e023      	b.n	8007824 <HAL_DMA_IRQHandler+0x440>
 80077dc:	40020010 	.word	0x40020010
 80077e0:	40020028 	.word	0x40020028
 80077e4:	40020040 	.word	0x40020040
 80077e8:	40020058 	.word	0x40020058
 80077ec:	40020070 	.word	0x40020070
 80077f0:	40020088 	.word	0x40020088
 80077f4:	400200a0 	.word	0x400200a0
 80077f8:	400200b8 	.word	0x400200b8
 80077fc:	40020410 	.word	0x40020410
 8007800:	40020428 	.word	0x40020428
 8007804:	40020440 	.word	0x40020440
 8007808:	40020458 	.word	0x40020458
 800780c:	40020470 	.word	0x40020470
 8007810:	40020488 	.word	0x40020488
 8007814:	400204a0 	.word	0x400204a0
 8007818:	400204b8 	.word	0x400204b8
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2300      	movs	r3, #0
 8007824:	2b00      	cmp	r3, #0
 8007826:	d00d      	beq.n	8007844 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800782c:	f003 031f 	and.w	r3, r3, #31
 8007830:	2204      	movs	r2, #4
 8007832:	409a      	lsls	r2, r3
 8007834:	6a3b      	ldr	r3, [r7, #32]
 8007836:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800783c:	f043 0204 	orr.w	r2, r3, #4
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007848:	f003 031f 	and.w	r3, r3, #31
 800784c:	2210      	movs	r2, #16
 800784e:	409a      	lsls	r2, r3
 8007850:	69bb      	ldr	r3, [r7, #24]
 8007852:	4013      	ands	r3, r2
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 80a6 	beq.w	80079a6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a85      	ldr	r2, [pc, #532]	; (8007a74 <HAL_DMA_IRQHandler+0x690>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d04a      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a83      	ldr	r2, [pc, #524]	; (8007a78 <HAL_DMA_IRQHandler+0x694>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d045      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a82      	ldr	r2, [pc, #520]	; (8007a7c <HAL_DMA_IRQHandler+0x698>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d040      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a80      	ldr	r2, [pc, #512]	; (8007a80 <HAL_DMA_IRQHandler+0x69c>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d03b      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a7f      	ldr	r2, [pc, #508]	; (8007a84 <HAL_DMA_IRQHandler+0x6a0>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d036      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a7d      	ldr	r2, [pc, #500]	; (8007a88 <HAL_DMA_IRQHandler+0x6a4>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d031      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a7c      	ldr	r2, [pc, #496]	; (8007a8c <HAL_DMA_IRQHandler+0x6a8>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d02c      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a7a      	ldr	r2, [pc, #488]	; (8007a90 <HAL_DMA_IRQHandler+0x6ac>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d027      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a79      	ldr	r2, [pc, #484]	; (8007a94 <HAL_DMA_IRQHandler+0x6b0>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d022      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a77      	ldr	r2, [pc, #476]	; (8007a98 <HAL_DMA_IRQHandler+0x6b4>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d01d      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a76      	ldr	r2, [pc, #472]	; (8007a9c <HAL_DMA_IRQHandler+0x6b8>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d018      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a74      	ldr	r2, [pc, #464]	; (8007aa0 <HAL_DMA_IRQHandler+0x6bc>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d013      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a73      	ldr	r2, [pc, #460]	; (8007aa4 <HAL_DMA_IRQHandler+0x6c0>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d00e      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a71      	ldr	r2, [pc, #452]	; (8007aa8 <HAL_DMA_IRQHandler+0x6c4>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d009      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a70      	ldr	r2, [pc, #448]	; (8007aac <HAL_DMA_IRQHandler+0x6c8>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d004      	beq.n	80078fa <HAL_DMA_IRQHandler+0x516>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a6e      	ldr	r2, [pc, #440]	; (8007ab0 <HAL_DMA_IRQHandler+0x6cc>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d10a      	bne.n	8007910 <HAL_DMA_IRQHandler+0x52c>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 0308 	and.w	r3, r3, #8
 8007904:	2b00      	cmp	r3, #0
 8007906:	bf14      	ite	ne
 8007908:	2301      	movne	r3, #1
 800790a:	2300      	moveq	r3, #0
 800790c:	b2db      	uxtb	r3, r3
 800790e:	e009      	b.n	8007924 <HAL_DMA_IRQHandler+0x540>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f003 0304 	and.w	r3, r3, #4
 800791a:	2b00      	cmp	r3, #0
 800791c:	bf14      	ite	ne
 800791e:	2301      	movne	r3, #1
 8007920:	2300      	moveq	r3, #0
 8007922:	b2db      	uxtb	r3, r3
 8007924:	2b00      	cmp	r3, #0
 8007926:	d03e      	beq.n	80079a6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800792c:	f003 031f 	and.w	r3, r3, #31
 8007930:	2210      	movs	r2, #16
 8007932:	409a      	lsls	r2, r3
 8007934:	6a3b      	ldr	r3, [r7, #32]
 8007936:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007942:	2b00      	cmp	r3, #0
 8007944:	d018      	beq.n	8007978 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007950:	2b00      	cmp	r3, #0
 8007952:	d108      	bne.n	8007966 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007958:	2b00      	cmp	r3, #0
 800795a:	d024      	beq.n	80079a6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	4798      	blx	r3
 8007964:	e01f      	b.n	80079a6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800796a:	2b00      	cmp	r3, #0
 800796c:	d01b      	beq.n	80079a6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	4798      	blx	r3
 8007976:	e016      	b.n	80079a6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007982:	2b00      	cmp	r3, #0
 8007984:	d107      	bne.n	8007996 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f022 0208 	bic.w	r2, r2, #8
 8007994:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079aa:	f003 031f 	and.w	r3, r3, #31
 80079ae:	2220      	movs	r2, #32
 80079b0:	409a      	lsls	r2, r3
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	4013      	ands	r3, r2
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	f000 8110 	beq.w	8007bdc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a2c      	ldr	r2, [pc, #176]	; (8007a74 <HAL_DMA_IRQHandler+0x690>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d04a      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a2b      	ldr	r2, [pc, #172]	; (8007a78 <HAL_DMA_IRQHandler+0x694>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d045      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a29      	ldr	r2, [pc, #164]	; (8007a7c <HAL_DMA_IRQHandler+0x698>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d040      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a28      	ldr	r2, [pc, #160]	; (8007a80 <HAL_DMA_IRQHandler+0x69c>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d03b      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a26      	ldr	r2, [pc, #152]	; (8007a84 <HAL_DMA_IRQHandler+0x6a0>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d036      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a25      	ldr	r2, [pc, #148]	; (8007a88 <HAL_DMA_IRQHandler+0x6a4>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d031      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a23      	ldr	r2, [pc, #140]	; (8007a8c <HAL_DMA_IRQHandler+0x6a8>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d02c      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a22      	ldr	r2, [pc, #136]	; (8007a90 <HAL_DMA_IRQHandler+0x6ac>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d027      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a20      	ldr	r2, [pc, #128]	; (8007a94 <HAL_DMA_IRQHandler+0x6b0>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d022      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a1f      	ldr	r2, [pc, #124]	; (8007a98 <HAL_DMA_IRQHandler+0x6b4>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d01d      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a1d      	ldr	r2, [pc, #116]	; (8007a9c <HAL_DMA_IRQHandler+0x6b8>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d018      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a1c      	ldr	r2, [pc, #112]	; (8007aa0 <HAL_DMA_IRQHandler+0x6bc>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d013      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a1a      	ldr	r2, [pc, #104]	; (8007aa4 <HAL_DMA_IRQHandler+0x6c0>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d00e      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a19      	ldr	r2, [pc, #100]	; (8007aa8 <HAL_DMA_IRQHandler+0x6c4>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d009      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a17      	ldr	r2, [pc, #92]	; (8007aac <HAL_DMA_IRQHandler+0x6c8>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d004      	beq.n	8007a5c <HAL_DMA_IRQHandler+0x678>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a16      	ldr	r2, [pc, #88]	; (8007ab0 <HAL_DMA_IRQHandler+0x6cc>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d12b      	bne.n	8007ab4 <HAL_DMA_IRQHandler+0x6d0>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f003 0310 	and.w	r3, r3, #16
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	bf14      	ite	ne
 8007a6a:	2301      	movne	r3, #1
 8007a6c:	2300      	moveq	r3, #0
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	e02a      	b.n	8007ac8 <HAL_DMA_IRQHandler+0x6e4>
 8007a72:	bf00      	nop
 8007a74:	40020010 	.word	0x40020010
 8007a78:	40020028 	.word	0x40020028
 8007a7c:	40020040 	.word	0x40020040
 8007a80:	40020058 	.word	0x40020058
 8007a84:	40020070 	.word	0x40020070
 8007a88:	40020088 	.word	0x40020088
 8007a8c:	400200a0 	.word	0x400200a0
 8007a90:	400200b8 	.word	0x400200b8
 8007a94:	40020410 	.word	0x40020410
 8007a98:	40020428 	.word	0x40020428
 8007a9c:	40020440 	.word	0x40020440
 8007aa0:	40020458 	.word	0x40020458
 8007aa4:	40020470 	.word	0x40020470
 8007aa8:	40020488 	.word	0x40020488
 8007aac:	400204a0 	.word	0x400204a0
 8007ab0:	400204b8 	.word	0x400204b8
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f003 0302 	and.w	r3, r3, #2
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	bf14      	ite	ne
 8007ac2:	2301      	movne	r3, #1
 8007ac4:	2300      	moveq	r3, #0
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f000 8087 	beq.w	8007bdc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ad2:	f003 031f 	and.w	r3, r3, #31
 8007ad6:	2220      	movs	r2, #32
 8007ad8:	409a      	lsls	r2, r3
 8007ada:	6a3b      	ldr	r3, [r7, #32]
 8007adc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b04      	cmp	r3, #4
 8007ae8:	d139      	bne.n	8007b5e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f022 0216 	bic.w	r2, r2, #22
 8007af8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	695a      	ldr	r2, [r3, #20]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b08:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d103      	bne.n	8007b1a <HAL_DMA_IRQHandler+0x736>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d007      	beq.n	8007b2a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f022 0208 	bic.w	r2, r2, #8
 8007b28:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b2e:	f003 031f 	and.w	r3, r3, #31
 8007b32:	223f      	movs	r2, #63	; 0x3f
 8007b34:	409a      	lsls	r2, r3
 8007b36:	6a3b      	ldr	r3, [r7, #32]
 8007b38:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f000 834a 	beq.w	80081e8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	4798      	blx	r3
          }
          return;
 8007b5c:	e344      	b.n	80081e8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d018      	beq.n	8007b9e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d108      	bne.n	8007b8c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d02c      	beq.n	8007bdc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	4798      	blx	r3
 8007b8a:	e027      	b.n	8007bdc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d023      	beq.n	8007bdc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	4798      	blx	r3
 8007b9c:	e01e      	b.n	8007bdc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d10f      	bne.n	8007bcc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f022 0210 	bic.w	r2, r2, #16
 8007bba:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d003      	beq.n	8007bdc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f000 8306 	beq.w	80081f2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bea:	f003 0301 	and.w	r3, r3, #1
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	f000 8088 	beq.w	8007d04 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2204      	movs	r2, #4
 8007bf8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a7a      	ldr	r2, [pc, #488]	; (8007dec <HAL_DMA_IRQHandler+0xa08>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d04a      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a79      	ldr	r2, [pc, #484]	; (8007df0 <HAL_DMA_IRQHandler+0xa0c>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d045      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a77      	ldr	r2, [pc, #476]	; (8007df4 <HAL_DMA_IRQHandler+0xa10>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d040      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a76      	ldr	r2, [pc, #472]	; (8007df8 <HAL_DMA_IRQHandler+0xa14>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d03b      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a74      	ldr	r2, [pc, #464]	; (8007dfc <HAL_DMA_IRQHandler+0xa18>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d036      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a73      	ldr	r2, [pc, #460]	; (8007e00 <HAL_DMA_IRQHandler+0xa1c>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d031      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a71      	ldr	r2, [pc, #452]	; (8007e04 <HAL_DMA_IRQHandler+0xa20>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d02c      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a70      	ldr	r2, [pc, #448]	; (8007e08 <HAL_DMA_IRQHandler+0xa24>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d027      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a6e      	ldr	r2, [pc, #440]	; (8007e0c <HAL_DMA_IRQHandler+0xa28>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d022      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a6d      	ldr	r2, [pc, #436]	; (8007e10 <HAL_DMA_IRQHandler+0xa2c>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d01d      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a6b      	ldr	r2, [pc, #428]	; (8007e14 <HAL_DMA_IRQHandler+0xa30>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d018      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a6a      	ldr	r2, [pc, #424]	; (8007e18 <HAL_DMA_IRQHandler+0xa34>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d013      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a68      	ldr	r2, [pc, #416]	; (8007e1c <HAL_DMA_IRQHandler+0xa38>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d00e      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a67      	ldr	r2, [pc, #412]	; (8007e20 <HAL_DMA_IRQHandler+0xa3c>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d009      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a65      	ldr	r2, [pc, #404]	; (8007e24 <HAL_DMA_IRQHandler+0xa40>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d004      	beq.n	8007c9c <HAL_DMA_IRQHandler+0x8b8>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4a64      	ldr	r2, [pc, #400]	; (8007e28 <HAL_DMA_IRQHandler+0xa44>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d108      	bne.n	8007cae <HAL_DMA_IRQHandler+0x8ca>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f022 0201 	bic.w	r2, r2, #1
 8007caa:	601a      	str	r2, [r3, #0]
 8007cac:	e007      	b.n	8007cbe <HAL_DMA_IRQHandler+0x8da>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f022 0201 	bic.w	r2, r2, #1
 8007cbc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	60fb      	str	r3, [r7, #12]
 8007cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d307      	bcc.n	8007cda <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 0301 	and.w	r3, r3, #1
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1f2      	bne.n	8007cbe <HAL_DMA_IRQHandler+0x8da>
 8007cd8:	e000      	b.n	8007cdc <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007cda:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0301 	and.w	r3, r3, #1
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d004      	beq.n	8007cfc <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2203      	movs	r2, #3
 8007cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007cfa:	e003      	b.n	8007d04 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	f000 8272 	beq.w	80081f2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	4798      	blx	r3
 8007d16:	e26c      	b.n	80081f2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a43      	ldr	r2, [pc, #268]	; (8007e2c <HAL_DMA_IRQHandler+0xa48>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d022      	beq.n	8007d68 <HAL_DMA_IRQHandler+0x984>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a42      	ldr	r2, [pc, #264]	; (8007e30 <HAL_DMA_IRQHandler+0xa4c>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d01d      	beq.n	8007d68 <HAL_DMA_IRQHandler+0x984>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a40      	ldr	r2, [pc, #256]	; (8007e34 <HAL_DMA_IRQHandler+0xa50>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d018      	beq.n	8007d68 <HAL_DMA_IRQHandler+0x984>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a3f      	ldr	r2, [pc, #252]	; (8007e38 <HAL_DMA_IRQHandler+0xa54>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d013      	beq.n	8007d68 <HAL_DMA_IRQHandler+0x984>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a3d      	ldr	r2, [pc, #244]	; (8007e3c <HAL_DMA_IRQHandler+0xa58>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d00e      	beq.n	8007d68 <HAL_DMA_IRQHandler+0x984>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a3c      	ldr	r2, [pc, #240]	; (8007e40 <HAL_DMA_IRQHandler+0xa5c>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d009      	beq.n	8007d68 <HAL_DMA_IRQHandler+0x984>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a3a      	ldr	r2, [pc, #232]	; (8007e44 <HAL_DMA_IRQHandler+0xa60>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d004      	beq.n	8007d68 <HAL_DMA_IRQHandler+0x984>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a39      	ldr	r2, [pc, #228]	; (8007e48 <HAL_DMA_IRQHandler+0xa64>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d101      	bne.n	8007d6c <HAL_DMA_IRQHandler+0x988>
 8007d68:	2301      	movs	r3, #1
 8007d6a:	e000      	b.n	8007d6e <HAL_DMA_IRQHandler+0x98a>
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	f000 823f 	beq.w	80081f2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d80:	f003 031f 	and.w	r3, r3, #31
 8007d84:	2204      	movs	r2, #4
 8007d86:	409a      	lsls	r2, r3
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	f000 80cd 	beq.w	8007f2c <HAL_DMA_IRQHandler+0xb48>
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	f003 0304 	and.w	r3, r3, #4
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	f000 80c7 	beq.w	8007f2c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007da2:	f003 031f 	and.w	r3, r3, #31
 8007da6:	2204      	movs	r2, #4
 8007da8:	409a      	lsls	r2, r3
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d049      	beq.n	8007e4c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d109      	bne.n	8007dd6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	f000 8210 	beq.w	80081ec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007dd4:	e20a      	b.n	80081ec <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f000 8206 	beq.w	80081ec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007de8:	e200      	b.n	80081ec <HAL_DMA_IRQHandler+0xe08>
 8007dea:	bf00      	nop
 8007dec:	40020010 	.word	0x40020010
 8007df0:	40020028 	.word	0x40020028
 8007df4:	40020040 	.word	0x40020040
 8007df8:	40020058 	.word	0x40020058
 8007dfc:	40020070 	.word	0x40020070
 8007e00:	40020088 	.word	0x40020088
 8007e04:	400200a0 	.word	0x400200a0
 8007e08:	400200b8 	.word	0x400200b8
 8007e0c:	40020410 	.word	0x40020410
 8007e10:	40020428 	.word	0x40020428
 8007e14:	40020440 	.word	0x40020440
 8007e18:	40020458 	.word	0x40020458
 8007e1c:	40020470 	.word	0x40020470
 8007e20:	40020488 	.word	0x40020488
 8007e24:	400204a0 	.word	0x400204a0
 8007e28:	400204b8 	.word	0x400204b8
 8007e2c:	58025408 	.word	0x58025408
 8007e30:	5802541c 	.word	0x5802541c
 8007e34:	58025430 	.word	0x58025430
 8007e38:	58025444 	.word	0x58025444
 8007e3c:	58025458 	.word	0x58025458
 8007e40:	5802546c 	.word	0x5802546c
 8007e44:	58025480 	.word	0x58025480
 8007e48:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	f003 0320 	and.w	r3, r3, #32
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d160      	bne.n	8007f18 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a8c      	ldr	r2, [pc, #560]	; (800808c <HAL_DMA_IRQHandler+0xca8>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d04a      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a8a      	ldr	r2, [pc, #552]	; (8008090 <HAL_DMA_IRQHandler+0xcac>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d045      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a89      	ldr	r2, [pc, #548]	; (8008094 <HAL_DMA_IRQHandler+0xcb0>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d040      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a87      	ldr	r2, [pc, #540]	; (8008098 <HAL_DMA_IRQHandler+0xcb4>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d03b      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a86      	ldr	r2, [pc, #536]	; (800809c <HAL_DMA_IRQHandler+0xcb8>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d036      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a84      	ldr	r2, [pc, #528]	; (80080a0 <HAL_DMA_IRQHandler+0xcbc>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d031      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a83      	ldr	r2, [pc, #524]	; (80080a4 <HAL_DMA_IRQHandler+0xcc0>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d02c      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a81      	ldr	r2, [pc, #516]	; (80080a8 <HAL_DMA_IRQHandler+0xcc4>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d027      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a80      	ldr	r2, [pc, #512]	; (80080ac <HAL_DMA_IRQHandler+0xcc8>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d022      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a7e      	ldr	r2, [pc, #504]	; (80080b0 <HAL_DMA_IRQHandler+0xccc>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d01d      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a7d      	ldr	r2, [pc, #500]	; (80080b4 <HAL_DMA_IRQHandler+0xcd0>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d018      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a7b      	ldr	r2, [pc, #492]	; (80080b8 <HAL_DMA_IRQHandler+0xcd4>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d013      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a7a      	ldr	r2, [pc, #488]	; (80080bc <HAL_DMA_IRQHandler+0xcd8>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d00e      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a78      	ldr	r2, [pc, #480]	; (80080c0 <HAL_DMA_IRQHandler+0xcdc>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d009      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a77      	ldr	r2, [pc, #476]	; (80080c4 <HAL_DMA_IRQHandler+0xce0>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d004      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0xb12>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a75      	ldr	r2, [pc, #468]	; (80080c8 <HAL_DMA_IRQHandler+0xce4>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d108      	bne.n	8007f08 <HAL_DMA_IRQHandler+0xb24>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f022 0208 	bic.w	r2, r2, #8
 8007f04:	601a      	str	r2, [r3, #0]
 8007f06:	e007      	b.n	8007f18 <HAL_DMA_IRQHandler+0xb34>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f022 0204 	bic.w	r2, r2, #4
 8007f16:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	f000 8165 	beq.w	80081ec <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f2a:	e15f      	b.n	80081ec <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f30:	f003 031f 	and.w	r3, r3, #31
 8007f34:	2202      	movs	r2, #2
 8007f36:	409a      	lsls	r2, r3
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	4013      	ands	r3, r2
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f000 80c5 	beq.w	80080cc <HAL_DMA_IRQHandler+0xce8>
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	f003 0302 	and.w	r3, r3, #2
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	f000 80bf 	beq.w	80080cc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f52:	f003 031f 	and.w	r3, r3, #31
 8007f56:	2202      	movs	r2, #2
 8007f58:	409a      	lsls	r2, r3
 8007f5a:	69fb      	ldr	r3, [r7, #28]
 8007f5c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d018      	beq.n	8007f9a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d109      	bne.n	8007f86 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f000 813a 	beq.w	80081f0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f84:	e134      	b.n	80081f0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 8130 	beq.w	80081f0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f98:	e12a      	b.n	80081f0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	f003 0320 	and.w	r3, r3, #32
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d168      	bne.n	8008076 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a38      	ldr	r2, [pc, #224]	; (800808c <HAL_DMA_IRQHandler+0xca8>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d04a      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a37      	ldr	r2, [pc, #220]	; (8008090 <HAL_DMA_IRQHandler+0xcac>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d045      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a35      	ldr	r2, [pc, #212]	; (8008094 <HAL_DMA_IRQHandler+0xcb0>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d040      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a34      	ldr	r2, [pc, #208]	; (8008098 <HAL_DMA_IRQHandler+0xcb4>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d03b      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a32      	ldr	r2, [pc, #200]	; (800809c <HAL_DMA_IRQHandler+0xcb8>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d036      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a31      	ldr	r2, [pc, #196]	; (80080a0 <HAL_DMA_IRQHandler+0xcbc>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d031      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a2f      	ldr	r2, [pc, #188]	; (80080a4 <HAL_DMA_IRQHandler+0xcc0>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d02c      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a2e      	ldr	r2, [pc, #184]	; (80080a8 <HAL_DMA_IRQHandler+0xcc4>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d027      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a2c      	ldr	r2, [pc, #176]	; (80080ac <HAL_DMA_IRQHandler+0xcc8>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d022      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a2b      	ldr	r2, [pc, #172]	; (80080b0 <HAL_DMA_IRQHandler+0xccc>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d01d      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a29      	ldr	r2, [pc, #164]	; (80080b4 <HAL_DMA_IRQHandler+0xcd0>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d018      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a28      	ldr	r2, [pc, #160]	; (80080b8 <HAL_DMA_IRQHandler+0xcd4>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d013      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a26      	ldr	r2, [pc, #152]	; (80080bc <HAL_DMA_IRQHandler+0xcd8>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d00e      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a25      	ldr	r2, [pc, #148]	; (80080c0 <HAL_DMA_IRQHandler+0xcdc>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d009      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a23      	ldr	r2, [pc, #140]	; (80080c4 <HAL_DMA_IRQHandler+0xce0>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d004      	beq.n	8008044 <HAL_DMA_IRQHandler+0xc60>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a22      	ldr	r2, [pc, #136]	; (80080c8 <HAL_DMA_IRQHandler+0xce4>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d108      	bne.n	8008056 <HAL_DMA_IRQHandler+0xc72>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f022 0214 	bic.w	r2, r2, #20
 8008052:	601a      	str	r2, [r3, #0]
 8008054:	e007      	b.n	8008066 <HAL_DMA_IRQHandler+0xc82>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f022 020a 	bic.w	r2, r2, #10
 8008064:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2201      	movs	r2, #1
 8008072:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800807a:	2b00      	cmp	r3, #0
 800807c:	f000 80b8 	beq.w	80081f0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008088:	e0b2      	b.n	80081f0 <HAL_DMA_IRQHandler+0xe0c>
 800808a:	bf00      	nop
 800808c:	40020010 	.word	0x40020010
 8008090:	40020028 	.word	0x40020028
 8008094:	40020040 	.word	0x40020040
 8008098:	40020058 	.word	0x40020058
 800809c:	40020070 	.word	0x40020070
 80080a0:	40020088 	.word	0x40020088
 80080a4:	400200a0 	.word	0x400200a0
 80080a8:	400200b8 	.word	0x400200b8
 80080ac:	40020410 	.word	0x40020410
 80080b0:	40020428 	.word	0x40020428
 80080b4:	40020440 	.word	0x40020440
 80080b8:	40020458 	.word	0x40020458
 80080bc:	40020470 	.word	0x40020470
 80080c0:	40020488 	.word	0x40020488
 80080c4:	400204a0 	.word	0x400204a0
 80080c8:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080d0:	f003 031f 	and.w	r3, r3, #31
 80080d4:	2208      	movs	r2, #8
 80080d6:	409a      	lsls	r2, r3
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	4013      	ands	r3, r2
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f000 8088 	beq.w	80081f2 <HAL_DMA_IRQHandler+0xe0e>
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	f003 0308 	and.w	r3, r3, #8
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 8082 	beq.w	80081f2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a41      	ldr	r2, [pc, #260]	; (80081f8 <HAL_DMA_IRQHandler+0xe14>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d04a      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a3f      	ldr	r2, [pc, #252]	; (80081fc <HAL_DMA_IRQHandler+0xe18>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d045      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a3e      	ldr	r2, [pc, #248]	; (8008200 <HAL_DMA_IRQHandler+0xe1c>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d040      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a3c      	ldr	r2, [pc, #240]	; (8008204 <HAL_DMA_IRQHandler+0xe20>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d03b      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a3b      	ldr	r2, [pc, #236]	; (8008208 <HAL_DMA_IRQHandler+0xe24>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d036      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a39      	ldr	r2, [pc, #228]	; (800820c <HAL_DMA_IRQHandler+0xe28>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d031      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a38      	ldr	r2, [pc, #224]	; (8008210 <HAL_DMA_IRQHandler+0xe2c>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d02c      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a36      	ldr	r2, [pc, #216]	; (8008214 <HAL_DMA_IRQHandler+0xe30>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d027      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a35      	ldr	r2, [pc, #212]	; (8008218 <HAL_DMA_IRQHandler+0xe34>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d022      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a33      	ldr	r2, [pc, #204]	; (800821c <HAL_DMA_IRQHandler+0xe38>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d01d      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a32      	ldr	r2, [pc, #200]	; (8008220 <HAL_DMA_IRQHandler+0xe3c>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d018      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a30      	ldr	r2, [pc, #192]	; (8008224 <HAL_DMA_IRQHandler+0xe40>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d013      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a2f      	ldr	r2, [pc, #188]	; (8008228 <HAL_DMA_IRQHandler+0xe44>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d00e      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a2d      	ldr	r2, [pc, #180]	; (800822c <HAL_DMA_IRQHandler+0xe48>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d009      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a2c      	ldr	r2, [pc, #176]	; (8008230 <HAL_DMA_IRQHandler+0xe4c>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d004      	beq.n	800818e <HAL_DMA_IRQHandler+0xdaa>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a2a      	ldr	r2, [pc, #168]	; (8008234 <HAL_DMA_IRQHandler+0xe50>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d108      	bne.n	80081a0 <HAL_DMA_IRQHandler+0xdbc>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	681a      	ldr	r2, [r3, #0]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f022 021c 	bic.w	r2, r2, #28
 800819c:	601a      	str	r2, [r3, #0]
 800819e:	e007      	b.n	80081b0 <HAL_DMA_IRQHandler+0xdcc>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f022 020e 	bic.w	r2, r2, #14
 80081ae:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081b4:	f003 031f 	and.w	r3, r3, #31
 80081b8:	2201      	movs	r2, #1
 80081ba:	409a      	lsls	r2, r3
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2201      	movs	r2, #1
 80081d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d009      	beq.n	80081f2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	4798      	blx	r3
 80081e6:	e004      	b.n	80081f2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80081e8:	bf00      	nop
 80081ea:	e002      	b.n	80081f2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081ec:	bf00      	nop
 80081ee:	e000      	b.n	80081f2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081f0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80081f2:	3728      	adds	r7, #40	; 0x28
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}
 80081f8:	40020010 	.word	0x40020010
 80081fc:	40020028 	.word	0x40020028
 8008200:	40020040 	.word	0x40020040
 8008204:	40020058 	.word	0x40020058
 8008208:	40020070 	.word	0x40020070
 800820c:	40020088 	.word	0x40020088
 8008210:	400200a0 	.word	0x400200a0
 8008214:	400200b8 	.word	0x400200b8
 8008218:	40020410 	.word	0x40020410
 800821c:	40020428 	.word	0x40020428
 8008220:	40020440 	.word	0x40020440
 8008224:	40020458 	.word	0x40020458
 8008228:	40020470 	.word	0x40020470
 800822c:	40020488 	.word	0x40020488
 8008230:	400204a0 	.word	0x400204a0
 8008234:	400204b8 	.word	0x400204b8

08008238 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008246:	b2db      	uxtb	r3, r3
}
 8008248:	4618      	mov	r0, r3
 800824a:	370c      	adds	r7, #12
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr

08008254 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008260:	4618      	mov	r0, r3
 8008262:	370c      	adds	r7, #12
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr

0800826c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800826c:	b480      	push	{r7}
 800826e:	b087      	sub	sp, #28
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	607a      	str	r2, [r7, #4]
 8008278:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800827e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008284:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a84      	ldr	r2, [pc, #528]	; (800849c <DMA_SetConfig+0x230>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d072      	beq.n	8008376 <DMA_SetConfig+0x10a>
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a82      	ldr	r2, [pc, #520]	; (80084a0 <DMA_SetConfig+0x234>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d06d      	beq.n	8008376 <DMA_SetConfig+0x10a>
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a81      	ldr	r2, [pc, #516]	; (80084a4 <DMA_SetConfig+0x238>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d068      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a7f      	ldr	r2, [pc, #508]	; (80084a8 <DMA_SetConfig+0x23c>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d063      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a7e      	ldr	r2, [pc, #504]	; (80084ac <DMA_SetConfig+0x240>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d05e      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a7c      	ldr	r2, [pc, #496]	; (80084b0 <DMA_SetConfig+0x244>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d059      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a7b      	ldr	r2, [pc, #492]	; (80084b4 <DMA_SetConfig+0x248>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d054      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a79      	ldr	r2, [pc, #484]	; (80084b8 <DMA_SetConfig+0x24c>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d04f      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a78      	ldr	r2, [pc, #480]	; (80084bc <DMA_SetConfig+0x250>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d04a      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a76      	ldr	r2, [pc, #472]	; (80084c0 <DMA_SetConfig+0x254>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d045      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a75      	ldr	r2, [pc, #468]	; (80084c4 <DMA_SetConfig+0x258>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d040      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a73      	ldr	r2, [pc, #460]	; (80084c8 <DMA_SetConfig+0x25c>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d03b      	beq.n	8008376 <DMA_SetConfig+0x10a>
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a72      	ldr	r2, [pc, #456]	; (80084cc <DMA_SetConfig+0x260>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d036      	beq.n	8008376 <DMA_SetConfig+0x10a>
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a70      	ldr	r2, [pc, #448]	; (80084d0 <DMA_SetConfig+0x264>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d031      	beq.n	8008376 <DMA_SetConfig+0x10a>
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a6f      	ldr	r2, [pc, #444]	; (80084d4 <DMA_SetConfig+0x268>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d02c      	beq.n	8008376 <DMA_SetConfig+0x10a>
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a6d      	ldr	r2, [pc, #436]	; (80084d8 <DMA_SetConfig+0x26c>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d027      	beq.n	8008376 <DMA_SetConfig+0x10a>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a6c      	ldr	r2, [pc, #432]	; (80084dc <DMA_SetConfig+0x270>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d022      	beq.n	8008376 <DMA_SetConfig+0x10a>
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a6a      	ldr	r2, [pc, #424]	; (80084e0 <DMA_SetConfig+0x274>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d01d      	beq.n	8008376 <DMA_SetConfig+0x10a>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a69      	ldr	r2, [pc, #420]	; (80084e4 <DMA_SetConfig+0x278>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d018      	beq.n	8008376 <DMA_SetConfig+0x10a>
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a67      	ldr	r2, [pc, #412]	; (80084e8 <DMA_SetConfig+0x27c>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d013      	beq.n	8008376 <DMA_SetConfig+0x10a>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a66      	ldr	r2, [pc, #408]	; (80084ec <DMA_SetConfig+0x280>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d00e      	beq.n	8008376 <DMA_SetConfig+0x10a>
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a64      	ldr	r2, [pc, #400]	; (80084f0 <DMA_SetConfig+0x284>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d009      	beq.n	8008376 <DMA_SetConfig+0x10a>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a63      	ldr	r2, [pc, #396]	; (80084f4 <DMA_SetConfig+0x288>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d004      	beq.n	8008376 <DMA_SetConfig+0x10a>
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a61      	ldr	r2, [pc, #388]	; (80084f8 <DMA_SetConfig+0x28c>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d101      	bne.n	800837a <DMA_SetConfig+0x10e>
 8008376:	2301      	movs	r3, #1
 8008378:	e000      	b.n	800837c <DMA_SetConfig+0x110>
 800837a:	2300      	movs	r3, #0
 800837c:	2b00      	cmp	r3, #0
 800837e:	d00d      	beq.n	800839c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008388:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800838e:	2b00      	cmp	r3, #0
 8008390:	d004      	beq.n	800839c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800839a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a3e      	ldr	r2, [pc, #248]	; (800849c <DMA_SetConfig+0x230>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d04a      	beq.n	800843c <DMA_SetConfig+0x1d0>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a3d      	ldr	r2, [pc, #244]	; (80084a0 <DMA_SetConfig+0x234>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d045      	beq.n	800843c <DMA_SetConfig+0x1d0>
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a3b      	ldr	r2, [pc, #236]	; (80084a4 <DMA_SetConfig+0x238>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d040      	beq.n	800843c <DMA_SetConfig+0x1d0>
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a3a      	ldr	r2, [pc, #232]	; (80084a8 <DMA_SetConfig+0x23c>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d03b      	beq.n	800843c <DMA_SetConfig+0x1d0>
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a38      	ldr	r2, [pc, #224]	; (80084ac <DMA_SetConfig+0x240>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d036      	beq.n	800843c <DMA_SetConfig+0x1d0>
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a37      	ldr	r2, [pc, #220]	; (80084b0 <DMA_SetConfig+0x244>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d031      	beq.n	800843c <DMA_SetConfig+0x1d0>
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a35      	ldr	r2, [pc, #212]	; (80084b4 <DMA_SetConfig+0x248>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d02c      	beq.n	800843c <DMA_SetConfig+0x1d0>
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a34      	ldr	r2, [pc, #208]	; (80084b8 <DMA_SetConfig+0x24c>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d027      	beq.n	800843c <DMA_SetConfig+0x1d0>
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a32      	ldr	r2, [pc, #200]	; (80084bc <DMA_SetConfig+0x250>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d022      	beq.n	800843c <DMA_SetConfig+0x1d0>
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a31      	ldr	r2, [pc, #196]	; (80084c0 <DMA_SetConfig+0x254>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d01d      	beq.n	800843c <DMA_SetConfig+0x1d0>
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a2f      	ldr	r2, [pc, #188]	; (80084c4 <DMA_SetConfig+0x258>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d018      	beq.n	800843c <DMA_SetConfig+0x1d0>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a2e      	ldr	r2, [pc, #184]	; (80084c8 <DMA_SetConfig+0x25c>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d013      	beq.n	800843c <DMA_SetConfig+0x1d0>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a2c      	ldr	r2, [pc, #176]	; (80084cc <DMA_SetConfig+0x260>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d00e      	beq.n	800843c <DMA_SetConfig+0x1d0>
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a2b      	ldr	r2, [pc, #172]	; (80084d0 <DMA_SetConfig+0x264>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d009      	beq.n	800843c <DMA_SetConfig+0x1d0>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a29      	ldr	r2, [pc, #164]	; (80084d4 <DMA_SetConfig+0x268>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d004      	beq.n	800843c <DMA_SetConfig+0x1d0>
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a28      	ldr	r2, [pc, #160]	; (80084d8 <DMA_SetConfig+0x26c>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d101      	bne.n	8008440 <DMA_SetConfig+0x1d4>
 800843c:	2301      	movs	r3, #1
 800843e:	e000      	b.n	8008442 <DMA_SetConfig+0x1d6>
 8008440:	2300      	movs	r3, #0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d05a      	beq.n	80084fc <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800844a:	f003 031f 	and.w	r3, r3, #31
 800844e:	223f      	movs	r2, #63	; 0x3f
 8008450:	409a      	lsls	r2, r3
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008464:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	683a      	ldr	r2, [r7, #0]
 800846c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	689b      	ldr	r3, [r3, #8]
 8008472:	2b40      	cmp	r3, #64	; 0x40
 8008474:	d108      	bne.n	8008488 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	68ba      	ldr	r2, [r7, #8]
 8008484:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008486:	e087      	b.n	8008598 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	68ba      	ldr	r2, [r7, #8]
 800848e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	60da      	str	r2, [r3, #12]
}
 8008498:	e07e      	b.n	8008598 <DMA_SetConfig+0x32c>
 800849a:	bf00      	nop
 800849c:	40020010 	.word	0x40020010
 80084a0:	40020028 	.word	0x40020028
 80084a4:	40020040 	.word	0x40020040
 80084a8:	40020058 	.word	0x40020058
 80084ac:	40020070 	.word	0x40020070
 80084b0:	40020088 	.word	0x40020088
 80084b4:	400200a0 	.word	0x400200a0
 80084b8:	400200b8 	.word	0x400200b8
 80084bc:	40020410 	.word	0x40020410
 80084c0:	40020428 	.word	0x40020428
 80084c4:	40020440 	.word	0x40020440
 80084c8:	40020458 	.word	0x40020458
 80084cc:	40020470 	.word	0x40020470
 80084d0:	40020488 	.word	0x40020488
 80084d4:	400204a0 	.word	0x400204a0
 80084d8:	400204b8 	.word	0x400204b8
 80084dc:	58025408 	.word	0x58025408
 80084e0:	5802541c 	.word	0x5802541c
 80084e4:	58025430 	.word	0x58025430
 80084e8:	58025444 	.word	0x58025444
 80084ec:	58025458 	.word	0x58025458
 80084f0:	5802546c 	.word	0x5802546c
 80084f4:	58025480 	.word	0x58025480
 80084f8:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a28      	ldr	r2, [pc, #160]	; (80085a4 <DMA_SetConfig+0x338>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d022      	beq.n	800854c <DMA_SetConfig+0x2e0>
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a27      	ldr	r2, [pc, #156]	; (80085a8 <DMA_SetConfig+0x33c>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d01d      	beq.n	800854c <DMA_SetConfig+0x2e0>
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a25      	ldr	r2, [pc, #148]	; (80085ac <DMA_SetConfig+0x340>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d018      	beq.n	800854c <DMA_SetConfig+0x2e0>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a24      	ldr	r2, [pc, #144]	; (80085b0 <DMA_SetConfig+0x344>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d013      	beq.n	800854c <DMA_SetConfig+0x2e0>
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a22      	ldr	r2, [pc, #136]	; (80085b4 <DMA_SetConfig+0x348>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d00e      	beq.n	800854c <DMA_SetConfig+0x2e0>
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	4a21      	ldr	r2, [pc, #132]	; (80085b8 <DMA_SetConfig+0x34c>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d009      	beq.n	800854c <DMA_SetConfig+0x2e0>
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a1f      	ldr	r2, [pc, #124]	; (80085bc <DMA_SetConfig+0x350>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d004      	beq.n	800854c <DMA_SetConfig+0x2e0>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a1e      	ldr	r2, [pc, #120]	; (80085c0 <DMA_SetConfig+0x354>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d101      	bne.n	8008550 <DMA_SetConfig+0x2e4>
 800854c:	2301      	movs	r3, #1
 800854e:	e000      	b.n	8008552 <DMA_SetConfig+0x2e6>
 8008550:	2300      	movs	r3, #0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d020      	beq.n	8008598 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800855a:	f003 031f 	and.w	r3, r3, #31
 800855e:	2201      	movs	r2, #1
 8008560:	409a      	lsls	r2, r3
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	683a      	ldr	r2, [r7, #0]
 800856c:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	2b40      	cmp	r3, #64	; 0x40
 8008574:	d108      	bne.n	8008588 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	68ba      	ldr	r2, [r7, #8]
 8008584:	60da      	str	r2, [r3, #12]
}
 8008586:	e007      	b.n	8008598 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	68ba      	ldr	r2, [r7, #8]
 800858e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	60da      	str	r2, [r3, #12]
}
 8008598:	bf00      	nop
 800859a:	371c      	adds	r7, #28
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr
 80085a4:	58025408 	.word	0x58025408
 80085a8:	5802541c 	.word	0x5802541c
 80085ac:	58025430 	.word	0x58025430
 80085b0:	58025444 	.word	0x58025444
 80085b4:	58025458 	.word	0x58025458
 80085b8:	5802546c 	.word	0x5802546c
 80085bc:	58025480 	.word	0x58025480
 80085c0:	58025494 	.word	0x58025494

080085c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a42      	ldr	r2, [pc, #264]	; (80086dc <DMA_CalcBaseAndBitshift+0x118>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d04a      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a41      	ldr	r2, [pc, #260]	; (80086e0 <DMA_CalcBaseAndBitshift+0x11c>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d045      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a3f      	ldr	r2, [pc, #252]	; (80086e4 <DMA_CalcBaseAndBitshift+0x120>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d040      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a3e      	ldr	r2, [pc, #248]	; (80086e8 <DMA_CalcBaseAndBitshift+0x124>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d03b      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a3c      	ldr	r2, [pc, #240]	; (80086ec <DMA_CalcBaseAndBitshift+0x128>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d036      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a3b      	ldr	r2, [pc, #236]	; (80086f0 <DMA_CalcBaseAndBitshift+0x12c>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d031      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a39      	ldr	r2, [pc, #228]	; (80086f4 <DMA_CalcBaseAndBitshift+0x130>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d02c      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a38      	ldr	r2, [pc, #224]	; (80086f8 <DMA_CalcBaseAndBitshift+0x134>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d027      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a36      	ldr	r2, [pc, #216]	; (80086fc <DMA_CalcBaseAndBitshift+0x138>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d022      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a35      	ldr	r2, [pc, #212]	; (8008700 <DMA_CalcBaseAndBitshift+0x13c>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d01d      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a33      	ldr	r2, [pc, #204]	; (8008704 <DMA_CalcBaseAndBitshift+0x140>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d018      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a32      	ldr	r2, [pc, #200]	; (8008708 <DMA_CalcBaseAndBitshift+0x144>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d013      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a30      	ldr	r2, [pc, #192]	; (800870c <DMA_CalcBaseAndBitshift+0x148>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d00e      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a2f      	ldr	r2, [pc, #188]	; (8008710 <DMA_CalcBaseAndBitshift+0x14c>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d009      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a2d      	ldr	r2, [pc, #180]	; (8008714 <DMA_CalcBaseAndBitshift+0x150>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d004      	beq.n	800866c <DMA_CalcBaseAndBitshift+0xa8>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a2c      	ldr	r2, [pc, #176]	; (8008718 <DMA_CalcBaseAndBitshift+0x154>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d101      	bne.n	8008670 <DMA_CalcBaseAndBitshift+0xac>
 800866c:	2301      	movs	r3, #1
 800866e:	e000      	b.n	8008672 <DMA_CalcBaseAndBitshift+0xae>
 8008670:	2300      	movs	r3, #0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d024      	beq.n	80086c0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	b2db      	uxtb	r3, r3
 800867c:	3b10      	subs	r3, #16
 800867e:	4a27      	ldr	r2, [pc, #156]	; (800871c <DMA_CalcBaseAndBitshift+0x158>)
 8008680:	fba2 2303 	umull	r2, r3, r2, r3
 8008684:	091b      	lsrs	r3, r3, #4
 8008686:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f003 0307 	and.w	r3, r3, #7
 800868e:	4a24      	ldr	r2, [pc, #144]	; (8008720 <DMA_CalcBaseAndBitshift+0x15c>)
 8008690:	5cd3      	ldrb	r3, [r2, r3]
 8008692:	461a      	mov	r2, r3
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2b03      	cmp	r3, #3
 800869c:	d908      	bls.n	80086b0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	461a      	mov	r2, r3
 80086a4:	4b1f      	ldr	r3, [pc, #124]	; (8008724 <DMA_CalcBaseAndBitshift+0x160>)
 80086a6:	4013      	ands	r3, r2
 80086a8:	1d1a      	adds	r2, r3, #4
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	659a      	str	r2, [r3, #88]	; 0x58
 80086ae:	e00d      	b.n	80086cc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	461a      	mov	r2, r3
 80086b6:	4b1b      	ldr	r3, [pc, #108]	; (8008724 <DMA_CalcBaseAndBitshift+0x160>)
 80086b8:	4013      	ands	r3, r2
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	6593      	str	r3, [r2, #88]	; 0x58
 80086be:	e005      	b.n	80086cc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3714      	adds	r7, #20
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr
 80086dc:	40020010 	.word	0x40020010
 80086e0:	40020028 	.word	0x40020028
 80086e4:	40020040 	.word	0x40020040
 80086e8:	40020058 	.word	0x40020058
 80086ec:	40020070 	.word	0x40020070
 80086f0:	40020088 	.word	0x40020088
 80086f4:	400200a0 	.word	0x400200a0
 80086f8:	400200b8 	.word	0x400200b8
 80086fc:	40020410 	.word	0x40020410
 8008700:	40020428 	.word	0x40020428
 8008704:	40020440 	.word	0x40020440
 8008708:	40020458 	.word	0x40020458
 800870c:	40020470 	.word	0x40020470
 8008710:	40020488 	.word	0x40020488
 8008714:	400204a0 	.word	0x400204a0
 8008718:	400204b8 	.word	0x400204b8
 800871c:	aaaaaaab 	.word	0xaaaaaaab
 8008720:	08014f14 	.word	0x08014f14
 8008724:	fffffc00 	.word	0xfffffc00

08008728 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008728:	b480      	push	{r7}
 800872a:	b085      	sub	sp, #20
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008730:	2300      	movs	r3, #0
 8008732:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	699b      	ldr	r3, [r3, #24]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d120      	bne.n	800877e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008740:	2b03      	cmp	r3, #3
 8008742:	d858      	bhi.n	80087f6 <DMA_CheckFifoParam+0xce>
 8008744:	a201      	add	r2, pc, #4	; (adr r2, 800874c <DMA_CheckFifoParam+0x24>)
 8008746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800874a:	bf00      	nop
 800874c:	0800875d 	.word	0x0800875d
 8008750:	0800876f 	.word	0x0800876f
 8008754:	0800875d 	.word	0x0800875d
 8008758:	080087f7 	.word	0x080087f7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008760:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008764:	2b00      	cmp	r3, #0
 8008766:	d048      	beq.n	80087fa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800876c:	e045      	b.n	80087fa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008772:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008776:	d142      	bne.n	80087fe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008778:	2301      	movs	r3, #1
 800877a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800877c:	e03f      	b.n	80087fe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	699b      	ldr	r3, [r3, #24]
 8008782:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008786:	d123      	bne.n	80087d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800878c:	2b03      	cmp	r3, #3
 800878e:	d838      	bhi.n	8008802 <DMA_CheckFifoParam+0xda>
 8008790:	a201      	add	r2, pc, #4	; (adr r2, 8008798 <DMA_CheckFifoParam+0x70>)
 8008792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008796:	bf00      	nop
 8008798:	080087a9 	.word	0x080087a9
 800879c:	080087af 	.word	0x080087af
 80087a0:	080087a9 	.word	0x080087a9
 80087a4:	080087c1 	.word	0x080087c1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80087a8:	2301      	movs	r3, #1
 80087aa:	73fb      	strb	r3, [r7, #15]
        break;
 80087ac:	e030      	b.n	8008810 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d025      	beq.n	8008806 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80087be:	e022      	b.n	8008806 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80087c8:	d11f      	bne.n	800880a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80087ce:	e01c      	b.n	800880a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087d4:	2b02      	cmp	r3, #2
 80087d6:	d902      	bls.n	80087de <DMA_CheckFifoParam+0xb6>
 80087d8:	2b03      	cmp	r3, #3
 80087da:	d003      	beq.n	80087e4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80087dc:	e018      	b.n	8008810 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	73fb      	strb	r3, [r7, #15]
        break;
 80087e2:	e015      	b.n	8008810 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d00e      	beq.n	800880e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	73fb      	strb	r3, [r7, #15]
    break;
 80087f4:	e00b      	b.n	800880e <DMA_CheckFifoParam+0xe6>
        break;
 80087f6:	bf00      	nop
 80087f8:	e00a      	b.n	8008810 <DMA_CheckFifoParam+0xe8>
        break;
 80087fa:	bf00      	nop
 80087fc:	e008      	b.n	8008810 <DMA_CheckFifoParam+0xe8>
        break;
 80087fe:	bf00      	nop
 8008800:	e006      	b.n	8008810 <DMA_CheckFifoParam+0xe8>
        break;
 8008802:	bf00      	nop
 8008804:	e004      	b.n	8008810 <DMA_CheckFifoParam+0xe8>
        break;
 8008806:	bf00      	nop
 8008808:	e002      	b.n	8008810 <DMA_CheckFifoParam+0xe8>
        break;
 800880a:	bf00      	nop
 800880c:	e000      	b.n	8008810 <DMA_CheckFifoParam+0xe8>
    break;
 800880e:	bf00      	nop
    }
  }

  return status;
 8008810:	7bfb      	ldrb	r3, [r7, #15]
}
 8008812:	4618      	mov	r0, r3
 8008814:	3714      	adds	r7, #20
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop

08008820 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008820:	b480      	push	{r7}
 8008822:	b085      	sub	sp, #20
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a38      	ldr	r2, [pc, #224]	; (8008914 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d022      	beq.n	800887e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a36      	ldr	r2, [pc, #216]	; (8008918 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d01d      	beq.n	800887e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a35      	ldr	r2, [pc, #212]	; (800891c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d018      	beq.n	800887e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a33      	ldr	r2, [pc, #204]	; (8008920 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d013      	beq.n	800887e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a32      	ldr	r2, [pc, #200]	; (8008924 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d00e      	beq.n	800887e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a30      	ldr	r2, [pc, #192]	; (8008928 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d009      	beq.n	800887e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a2f      	ldr	r2, [pc, #188]	; (800892c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d004      	beq.n	800887e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a2d      	ldr	r2, [pc, #180]	; (8008930 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d101      	bne.n	8008882 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800887e:	2301      	movs	r3, #1
 8008880:	e000      	b.n	8008884 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008882:	2300      	movs	r3, #0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d01a      	beq.n	80088be <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	b2db      	uxtb	r3, r3
 800888e:	3b08      	subs	r3, #8
 8008890:	4a28      	ldr	r2, [pc, #160]	; (8008934 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008892:	fba2 2303 	umull	r2, r3, r2, r3
 8008896:	091b      	lsrs	r3, r3, #4
 8008898:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	4b26      	ldr	r3, [pc, #152]	; (8008938 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800889e:	4413      	add	r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	461a      	mov	r2, r3
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	4a24      	ldr	r2, [pc, #144]	; (800893c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80088ac:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f003 031f 	and.w	r3, r3, #31
 80088b4:	2201      	movs	r2, #1
 80088b6:	409a      	lsls	r2, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80088bc:	e024      	b.n	8008908 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	3b10      	subs	r3, #16
 80088c6:	4a1e      	ldr	r2, [pc, #120]	; (8008940 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80088c8:	fba2 2303 	umull	r2, r3, r2, r3
 80088cc:	091b      	lsrs	r3, r3, #4
 80088ce:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	4a1c      	ldr	r2, [pc, #112]	; (8008944 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d806      	bhi.n	80088e6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	4a1b      	ldr	r2, [pc, #108]	; (8008948 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d902      	bls.n	80088e6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	3308      	adds	r3, #8
 80088e4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	4b18      	ldr	r3, [pc, #96]	; (800894c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80088ea:	4413      	add	r3, r2
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	461a      	mov	r2, r3
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	4a16      	ldr	r2, [pc, #88]	; (8008950 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80088f8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f003 031f 	and.w	r3, r3, #31
 8008900:	2201      	movs	r2, #1
 8008902:	409a      	lsls	r2, r3
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008908:	bf00      	nop
 800890a:	3714      	adds	r7, #20
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr
 8008914:	58025408 	.word	0x58025408
 8008918:	5802541c 	.word	0x5802541c
 800891c:	58025430 	.word	0x58025430
 8008920:	58025444 	.word	0x58025444
 8008924:	58025458 	.word	0x58025458
 8008928:	5802546c 	.word	0x5802546c
 800892c:	58025480 	.word	0x58025480
 8008930:	58025494 	.word	0x58025494
 8008934:	cccccccd 	.word	0xcccccccd
 8008938:	16009600 	.word	0x16009600
 800893c:	58025880 	.word	0x58025880
 8008940:	aaaaaaab 	.word	0xaaaaaaab
 8008944:	400204b8 	.word	0x400204b8
 8008948:	4002040f 	.word	0x4002040f
 800894c:	10008200 	.word	0x10008200
 8008950:	40020880 	.word	0x40020880

08008954 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008954:	b480      	push	{r7}
 8008956:	b085      	sub	sp, #20
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	b2db      	uxtb	r3, r3
 8008962:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d04a      	beq.n	8008a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2b08      	cmp	r3, #8
 800896e:	d847      	bhi.n	8008a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a25      	ldr	r2, [pc, #148]	; (8008a0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d022      	beq.n	80089c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	4a24      	ldr	r2, [pc, #144]	; (8008a10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d01d      	beq.n	80089c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a22      	ldr	r2, [pc, #136]	; (8008a14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d018      	beq.n	80089c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a21      	ldr	r2, [pc, #132]	; (8008a18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d013      	beq.n	80089c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4a1f      	ldr	r2, [pc, #124]	; (8008a1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d00e      	beq.n	80089c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a1e      	ldr	r2, [pc, #120]	; (8008a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d009      	beq.n	80089c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a1c      	ldr	r2, [pc, #112]	; (8008a24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d004      	beq.n	80089c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a1b      	ldr	r2, [pc, #108]	; (8008a28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d101      	bne.n	80089c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80089c0:	2301      	movs	r3, #1
 80089c2:	e000      	b.n	80089c6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80089c4:	2300      	movs	r3, #0
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d00a      	beq.n	80089e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80089ca:	68fa      	ldr	r2, [r7, #12]
 80089cc:	4b17      	ldr	r3, [pc, #92]	; (8008a2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80089ce:	4413      	add	r3, r2
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	461a      	mov	r2, r3
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	4a15      	ldr	r2, [pc, #84]	; (8008a30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80089dc:	671a      	str	r2, [r3, #112]	; 0x70
 80089de:	e009      	b.n	80089f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	4b14      	ldr	r3, [pc, #80]	; (8008a34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80089e4:	4413      	add	r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	461a      	mov	r2, r3
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	4a11      	ldr	r2, [pc, #68]	; (8008a38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80089f2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	3b01      	subs	r3, #1
 80089f8:	2201      	movs	r2, #1
 80089fa:	409a      	lsls	r2, r3
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8008a00:	bf00      	nop
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr
 8008a0c:	58025408 	.word	0x58025408
 8008a10:	5802541c 	.word	0x5802541c
 8008a14:	58025430 	.word	0x58025430
 8008a18:	58025444 	.word	0x58025444
 8008a1c:	58025458 	.word	0x58025458
 8008a20:	5802546c 	.word	0x5802546c
 8008a24:	58025480 	.word	0x58025480
 8008a28:	58025494 	.word	0x58025494
 8008a2c:	1600963f 	.word	0x1600963f
 8008a30:	58025940 	.word	0x58025940
 8008a34:	1000823f 	.word	0x1000823f
 8008a38:	40020940 	.word	0x40020940

08008a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b089      	sub	sp, #36	; 0x24
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008a46:	2300      	movs	r3, #0
 8008a48:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008a4a:	4b89      	ldr	r3, [pc, #548]	; (8008c70 <HAL_GPIO_Init+0x234>)
 8008a4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008a4e:	e194      	b.n	8008d7a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	2101      	movs	r1, #1
 8008a56:	69fb      	ldr	r3, [r7, #28]
 8008a58:	fa01 f303 	lsl.w	r3, r1, r3
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f000 8186 	beq.w	8008d74 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d00b      	beq.n	8008a88 <HAL_GPIO_Init+0x4c>
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	2b02      	cmp	r3, #2
 8008a76:	d007      	beq.n	8008a88 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a7c:	2b11      	cmp	r3, #17
 8008a7e:	d003      	beq.n	8008a88 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	2b12      	cmp	r3, #18
 8008a86:	d130      	bne.n	8008aea <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	689b      	ldr	r3, [r3, #8]
 8008a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	005b      	lsls	r3, r3, #1
 8008a92:	2203      	movs	r2, #3
 8008a94:	fa02 f303 	lsl.w	r3, r2, r3
 8008a98:	43db      	mvns	r3, r3
 8008a9a:	69ba      	ldr	r2, [r7, #24]
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	68da      	ldr	r2, [r3, #12]
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	005b      	lsls	r3, r3, #1
 8008aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8008aac:	69ba      	ldr	r2, [r7, #24]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	69ba      	ldr	r2, [r7, #24]
 8008ab6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008abe:	2201      	movs	r2, #1
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ac6:	43db      	mvns	r3, r3
 8008ac8:	69ba      	ldr	r2, [r7, #24]
 8008aca:	4013      	ands	r3, r2
 8008acc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	685b      	ldr	r3, [r3, #4]
 8008ad2:	091b      	lsrs	r3, r3, #4
 8008ad4:	f003 0201 	and.w	r2, r3, #1
 8008ad8:	69fb      	ldr	r3, [r7, #28]
 8008ada:	fa02 f303 	lsl.w	r3, r2, r3
 8008ade:	69ba      	ldr	r2, [r7, #24]
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	69ba      	ldr	r2, [r7, #24]
 8008ae8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	68db      	ldr	r3, [r3, #12]
 8008aee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	005b      	lsls	r3, r3, #1
 8008af4:	2203      	movs	r2, #3
 8008af6:	fa02 f303 	lsl.w	r3, r2, r3
 8008afa:	43db      	mvns	r3, r3
 8008afc:	69ba      	ldr	r2, [r7, #24]
 8008afe:	4013      	ands	r3, r2
 8008b00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	689a      	ldr	r2, [r3, #8]
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	005b      	lsls	r3, r3, #1
 8008b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0e:	69ba      	ldr	r2, [r7, #24]
 8008b10:	4313      	orrs	r3, r2
 8008b12:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	69ba      	ldr	r2, [r7, #24]
 8008b18:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	2b02      	cmp	r3, #2
 8008b20:	d003      	beq.n	8008b2a <HAL_GPIO_Init+0xee>
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	2b12      	cmp	r3, #18
 8008b28:	d123      	bne.n	8008b72 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	08da      	lsrs	r2, r3, #3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	3208      	adds	r2, #8
 8008b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	f003 0307 	and.w	r3, r3, #7
 8008b3e:	009b      	lsls	r3, r3, #2
 8008b40:	220f      	movs	r2, #15
 8008b42:	fa02 f303 	lsl.w	r3, r2, r3
 8008b46:	43db      	mvns	r3, r3
 8008b48:	69ba      	ldr	r2, [r7, #24]
 8008b4a:	4013      	ands	r3, r2
 8008b4c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	691a      	ldr	r2, [r3, #16]
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	f003 0307 	and.w	r3, r3, #7
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b5e:	69ba      	ldr	r2, [r7, #24]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008b64:	69fb      	ldr	r3, [r7, #28]
 8008b66:	08da      	lsrs	r2, r3, #3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	3208      	adds	r2, #8
 8008b6c:	69b9      	ldr	r1, [r7, #24]
 8008b6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	005b      	lsls	r3, r3, #1
 8008b7c:	2203      	movs	r2, #3
 8008b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b82:	43db      	mvns	r3, r3
 8008b84:	69ba      	ldr	r2, [r7, #24]
 8008b86:	4013      	ands	r3, r2
 8008b88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	f003 0203 	and.w	r2, r3, #3
 8008b92:	69fb      	ldr	r3, [r7, #28]
 8008b94:	005b      	lsls	r3, r3, #1
 8008b96:	fa02 f303 	lsl.w	r3, r2, r3
 8008b9a:	69ba      	ldr	r2, [r7, #24]
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	69ba      	ldr	r2, [r7, #24]
 8008ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	f000 80e0 	beq.w	8008d74 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008bb4:	4b2f      	ldr	r3, [pc, #188]	; (8008c74 <HAL_GPIO_Init+0x238>)
 8008bb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008bba:	4a2e      	ldr	r2, [pc, #184]	; (8008c74 <HAL_GPIO_Init+0x238>)
 8008bbc:	f043 0302 	orr.w	r3, r3, #2
 8008bc0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008bc4:	4b2b      	ldr	r3, [pc, #172]	; (8008c74 <HAL_GPIO_Init+0x238>)
 8008bc6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008bca:	f003 0302 	and.w	r3, r3, #2
 8008bce:	60fb      	str	r3, [r7, #12]
 8008bd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008bd2:	4a29      	ldr	r2, [pc, #164]	; (8008c78 <HAL_GPIO_Init+0x23c>)
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	089b      	lsrs	r3, r3, #2
 8008bd8:	3302      	adds	r3, #2
 8008bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	f003 0303 	and.w	r3, r3, #3
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	220f      	movs	r2, #15
 8008bea:	fa02 f303 	lsl.w	r3, r2, r3
 8008bee:	43db      	mvns	r3, r3
 8008bf0:	69ba      	ldr	r2, [r7, #24]
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	4a20      	ldr	r2, [pc, #128]	; (8008c7c <HAL_GPIO_Init+0x240>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d052      	beq.n	8008ca4 <HAL_GPIO_Init+0x268>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a1f      	ldr	r2, [pc, #124]	; (8008c80 <HAL_GPIO_Init+0x244>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d031      	beq.n	8008c6a <HAL_GPIO_Init+0x22e>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4a1e      	ldr	r2, [pc, #120]	; (8008c84 <HAL_GPIO_Init+0x248>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d02b      	beq.n	8008c66 <HAL_GPIO_Init+0x22a>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	4a1d      	ldr	r2, [pc, #116]	; (8008c88 <HAL_GPIO_Init+0x24c>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d025      	beq.n	8008c62 <HAL_GPIO_Init+0x226>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a1c      	ldr	r2, [pc, #112]	; (8008c8c <HAL_GPIO_Init+0x250>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d01f      	beq.n	8008c5e <HAL_GPIO_Init+0x222>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4a1b      	ldr	r2, [pc, #108]	; (8008c90 <HAL_GPIO_Init+0x254>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d019      	beq.n	8008c5a <HAL_GPIO_Init+0x21e>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a1a      	ldr	r2, [pc, #104]	; (8008c94 <HAL_GPIO_Init+0x258>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d013      	beq.n	8008c56 <HAL_GPIO_Init+0x21a>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	4a19      	ldr	r2, [pc, #100]	; (8008c98 <HAL_GPIO_Init+0x25c>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d00d      	beq.n	8008c52 <HAL_GPIO_Init+0x216>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	4a18      	ldr	r2, [pc, #96]	; (8008c9c <HAL_GPIO_Init+0x260>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d007      	beq.n	8008c4e <HAL_GPIO_Init+0x212>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a17      	ldr	r2, [pc, #92]	; (8008ca0 <HAL_GPIO_Init+0x264>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d101      	bne.n	8008c4a <HAL_GPIO_Init+0x20e>
 8008c46:	2309      	movs	r3, #9
 8008c48:	e02d      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c4a:	230a      	movs	r3, #10
 8008c4c:	e02b      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c4e:	2308      	movs	r3, #8
 8008c50:	e029      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c52:	2307      	movs	r3, #7
 8008c54:	e027      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c56:	2306      	movs	r3, #6
 8008c58:	e025      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c5a:	2305      	movs	r3, #5
 8008c5c:	e023      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c5e:	2304      	movs	r3, #4
 8008c60:	e021      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c62:	2303      	movs	r3, #3
 8008c64:	e01f      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c66:	2302      	movs	r3, #2
 8008c68:	e01d      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e01b      	b.n	8008ca6 <HAL_GPIO_Init+0x26a>
 8008c6e:	bf00      	nop
 8008c70:	58000080 	.word	0x58000080
 8008c74:	58024400 	.word	0x58024400
 8008c78:	58000400 	.word	0x58000400
 8008c7c:	58020000 	.word	0x58020000
 8008c80:	58020400 	.word	0x58020400
 8008c84:	58020800 	.word	0x58020800
 8008c88:	58020c00 	.word	0x58020c00
 8008c8c:	58021000 	.word	0x58021000
 8008c90:	58021400 	.word	0x58021400
 8008c94:	58021800 	.word	0x58021800
 8008c98:	58021c00 	.word	0x58021c00
 8008c9c:	58022000 	.word	0x58022000
 8008ca0:	58022400 	.word	0x58022400
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	69fa      	ldr	r2, [r7, #28]
 8008ca8:	f002 0203 	and.w	r2, r2, #3
 8008cac:	0092      	lsls	r2, r2, #2
 8008cae:	4093      	lsls	r3, r2
 8008cb0:	69ba      	ldr	r2, [r7, #24]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008cb6:	4938      	ldr	r1, [pc, #224]	; (8008d98 <HAL_GPIO_Init+0x35c>)
 8008cb8:	69fb      	ldr	r3, [r7, #28]
 8008cba:	089b      	lsrs	r3, r3, #2
 8008cbc:	3302      	adds	r3, #2
 8008cbe:	69ba      	ldr	r2, [r7, #24]
 8008cc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	43db      	mvns	r3, r3
 8008cce:	69ba      	ldr	r2, [r7, #24]
 8008cd0:	4013      	ands	r3, r2
 8008cd2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d003      	beq.n	8008ce8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008ce0:	69ba      	ldr	r2, [r7, #24]
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	69ba      	ldr	r2, [r7, #24]
 8008cec:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	43db      	mvns	r3, r3
 8008cf8:	69ba      	ldr	r2, [r7, #24]
 8008cfa:	4013      	ands	r3, r2
 8008cfc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d003      	beq.n	8008d12 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008d0a:	69ba      	ldr	r2, [r7, #24]
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	69ba      	ldr	r2, [r7, #24]
 8008d16:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008d18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	43db      	mvns	r3, r3
 8008d24:	69ba      	ldr	r2, [r7, #24]
 8008d26:	4013      	ands	r3, r2
 8008d28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d003      	beq.n	8008d3e <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8008d36:	69ba      	ldr	r2, [r7, #24]
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008d3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008d46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	43db      	mvns	r3, r3
 8008d52:	69ba      	ldr	r2, [r7, #24]
 8008d54:	4013      	ands	r3, r2
 8008d56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d003      	beq.n	8008d6c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8008d64:	69ba      	ldr	r2, [r7, #24]
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008d6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	3301      	adds	r3, #1
 8008d78:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	69fb      	ldr	r3, [r7, #28]
 8008d80:	fa22 f303 	lsr.w	r3, r2, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	f47f ae63 	bne.w	8008a50 <HAL_GPIO_Init+0x14>
  }
}
 8008d8a:	bf00      	nop
 8008d8c:	bf00      	nop
 8008d8e:	3724      	adds	r7, #36	; 0x24
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr
 8008d98:	58000400 	.word	0x58000400

08008d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	460b      	mov	r3, r1
 8008da6:	807b      	strh	r3, [r7, #2]
 8008da8:	4613      	mov	r3, r2
 8008daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008dac:	787b      	ldrb	r3, [r7, #1]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d003      	beq.n	8008dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008db2:	887a      	ldrh	r2, [r7, #2]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008db8:	e003      	b.n	8008dc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008dba:	887b      	ldrh	r3, [r7, #2]
 8008dbc:	041a      	lsls	r2, r3, #16
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	619a      	str	r2, [r3, #24]
}
 8008dc2:	bf00      	nop
 8008dc4:	370c      	adds	r7, #12
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr
	...

08008dd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b082      	sub	sp, #8
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d101      	bne.n	8008de2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	e07f      	b.n	8008ee2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d106      	bne.n	8008dfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f7fb fb36 	bl	8004468 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2224      	movs	r2, #36	; 0x24
 8008e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f022 0201 	bic.w	r2, r2, #1
 8008e12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	685a      	ldr	r2, [r3, #4]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008e20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	689a      	ldr	r2, [r3, #8]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	68db      	ldr	r3, [r3, #12]
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d107      	bne.n	8008e4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	689a      	ldr	r2, [r3, #8]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e46:	609a      	str	r2, [r3, #8]
 8008e48:	e006      	b.n	8008e58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	689a      	ldr	r2, [r3, #8]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008e56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	68db      	ldr	r3, [r3, #12]
 8008e5c:	2b02      	cmp	r3, #2
 8008e5e:	d104      	bne.n	8008e6a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008e68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	6859      	ldr	r1, [r3, #4]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	4b1d      	ldr	r3, [pc, #116]	; (8008eec <HAL_I2C_Init+0x11c>)
 8008e76:	430b      	orrs	r3, r1
 8008e78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	68da      	ldr	r2, [r3, #12]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	691a      	ldr	r2, [r3, #16]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	ea42 0103 	orr.w	r1, r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	699b      	ldr	r3, [r3, #24]
 8008e9a:	021a      	lsls	r2, r3, #8
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	430a      	orrs	r2, r1
 8008ea2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	69d9      	ldr	r1, [r3, #28]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	6a1a      	ldr	r2, [r3, #32]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	430a      	orrs	r2, r1
 8008eb2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f042 0201 	orr.w	r2, r2, #1
 8008ec2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2220      	movs	r2, #32
 8008ece:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2200      	movs	r2, #0
 8008edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008ee0:	2300      	movs	r3, #0
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3708      	adds	r7, #8
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}
 8008eea:	bf00      	nop
 8008eec:	02008000 	.word	0x02008000

08008ef0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b088      	sub	sp, #32
 8008ef4:	af02      	add	r7, sp, #8
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	4608      	mov	r0, r1
 8008efa:	4611      	mov	r1, r2
 8008efc:	461a      	mov	r2, r3
 8008efe:	4603      	mov	r3, r0
 8008f00:	817b      	strh	r3, [r7, #10]
 8008f02:	460b      	mov	r3, r1
 8008f04:	813b      	strh	r3, [r7, #8]
 8008f06:	4613      	mov	r3, r2
 8008f08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	2b20      	cmp	r3, #32
 8008f14:	f040 80f9 	bne.w	800910a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f18:	6a3b      	ldr	r3, [r7, #32]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d002      	beq.n	8008f24 <HAL_I2C_Mem_Write+0x34>
 8008f1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d105      	bne.n	8008f30 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f2a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	e0ed      	b.n	800910c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d101      	bne.n	8008f3e <HAL_I2C_Mem_Write+0x4e>
 8008f3a:	2302      	movs	r3, #2
 8008f3c:	e0e6      	b.n	800910c <HAL_I2C_Mem_Write+0x21c>
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2201      	movs	r2, #1
 8008f42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008f46:	f7fc fdd9 	bl	8005afc <HAL_GetTick>
 8008f4a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	9300      	str	r3, [sp, #0]
 8008f50:	2319      	movs	r3, #25
 8008f52:	2201      	movs	r2, #1
 8008f54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008f58:	68f8      	ldr	r0, [r7, #12]
 8008f5a:	f001 fee3 	bl	800ad24 <I2C_WaitOnFlagUntilTimeout>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d001      	beq.n	8008f68 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008f64:	2301      	movs	r3, #1
 8008f66:	e0d1      	b.n	800910c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2221      	movs	r2, #33	; 0x21
 8008f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2240      	movs	r2, #64	; 0x40
 8008f74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	6a3a      	ldr	r2, [r7, #32]
 8008f82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008f88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f90:	88f8      	ldrh	r0, [r7, #6]
 8008f92:	893a      	ldrh	r2, [r7, #8]
 8008f94:	8979      	ldrh	r1, [r7, #10]
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	9301      	str	r3, [sp, #4]
 8008f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f9c:	9300      	str	r3, [sp, #0]
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	68f8      	ldr	r0, [r7, #12]
 8008fa2:	f000 ff23 	bl	8009dec <I2C_RequestMemoryWrite>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d005      	beq.n	8008fb8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e0a9      	b.n	800910c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	2bff      	cmp	r3, #255	; 0xff
 8008fc0:	d90e      	bls.n	8008fe0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	22ff      	movs	r2, #255	; 0xff
 8008fc6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fcc:	b2da      	uxtb	r2, r3
 8008fce:	8979      	ldrh	r1, [r7, #10]
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	9300      	str	r3, [sp, #0]
 8008fd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008fd8:	68f8      	ldr	r0, [r7, #12]
 8008fda:	f001 ffc5 	bl	800af68 <I2C_TransferConfig>
 8008fde:	e00f      	b.n	8009000 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fe4:	b29a      	uxth	r2, r3
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fee:	b2da      	uxtb	r2, r3
 8008ff0:	8979      	ldrh	r1, [r7, #10]
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	9300      	str	r3, [sp, #0]
 8008ff6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008ffa:	68f8      	ldr	r0, [r7, #12]
 8008ffc:	f001 ffb4 	bl	800af68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009004:	68f8      	ldr	r0, [r7, #12]
 8009006:	f001 fecd 	bl	800ada4 <I2C_WaitOnTXISFlagUntilTimeout>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d001      	beq.n	8009014 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	e07b      	b.n	800910c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009018:	781a      	ldrb	r2, [r3, #0]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009024:	1c5a      	adds	r2, r3, #1
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800902e:	b29b      	uxth	r3, r3
 8009030:	3b01      	subs	r3, #1
 8009032:	b29a      	uxth	r2, r3
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800903c:	3b01      	subs	r3, #1
 800903e:	b29a      	uxth	r2, r3
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009048:	b29b      	uxth	r3, r3
 800904a:	2b00      	cmp	r3, #0
 800904c:	d034      	beq.n	80090b8 <HAL_I2C_Mem_Write+0x1c8>
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009052:	2b00      	cmp	r3, #0
 8009054:	d130      	bne.n	80090b8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	9300      	str	r3, [sp, #0]
 800905a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800905c:	2200      	movs	r2, #0
 800905e:	2180      	movs	r1, #128	; 0x80
 8009060:	68f8      	ldr	r0, [r7, #12]
 8009062:	f001 fe5f 	bl	800ad24 <I2C_WaitOnFlagUntilTimeout>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e04d      	b.n	800910c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009074:	b29b      	uxth	r3, r3
 8009076:	2bff      	cmp	r3, #255	; 0xff
 8009078:	d90e      	bls.n	8009098 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	22ff      	movs	r2, #255	; 0xff
 800907e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009084:	b2da      	uxtb	r2, r3
 8009086:	8979      	ldrh	r1, [r7, #10]
 8009088:	2300      	movs	r3, #0
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009090:	68f8      	ldr	r0, [r7, #12]
 8009092:	f001 ff69 	bl	800af68 <I2C_TransferConfig>
 8009096:	e00f      	b.n	80090b8 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800909c:	b29a      	uxth	r2, r3
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090a6:	b2da      	uxtb	r2, r3
 80090a8:	8979      	ldrh	r1, [r7, #10]
 80090aa:	2300      	movs	r3, #0
 80090ac:	9300      	str	r3, [sp, #0]
 80090ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80090b2:	68f8      	ldr	r0, [r7, #12]
 80090b4:	f001 ff58 	bl	800af68 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090bc:	b29b      	uxth	r3, r3
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d19e      	bne.n	8009000 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090c2:	697a      	ldr	r2, [r7, #20]
 80090c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f001 feac 	bl	800ae24 <I2C_WaitOnSTOPFlagUntilTimeout>
 80090cc:	4603      	mov	r3, r0
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d001      	beq.n	80090d6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80090d2:	2301      	movs	r3, #1
 80090d4:	e01a      	b.n	800910c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	2220      	movs	r2, #32
 80090dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	6859      	ldr	r1, [r3, #4]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	4b0a      	ldr	r3, [pc, #40]	; (8009114 <HAL_I2C_Mem_Write+0x224>)
 80090ea:	400b      	ands	r3, r1
 80090ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2220      	movs	r2, #32
 80090f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2200      	movs	r2, #0
 80090fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2200      	movs	r2, #0
 8009102:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009106:	2300      	movs	r3, #0
 8009108:	e000      	b.n	800910c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800910a:	2302      	movs	r3, #2
  }
}
 800910c:	4618      	mov	r0, r3
 800910e:	3718      	adds	r7, #24
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}
 8009114:	fe00e800 	.word	0xfe00e800

08009118 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b088      	sub	sp, #32
 800911c:	af02      	add	r7, sp, #8
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	4608      	mov	r0, r1
 8009122:	4611      	mov	r1, r2
 8009124:	461a      	mov	r2, r3
 8009126:	4603      	mov	r3, r0
 8009128:	817b      	strh	r3, [r7, #10]
 800912a:	460b      	mov	r3, r1
 800912c:	813b      	strh	r3, [r7, #8]
 800912e:	4613      	mov	r3, r2
 8009130:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009138:	b2db      	uxtb	r3, r3
 800913a:	2b20      	cmp	r3, #32
 800913c:	f040 80fd 	bne.w	800933a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009140:	6a3b      	ldr	r3, [r7, #32]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d002      	beq.n	800914c <HAL_I2C_Mem_Read+0x34>
 8009146:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009148:	2b00      	cmp	r3, #0
 800914a:	d105      	bne.n	8009158 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009152:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8009154:	2301      	movs	r3, #1
 8009156:	e0f1      	b.n	800933c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800915e:	2b01      	cmp	r3, #1
 8009160:	d101      	bne.n	8009166 <HAL_I2C_Mem_Read+0x4e>
 8009162:	2302      	movs	r3, #2
 8009164:	e0ea      	b.n	800933c <HAL_I2C_Mem_Read+0x224>
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2201      	movs	r2, #1
 800916a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800916e:	f7fc fcc5 	bl	8005afc <HAL_GetTick>
 8009172:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	2319      	movs	r3, #25
 800917a:	2201      	movs	r2, #1
 800917c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009180:	68f8      	ldr	r0, [r7, #12]
 8009182:	f001 fdcf 	bl	800ad24 <I2C_WaitOnFlagUntilTimeout>
 8009186:	4603      	mov	r3, r0
 8009188:	2b00      	cmp	r3, #0
 800918a:	d001      	beq.n	8009190 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800918c:	2301      	movs	r3, #1
 800918e:	e0d5      	b.n	800933c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2222      	movs	r2, #34	; 0x22
 8009194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2240      	movs	r2, #64	; 0x40
 800919c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2200      	movs	r2, #0
 80091a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	6a3a      	ldr	r2, [r7, #32]
 80091aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80091b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80091b8:	88f8      	ldrh	r0, [r7, #6]
 80091ba:	893a      	ldrh	r2, [r7, #8]
 80091bc:	8979      	ldrh	r1, [r7, #10]
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	9301      	str	r3, [sp, #4]
 80091c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091c4:	9300      	str	r3, [sp, #0]
 80091c6:	4603      	mov	r3, r0
 80091c8:	68f8      	ldr	r0, [r7, #12]
 80091ca:	f000 fe63 	bl	8009e94 <I2C_RequestMemoryRead>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d005      	beq.n	80091e0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2200      	movs	r2, #0
 80091d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80091dc:	2301      	movs	r3, #1
 80091de:	e0ad      	b.n	800933c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	2bff      	cmp	r3, #255	; 0xff
 80091e8:	d90e      	bls.n	8009208 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	22ff      	movs	r2, #255	; 0xff
 80091ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091f4:	b2da      	uxtb	r2, r3
 80091f6:	8979      	ldrh	r1, [r7, #10]
 80091f8:	4b52      	ldr	r3, [pc, #328]	; (8009344 <HAL_I2C_Mem_Read+0x22c>)
 80091fa:	9300      	str	r3, [sp, #0]
 80091fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009200:	68f8      	ldr	r0, [r7, #12]
 8009202:	f001 feb1 	bl	800af68 <I2C_TransferConfig>
 8009206:	e00f      	b.n	8009228 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800920c:	b29a      	uxth	r2, r3
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009216:	b2da      	uxtb	r2, r3
 8009218:	8979      	ldrh	r1, [r7, #10]
 800921a:	4b4a      	ldr	r3, [pc, #296]	; (8009344 <HAL_I2C_Mem_Read+0x22c>)
 800921c:	9300      	str	r3, [sp, #0]
 800921e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009222:	68f8      	ldr	r0, [r7, #12]
 8009224:	f001 fea0 	bl	800af68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	9300      	str	r3, [sp, #0]
 800922c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800922e:	2200      	movs	r2, #0
 8009230:	2104      	movs	r1, #4
 8009232:	68f8      	ldr	r0, [r7, #12]
 8009234:	f001 fd76 	bl	800ad24 <I2C_WaitOnFlagUntilTimeout>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d001      	beq.n	8009242 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e07c      	b.n	800933c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800924c:	b2d2      	uxtb	r2, r2
 800924e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009254:	1c5a      	adds	r2, r3, #1
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800925e:	3b01      	subs	r3, #1
 8009260:	b29a      	uxth	r2, r3
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800926a:	b29b      	uxth	r3, r3
 800926c:	3b01      	subs	r3, #1
 800926e:	b29a      	uxth	r2, r3
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009278:	b29b      	uxth	r3, r3
 800927a:	2b00      	cmp	r3, #0
 800927c:	d034      	beq.n	80092e8 <HAL_I2C_Mem_Read+0x1d0>
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009282:	2b00      	cmp	r3, #0
 8009284:	d130      	bne.n	80092e8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	9300      	str	r3, [sp, #0]
 800928a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800928c:	2200      	movs	r2, #0
 800928e:	2180      	movs	r1, #128	; 0x80
 8009290:	68f8      	ldr	r0, [r7, #12]
 8009292:	f001 fd47 	bl	800ad24 <I2C_WaitOnFlagUntilTimeout>
 8009296:	4603      	mov	r3, r0
 8009298:	2b00      	cmp	r3, #0
 800929a:	d001      	beq.n	80092a0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800929c:	2301      	movs	r3, #1
 800929e:	e04d      	b.n	800933c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	2bff      	cmp	r3, #255	; 0xff
 80092a8:	d90e      	bls.n	80092c8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	22ff      	movs	r2, #255	; 0xff
 80092ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092b4:	b2da      	uxtb	r2, r3
 80092b6:	8979      	ldrh	r1, [r7, #10]
 80092b8:	2300      	movs	r3, #0
 80092ba:	9300      	str	r3, [sp, #0]
 80092bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80092c0:	68f8      	ldr	r0, [r7, #12]
 80092c2:	f001 fe51 	bl	800af68 <I2C_TransferConfig>
 80092c6:	e00f      	b.n	80092e8 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092cc:	b29a      	uxth	r2, r3
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092d6:	b2da      	uxtb	r2, r3
 80092d8:	8979      	ldrh	r1, [r7, #10]
 80092da:	2300      	movs	r3, #0
 80092dc:	9300      	str	r3, [sp, #0]
 80092de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80092e2:	68f8      	ldr	r0, [r7, #12]
 80092e4:	f001 fe40 	bl	800af68 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d19a      	bne.n	8009228 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092f2:	697a      	ldr	r2, [r7, #20]
 80092f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092f6:	68f8      	ldr	r0, [r7, #12]
 80092f8:	f001 fd94 	bl	800ae24 <I2C_WaitOnSTOPFlagUntilTimeout>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d001      	beq.n	8009306 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009302:	2301      	movs	r3, #1
 8009304:	e01a      	b.n	800933c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	2220      	movs	r2, #32
 800930c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	6859      	ldr	r1, [r3, #4]
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681a      	ldr	r2, [r3, #0]
 8009318:	4b0b      	ldr	r3, [pc, #44]	; (8009348 <HAL_I2C_Mem_Read+0x230>)
 800931a:	400b      	ands	r3, r1
 800931c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2220      	movs	r2, #32
 8009322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2200      	movs	r2, #0
 800932a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2200      	movs	r2, #0
 8009332:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009336:	2300      	movs	r3, #0
 8009338:	e000      	b.n	800933c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800933a:	2302      	movs	r3, #2
  }
}
 800933c:	4618      	mov	r0, r3
 800933e:	3718      	adds	r7, #24
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}
 8009344:	80002400 	.word	0x80002400
 8009348:	fe00e800 	.word	0xfe00e800

0800934c <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b08a      	sub	sp, #40	; 0x28
 8009350:	af02      	add	r7, sp, #8
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	4608      	mov	r0, r1
 8009356:	4611      	mov	r1, r2
 8009358:	461a      	mov	r2, r3
 800935a:	4603      	mov	r3, r0
 800935c:	817b      	strh	r3, [r7, #10]
 800935e:	460b      	mov	r3, r1
 8009360:	813b      	strh	r3, [r7, #8]
 8009362:	4613      	mov	r3, r2
 8009364:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800936c:	b2db      	uxtb	r3, r3
 800936e:	2b20      	cmp	r3, #32
 8009370:	f040 80d5 	bne.w	800951e <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8009374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009376:	2b00      	cmp	r3, #0
 8009378:	d002      	beq.n	8009380 <HAL_I2C_Mem_Read_DMA+0x34>
 800937a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800937c:	2b00      	cmp	r3, #0
 800937e:	d105      	bne.n	800938c <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009386:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8009388:	2301      	movs	r3, #1
 800938a:	e0c9      	b.n	8009520 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	699b      	ldr	r3, [r3, #24]
 8009392:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009396:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800939a:	d101      	bne.n	80093a0 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 800939c:	2302      	movs	r3, #2
 800939e:	e0bf      	b.n	8009520 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d101      	bne.n	80093ae <HAL_I2C_Mem_Read_DMA+0x62>
 80093aa:	2302      	movs	r3, #2
 80093ac:	e0b8      	b.n	8009520 <HAL_I2C_Mem_Read_DMA+0x1d4>
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80093b6:	f7fc fba1 	bl	8005afc <HAL_GetTick>
 80093ba:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	2222      	movs	r2, #34	; 0x22
 80093c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2240      	movs	r2, #64	; 0x40
 80093c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2200      	movs	r2, #0
 80093d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80093dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	4a51      	ldr	r2, [pc, #324]	; (8009528 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 80093e2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	4a51      	ldr	r2, [pc, #324]	; (800952c <HAL_I2C_Mem_Read_DMA+0x1e0>)
 80093e8:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	2bff      	cmp	r3, #255	; 0xff
 80093f2:	d906      	bls.n	8009402 <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	22ff      	movs	r2, #255	; 0xff
 80093f8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80093fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80093fe:	61fb      	str	r3, [r7, #28]
 8009400:	e007      	b.n	8009412 <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009406:	b29a      	uxth	r2, r3
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800940c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009410:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8009412:	88f8      	ldrh	r0, [r7, #6]
 8009414:	893a      	ldrh	r2, [r7, #8]
 8009416:	8979      	ldrh	r1, [r7, #10]
 8009418:	69bb      	ldr	r3, [r7, #24]
 800941a:	9301      	str	r3, [sp, #4]
 800941c:	2319      	movs	r3, #25
 800941e:	9300      	str	r3, [sp, #0]
 8009420:	4603      	mov	r3, r0
 8009422:	68f8      	ldr	r0, [r7, #12]
 8009424:	f000 fd36 	bl	8009e94 <I2C_RequestMemoryRead>
 8009428:	4603      	mov	r3, r0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d005      	beq.n	800943a <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2200      	movs	r2, #0
 8009432:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009436:	2301      	movs	r3, #1
 8009438:	e072      	b.n	8009520 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800943e:	2b00      	cmp	r3, #0
 8009440:	d020      	beq.n	8009484 <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009446:	4a3a      	ldr	r2, [pc, #232]	; (8009530 <HAL_I2C_Mem_Read_DMA+0x1e4>)
 8009448:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800944e:	4a39      	ldr	r2, [pc, #228]	; (8009534 <HAL_I2C_Mem_Read_DMA+0x1e8>)
 8009450:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009456:	2200      	movs	r2, #0
 8009458:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800945e:	2200      	movs	r2, #0
 8009460:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	3324      	adds	r3, #36	; 0x24
 800946c:	4619      	mov	r1, r3
 800946e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009474:	f7fc ffea 	bl	800644c <HAL_DMA_Start_IT>
 8009478:	4603      	mov	r3, r0
 800947a:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800947c:	7dfb      	ldrb	r3, [r7, #23]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d139      	bne.n	80094f6 <HAL_I2C_Mem_Read_DMA+0x1aa>
 8009482:	e013      	b.n	80094ac <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	2220      	movs	r2, #32
 8009488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2200      	movs	r2, #0
 8009490:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009498:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2200      	movs	r2, #0
 80094a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80094a8:	2301      	movs	r3, #1
 80094aa:	e039      	b.n	8009520 <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094b0:	b2da      	uxtb	r2, r3
 80094b2:	8979      	ldrh	r1, [r7, #10]
 80094b4:	4b20      	ldr	r3, [pc, #128]	; (8009538 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 80094b6:	9300      	str	r3, [sp, #0]
 80094b8:	69fb      	ldr	r3, [r7, #28]
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f001 fd54 	bl	800af68 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094c4:	b29a      	uxth	r2, r3
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	b29a      	uxth	r2, r3
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2200      	movs	r2, #0
 80094d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80094da:	2110      	movs	r1, #16
 80094dc:	68f8      	ldr	r0, [r7, #12]
 80094de:	f001 fd71 	bl	800afc4 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	681a      	ldr	r2, [r3, #0]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80094f0:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80094f2:	2300      	movs	r3, #0
 80094f4:	e014      	b.n	8009520 <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2220      	movs	r2, #32
 80094fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800950a:	f043 0210 	orr.w	r2, r3, #16
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2200      	movs	r2, #0
 8009516:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800951a:	2301      	movs	r3, #1
 800951c:	e000      	b.n	8009520 <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 800951e:	2302      	movs	r3, #2
  }
}
 8009520:	4618      	mov	r0, r3
 8009522:	3720      	adds	r7, #32
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	ffff0000 	.word	0xffff0000
 800952c:	08009847 	.word	0x08009847
 8009530:	0800a9e3 	.word	0x0800a9e3
 8009534:	0800aa79 	.word	0x0800aa79
 8009538:	80002400 	.word	0x80002400

0800953c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	699b      	ldr	r3, [r3, #24]
 800954a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009558:	2b00      	cmp	r3, #0
 800955a:	d005      	beq.n	8009568 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009560:	68ba      	ldr	r2, [r7, #8]
 8009562:	68f9      	ldr	r1, [r7, #12]
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	4798      	blx	r3
  }
}
 8009568:	bf00      	nop
 800956a:	3710      	adds	r7, #16
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8009578:	bf00      	nop
 800957a:	370c      	adds	r7, #12
 800957c:	46bd      	mov	sp, r7
 800957e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009582:	4770      	bx	lr

08009584 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009584:	b480      	push	{r7}
 8009586:	b083      	sub	sp, #12
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800958c:	bf00      	nop
 800958e:	370c      	adds	r7, #12
 8009590:	46bd      	mov	sp, r7
 8009592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009596:	4770      	bx	lr

08009598 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009598:	b480      	push	{r7}
 800959a:	b083      	sub	sp, #12
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80095a0:	bf00      	nop
 80095a2:	370c      	adds	r7, #12
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr

080095ac <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b083      	sub	sp, #12
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80095b4:	bf00      	nop
 80095b6:	370c      	adds	r7, #12
 80095b8:	46bd      	mov	sp, r7
 80095ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095be:	4770      	bx	lr

080095c0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b083      	sub	sp, #12
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	460b      	mov	r3, r1
 80095ca:	70fb      	strb	r3, [r7, #3]
 80095cc:	4613      	mov	r3, r2
 80095ce:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80095d0:	bf00      	nop
 80095d2:	370c      	adds	r7, #12
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80095e4:	bf00      	nop
 80095e6:	370c      	adds	r7, #12
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80095f8:	bf00      	nop
 80095fa:	370c      	adds	r7, #12
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009604:	b480      	push	{r7}
 8009606:	b083      	sub	sp, #12
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800960c:	bf00      	nop
 800960e:	370c      	adds	r7, #12
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr

08009618 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009618:	b480      	push	{r7}
 800961a:	b083      	sub	sp, #12
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8009620:	bf00      	nop
 8009622:	370c      	adds	r7, #12
 8009624:	46bd      	mov	sp, r7
 8009626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962a:	4770      	bx	lr

0800962c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800962c:	b480      	push	{r7}
 800962e:	b083      	sub	sp, #12
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009634:	bf00      	nop
 8009636:	370c      	adds	r7, #12
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr

08009640 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b086      	sub	sp, #24
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009650:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800965c:	2b01      	cmp	r3, #1
 800965e:	d101      	bne.n	8009664 <I2C_Slave_ISR_IT+0x24>
 8009660:	2302      	movs	r3, #2
 8009662:	e0ec      	b.n	800983e <I2C_Slave_ISR_IT+0x1fe>
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2201      	movs	r2, #1
 8009668:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	095b      	lsrs	r3, r3, #5
 8009670:	f003 0301 	and.w	r3, r3, #1
 8009674:	2b00      	cmp	r3, #0
 8009676:	d009      	beq.n	800968c <I2C_Slave_ISR_IT+0x4c>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	095b      	lsrs	r3, r3, #5
 800967c:	f003 0301 	and.w	r3, r3, #1
 8009680:	2b00      	cmp	r3, #0
 8009682:	d003      	beq.n	800968c <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009684:	6939      	ldr	r1, [r7, #16]
 8009686:	68f8      	ldr	r0, [r7, #12]
 8009688:	f000 fe42 	bl	800a310 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	091b      	lsrs	r3, r3, #4
 8009690:	f003 0301 	and.w	r3, r3, #1
 8009694:	2b00      	cmp	r3, #0
 8009696:	d04d      	beq.n	8009734 <I2C_Slave_ISR_IT+0xf4>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	091b      	lsrs	r3, r3, #4
 800969c:	f003 0301 	and.w	r3, r3, #1
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d047      	beq.n	8009734 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096a8:	b29b      	uxth	r3, r3
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d128      	bne.n	8009700 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096b4:	b2db      	uxtb	r3, r3
 80096b6:	2b28      	cmp	r3, #40	; 0x28
 80096b8:	d108      	bne.n	80096cc <I2C_Slave_ISR_IT+0x8c>
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80096c0:	d104      	bne.n	80096cc <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80096c2:	6939      	ldr	r1, [r7, #16]
 80096c4:	68f8      	ldr	r0, [r7, #12]
 80096c6:	f001 f81b 	bl	800a700 <I2C_ITListenCplt>
 80096ca:	e032      	b.n	8009732 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	2b29      	cmp	r3, #41	; 0x29
 80096d6:	d10e      	bne.n	80096f6 <I2C_Slave_ISR_IT+0xb6>
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80096de:	d00a      	beq.n	80096f6 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	2210      	movs	r2, #16
 80096e6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80096e8:	68f8      	ldr	r0, [r7, #12]
 80096ea:	f001 f956 	bl	800a99a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f000 fce5 	bl	800a0be <I2C_ITSlaveSeqCplt>
 80096f4:	e01d      	b.n	8009732 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	2210      	movs	r2, #16
 80096fc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80096fe:	e096      	b.n	800982e <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	2210      	movs	r2, #16
 8009706:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800970c:	f043 0204 	orr.w	r2, r3, #4
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d004      	beq.n	8009724 <I2C_Slave_ISR_IT+0xe4>
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009720:	f040 8085 	bne.w	800982e <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009728:	4619      	mov	r1, r3
 800972a:	68f8      	ldr	r0, [r7, #12]
 800972c:	f001 f83e 	bl	800a7ac <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009730:	e07d      	b.n	800982e <I2C_Slave_ISR_IT+0x1ee>
 8009732:	e07c      	b.n	800982e <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009734:	693b      	ldr	r3, [r7, #16]
 8009736:	089b      	lsrs	r3, r3, #2
 8009738:	f003 0301 	and.w	r3, r3, #1
 800973c:	2b00      	cmp	r3, #0
 800973e:	d030      	beq.n	80097a2 <I2C_Slave_ISR_IT+0x162>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	089b      	lsrs	r3, r3, #2
 8009744:	f003 0301 	and.w	r3, r3, #1
 8009748:	2b00      	cmp	r3, #0
 800974a:	d02a      	beq.n	80097a2 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009750:	b29b      	uxth	r3, r3
 8009752:	2b00      	cmp	r3, #0
 8009754:	d018      	beq.n	8009788 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009760:	b2d2      	uxtb	r2, r2
 8009762:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009768:	1c5a      	adds	r2, r3, #1
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009772:	3b01      	subs	r3, #1
 8009774:	b29a      	uxth	r2, r3
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800977e:	b29b      	uxth	r3, r3
 8009780:	3b01      	subs	r3, #1
 8009782:	b29a      	uxth	r2, r3
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800978c:	b29b      	uxth	r3, r3
 800978e:	2b00      	cmp	r3, #0
 8009790:	d14f      	bne.n	8009832 <I2C_Slave_ISR_IT+0x1f2>
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009798:	d04b      	beq.n	8009832 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800979a:	68f8      	ldr	r0, [r7, #12]
 800979c:	f000 fc8f 	bl	800a0be <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80097a0:	e047      	b.n	8009832 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	08db      	lsrs	r3, r3, #3
 80097a6:	f003 0301 	and.w	r3, r3, #1
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d00a      	beq.n	80097c4 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	08db      	lsrs	r3, r3, #3
 80097b2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d004      	beq.n	80097c4 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80097ba:	6939      	ldr	r1, [r7, #16]
 80097bc:	68f8      	ldr	r0, [r7, #12]
 80097be:	f000 fbbd 	bl	8009f3c <I2C_ITAddrCplt>
 80097c2:	e037      	b.n	8009834 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	085b      	lsrs	r3, r3, #1
 80097c8:	f003 0301 	and.w	r3, r3, #1
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d031      	beq.n	8009834 <I2C_Slave_ISR_IT+0x1f4>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	085b      	lsrs	r3, r3, #1
 80097d4:	f003 0301 	and.w	r3, r3, #1
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d02b      	beq.n	8009834 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d018      	beq.n	8009818 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ea:	781a      	ldrb	r2, [r3, #0]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097f6:	1c5a      	adds	r2, r3, #1
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009800:	b29b      	uxth	r3, r3
 8009802:	3b01      	subs	r3, #1
 8009804:	b29a      	uxth	r2, r3
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800980e:	3b01      	subs	r3, #1
 8009810:	b29a      	uxth	r2, r3
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	851a      	strh	r2, [r3, #40]	; 0x28
 8009816:	e00d      	b.n	8009834 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800981e:	d002      	beq.n	8009826 <I2C_Slave_ISR_IT+0x1e6>
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d106      	bne.n	8009834 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009826:	68f8      	ldr	r0, [r7, #12]
 8009828:	f000 fc49 	bl	800a0be <I2C_ITSlaveSeqCplt>
 800982c:	e002      	b.n	8009834 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800982e:	bf00      	nop
 8009830:	e000      	b.n	8009834 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8009832:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2200      	movs	r2, #0
 8009838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800983c:	2300      	movs	r3, #0
}
 800983e:	4618      	mov	r0, r3
 8009840:	3718      	adds	r7, #24
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}

08009846 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009846:	b580      	push	{r7, lr}
 8009848:	b088      	sub	sp, #32
 800984a:	af02      	add	r7, sp, #8
 800984c:	60f8      	str	r0, [r7, #12]
 800984e:	60b9      	str	r1, [r7, #8]
 8009850:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009858:	2b01      	cmp	r3, #1
 800985a:	d101      	bne.n	8009860 <I2C_Master_ISR_DMA+0x1a>
 800985c:	2302      	movs	r3, #2
 800985e:	e0e1      	b.n	8009a24 <I2C_Master_ISR_DMA+0x1de>
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2201      	movs	r2, #1
 8009864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	091b      	lsrs	r3, r3, #4
 800986c:	f003 0301 	and.w	r3, r3, #1
 8009870:	2b00      	cmp	r3, #0
 8009872:	d017      	beq.n	80098a4 <I2C_Master_ISR_DMA+0x5e>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	091b      	lsrs	r3, r3, #4
 8009878:	f003 0301 	and.w	r3, r3, #1
 800987c:	2b00      	cmp	r3, #0
 800987e:	d011      	beq.n	80098a4 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	2210      	movs	r2, #16
 8009886:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800988c:	f043 0204 	orr.w	r2, r3, #4
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009894:	2120      	movs	r1, #32
 8009896:	68f8      	ldr	r0, [r7, #12]
 8009898:	f001 fb94 	bl	800afc4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800989c:	68f8      	ldr	r0, [r7, #12]
 800989e:	f001 f87c 	bl	800a99a <I2C_Flush_TXDR>
 80098a2:	e0ba      	b.n	8009a1a <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	09db      	lsrs	r3, r3, #7
 80098a8:	f003 0301 	and.w	r3, r3, #1
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d072      	beq.n	8009996 <I2C_Master_ISR_DMA+0x150>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	099b      	lsrs	r3, r3, #6
 80098b4:	f003 0301 	and.w	r3, r3, #1
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d06c      	beq.n	8009996 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	681a      	ldr	r2, [r3, #0]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098ca:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d04e      	beq.n	8009974 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	b29b      	uxth	r3, r3
 80098de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80098e2:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098e8:	b29b      	uxth	r3, r3
 80098ea:	2bff      	cmp	r3, #255	; 0xff
 80098ec:	d906      	bls.n	80098fc <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	22ff      	movs	r2, #255	; 0xff
 80098f2:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80098f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80098f8:	617b      	str	r3, [r7, #20]
 80098fa:	e010      	b.n	800991e <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009900:	b29a      	uxth	r2, r3
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800990a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800990e:	d003      	beq.n	8009918 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009914:	617b      	str	r3, [r7, #20]
 8009916:	e002      	b.n	800991e <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8009918:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800991c:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009922:	b2da      	uxtb	r2, r3
 8009924:	8a79      	ldrh	r1, [r7, #18]
 8009926:	2300      	movs	r3, #0
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	68f8      	ldr	r0, [r7, #12]
 800992e:	f001 fb1b 	bl	800af68 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009936:	b29a      	uxth	r2, r3
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800993c:	1ad3      	subs	r3, r2, r3
 800993e:	b29a      	uxth	r2, r3
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800994a:	b2db      	uxtb	r3, r3
 800994c:	2b22      	cmp	r3, #34	; 0x22
 800994e:	d108      	bne.n	8009962 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800995e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009960:	e05b      	b.n	8009a1a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009970:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009972:	e052      	b.n	8009a1a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800997e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009982:	d003      	beq.n	800998c <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009984:	68f8      	ldr	r0, [r7, #12]
 8009986:	f000 fb5d 	bl	800a044 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800998a:	e046      	b.n	8009a1a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800998c:	2140      	movs	r1, #64	; 0x40
 800998e:	68f8      	ldr	r0, [r7, #12]
 8009990:	f000 ff0c 	bl	800a7ac <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009994:	e041      	b.n	8009a1a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	099b      	lsrs	r3, r3, #6
 800999a:	f003 0301 	and.w	r3, r3, #1
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d029      	beq.n	80099f6 <I2C_Master_ISR_DMA+0x1b0>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	099b      	lsrs	r3, r3, #6
 80099a6:	f003 0301 	and.w	r3, r3, #1
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d023      	beq.n	80099f6 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80099b2:	b29b      	uxth	r3, r3
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d119      	bne.n	80099ec <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80099c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80099c6:	d027      	beq.n	8009a18 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80099d0:	d108      	bne.n	80099e4 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	685a      	ldr	r2, [r3, #4]
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80099e0:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80099e2:	e019      	b.n	8009a18 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	f000 fb2d 	bl	800a044 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80099ea:	e015      	b.n	8009a18 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80099ec:	2140      	movs	r1, #64	; 0x40
 80099ee:	68f8      	ldr	r0, [r7, #12]
 80099f0:	f000 fedc 	bl	800a7ac <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80099f4:	e010      	b.n	8009a18 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	095b      	lsrs	r3, r3, #5
 80099fa:	f003 0301 	and.w	r3, r3, #1
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d00b      	beq.n	8009a1a <I2C_Master_ISR_DMA+0x1d4>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	095b      	lsrs	r3, r3, #5
 8009a06:	f003 0301 	and.w	r3, r3, #1
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d005      	beq.n	8009a1a <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009a0e:	68b9      	ldr	r1, [r7, #8]
 8009a10:	68f8      	ldr	r0, [r7, #12]
 8009a12:	f000 fbb3 	bl	800a17c <I2C_ITMasterCplt>
 8009a16:	e000      	b.n	8009a1a <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8009a18:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009a22:	2300      	movs	r3, #0
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3718      	adds	r7, #24
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b088      	sub	sp, #32
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a3c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d101      	bne.n	8009a50 <I2C_Slave_ISR_DMA+0x24>
 8009a4c:	2302      	movs	r3, #2
 8009a4e:	e1c8      	b.n	8009de2 <I2C_Slave_ISR_DMA+0x3b6>
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2201      	movs	r2, #1
 8009a54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	095b      	lsrs	r3, r3, #5
 8009a5c:	f003 0301 	and.w	r3, r3, #1
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d009      	beq.n	8009a78 <I2C_Slave_ISR_DMA+0x4c>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	095b      	lsrs	r3, r3, #5
 8009a68:	f003 0301 	and.w	r3, r3, #1
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d003      	beq.n	8009a78 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009a70:	68b9      	ldr	r1, [r7, #8]
 8009a72:	68f8      	ldr	r0, [r7, #12]
 8009a74:	f000 fc4c 	bl	800a310 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	091b      	lsrs	r3, r3, #4
 8009a7c:	f003 0301 	and.w	r3, r3, #1
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	f000 8199 	beq.w	8009db8 <I2C_Slave_ISR_DMA+0x38c>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	091b      	lsrs	r3, r3, #4
 8009a8a:	f003 0301 	and.w	r3, r3, #1
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f000 8192 	beq.w	8009db8 <I2C_Slave_ISR_DMA+0x38c>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	0b9b      	lsrs	r3, r3, #14
 8009a98:	f003 0301 	and.w	r3, r3, #1
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d106      	bne.n	8009aae <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	0bdb      	lsrs	r3, r3, #15
 8009aa4:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	f000 817e 	beq.w	8009daa <I2C_Slave_ISR_DMA+0x37e>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d07c      	beq.n	8009bb0 <I2C_Slave_ISR_DMA+0x184>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	0bdb      	lsrs	r3, r3, #15
 8009aba:	f003 0301 	and.w	r3, r3, #1
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d076      	beq.n	8009bb0 <I2C_Slave_ISR_DMA+0x184>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4a8d      	ldr	r2, [pc, #564]	; (8009d00 <I2C_Slave_ISR_DMA+0x2d4>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d059      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a8b      	ldr	r2, [pc, #556]	; (8009d04 <I2C_Slave_ISR_DMA+0x2d8>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d053      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4a89      	ldr	r2, [pc, #548]	; (8009d08 <I2C_Slave_ISR_DMA+0x2dc>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d04d      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a87      	ldr	r2, [pc, #540]	; (8009d0c <I2C_Slave_ISR_DMA+0x2e0>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d047      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	4a85      	ldr	r2, [pc, #532]	; (8009d10 <I2C_Slave_ISR_DMA+0x2e4>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d041      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4a83      	ldr	r2, [pc, #524]	; (8009d14 <I2C_Slave_ISR_DMA+0x2e8>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d03b      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4a81      	ldr	r2, [pc, #516]	; (8009d18 <I2C_Slave_ISR_DMA+0x2ec>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d035      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	4a7f      	ldr	r2, [pc, #508]	; (8009d1c <I2C_Slave_ISR_DMA+0x2f0>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d02f      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a7d      	ldr	r2, [pc, #500]	; (8009d20 <I2C_Slave_ISR_DMA+0x2f4>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d029      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a7b      	ldr	r2, [pc, #492]	; (8009d24 <I2C_Slave_ISR_DMA+0x2f8>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d023      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a79      	ldr	r2, [pc, #484]	; (8009d28 <I2C_Slave_ISR_DMA+0x2fc>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d01d      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a77      	ldr	r2, [pc, #476]	; (8009d2c <I2C_Slave_ISR_DMA+0x300>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d017      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	4a75      	ldr	r2, [pc, #468]	; (8009d30 <I2C_Slave_ISR_DMA+0x304>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d011      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a73      	ldr	r2, [pc, #460]	; (8009d34 <I2C_Slave_ISR_DMA+0x308>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d00b      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a71      	ldr	r2, [pc, #452]	; (8009d38 <I2C_Slave_ISR_DMA+0x30c>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d005      	beq.n	8009b82 <I2C_Slave_ISR_DMA+0x156>
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a6f      	ldr	r2, [pc, #444]	; (8009d3c <I2C_Slave_ISR_DMA+0x310>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d109      	bne.n	8009b96 <I2C_Slave_ISR_DMA+0x16a>
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	bf0c      	ite	eq
 8009b8e:	2301      	moveq	r3, #1
 8009b90:	2300      	movne	r3, #0
 8009b92:	b2db      	uxtb	r3, r3
 8009b94:	e008      	b.n	8009ba8 <I2C_Slave_ISR_DMA+0x17c>
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	bf0c      	ite	eq
 8009ba2:	2301      	moveq	r3, #1
 8009ba4:	2300      	movne	r3, #0
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d001      	beq.n	8009bb0 <I2C_Slave_ISR_DMA+0x184>
          {
            treatdmanack = 1U;
 8009bac:	2301      	movs	r3, #1
 8009bae:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d07c      	beq.n	8009cb2 <I2C_Slave_ISR_DMA+0x286>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	0b9b      	lsrs	r3, r3, #14
 8009bbc:	f003 0301 	and.w	r3, r3, #1
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d076      	beq.n	8009cb2 <I2C_Slave_ISR_DMA+0x286>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a4d      	ldr	r2, [pc, #308]	; (8009d00 <I2C_Slave_ISR_DMA+0x2d4>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d059      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4a4b      	ldr	r2, [pc, #300]	; (8009d04 <I2C_Slave_ISR_DMA+0x2d8>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d053      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a49      	ldr	r2, [pc, #292]	; (8009d08 <I2C_Slave_ISR_DMA+0x2dc>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d04d      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a47      	ldr	r2, [pc, #284]	; (8009d0c <I2C_Slave_ISR_DMA+0x2e0>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d047      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a45      	ldr	r2, [pc, #276]	; (8009d10 <I2C_Slave_ISR_DMA+0x2e4>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d041      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4a43      	ldr	r2, [pc, #268]	; (8009d14 <I2C_Slave_ISR_DMA+0x2e8>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d03b      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	4a41      	ldr	r2, [pc, #260]	; (8009d18 <I2C_Slave_ISR_DMA+0x2ec>)
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d035      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a3f      	ldr	r2, [pc, #252]	; (8009d1c <I2C_Slave_ISR_DMA+0x2f0>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d02f      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4a3d      	ldr	r2, [pc, #244]	; (8009d20 <I2C_Slave_ISR_DMA+0x2f4>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d029      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a3b      	ldr	r2, [pc, #236]	; (8009d24 <I2C_Slave_ISR_DMA+0x2f8>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d023      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a39      	ldr	r2, [pc, #228]	; (8009d28 <I2C_Slave_ISR_DMA+0x2fc>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d01d      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a37      	ldr	r2, [pc, #220]	; (8009d2c <I2C_Slave_ISR_DMA+0x300>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d017      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a35      	ldr	r2, [pc, #212]	; (8009d30 <I2C_Slave_ISR_DMA+0x304>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d011      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a33      	ldr	r2, [pc, #204]	; (8009d34 <I2C_Slave_ISR_DMA+0x308>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d00b      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	4a31      	ldr	r2, [pc, #196]	; (8009d38 <I2C_Slave_ISR_DMA+0x30c>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d005      	beq.n	8009c84 <I2C_Slave_ISR_DMA+0x258>
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	4a2f      	ldr	r2, [pc, #188]	; (8009d3c <I2C_Slave_ISR_DMA+0x310>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d109      	bne.n	8009c98 <I2C_Slave_ISR_DMA+0x26c>
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	685b      	ldr	r3, [r3, #4]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	bf0c      	ite	eq
 8009c90:	2301      	moveq	r3, #1
 8009c92:	2300      	movne	r3, #0
 8009c94:	b2db      	uxtb	r3, r3
 8009c96:	e008      	b.n	8009caa <I2C_Slave_ISR_DMA+0x27e>
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	bf0c      	ite	eq
 8009ca4:	2301      	moveq	r3, #1
 8009ca6:	2300      	movne	r3, #0
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d001      	beq.n	8009cb2 <I2C_Slave_ISR_DMA+0x286>
          {
            treatdmanack = 1U;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8009cb2:	69fb      	ldr	r3, [r7, #28]
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d148      	bne.n	8009d4a <I2C_Slave_ISR_DMA+0x31e>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	2b28      	cmp	r3, #40	; 0x28
 8009cc2:	d108      	bne.n	8009cd6 <I2C_Slave_ISR_DMA+0x2aa>
 8009cc4:	69bb      	ldr	r3, [r7, #24]
 8009cc6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009cca:	d104      	bne.n	8009cd6 <I2C_Slave_ISR_DMA+0x2aa>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8009ccc:	68b9      	ldr	r1, [r7, #8]
 8009cce:	68f8      	ldr	r0, [r7, #12]
 8009cd0:	f000 fd16 	bl	800a700 <I2C_ITListenCplt>
 8009cd4:	e068      	b.n	8009da8 <I2C_Slave_ISR_DMA+0x37c>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	2b29      	cmp	r3, #41	; 0x29
 8009ce0:	d12e      	bne.n	8009d40 <I2C_Slave_ISR_DMA+0x314>
 8009ce2:	69bb      	ldr	r3, [r7, #24]
 8009ce4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009ce8:	d02a      	beq.n	8009d40 <I2C_Slave_ISR_DMA+0x314>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	2210      	movs	r2, #16
 8009cf0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8009cf2:	68f8      	ldr	r0, [r7, #12]
 8009cf4:	f000 fe51 	bl	800a99a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f000 f9e0 	bl	800a0be <I2C_ITSlaveSeqCplt>
 8009cfe:	e053      	b.n	8009da8 <I2C_Slave_ISR_DMA+0x37c>
 8009d00:	40020010 	.word	0x40020010
 8009d04:	40020028 	.word	0x40020028
 8009d08:	40020040 	.word	0x40020040
 8009d0c:	40020058 	.word	0x40020058
 8009d10:	40020070 	.word	0x40020070
 8009d14:	40020088 	.word	0x40020088
 8009d18:	400200a0 	.word	0x400200a0
 8009d1c:	400200b8 	.word	0x400200b8
 8009d20:	40020410 	.word	0x40020410
 8009d24:	40020428 	.word	0x40020428
 8009d28:	40020440 	.word	0x40020440
 8009d2c:	40020458 	.word	0x40020458
 8009d30:	40020470 	.word	0x40020470
 8009d34:	40020488 	.word	0x40020488
 8009d38:	400204a0 	.word	0x400204a0
 8009d3c:	400204b8 	.word	0x400204b8
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	2210      	movs	r2, #16
 8009d46:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009d48:	e034      	b.n	8009db4 <I2C_Slave_ISR_DMA+0x388>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2210      	movs	r2, #16
 8009d50:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d56:	f043 0204 	orr.w	r2, r3, #4
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d64:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d003      	beq.n	8009d74 <I2C_Slave_ISR_DMA+0x348>
 8009d6c:	69bb      	ldr	r3, [r7, #24]
 8009d6e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009d72:	d11f      	bne.n	8009db4 <I2C_Slave_ISR_DMA+0x388>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009d74:	7dfb      	ldrb	r3, [r7, #23]
 8009d76:	2b21      	cmp	r3, #33	; 0x21
 8009d78:	d002      	beq.n	8009d80 <I2C_Slave_ISR_DMA+0x354>
 8009d7a:	7dfb      	ldrb	r3, [r7, #23]
 8009d7c:	2b29      	cmp	r3, #41	; 0x29
 8009d7e:	d103      	bne.n	8009d88 <I2C_Slave_ISR_DMA+0x35c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2221      	movs	r2, #33	; 0x21
 8009d84:	631a      	str	r2, [r3, #48]	; 0x30
 8009d86:	e008      	b.n	8009d9a <I2C_Slave_ISR_DMA+0x36e>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009d88:	7dfb      	ldrb	r3, [r7, #23]
 8009d8a:	2b22      	cmp	r3, #34	; 0x22
 8009d8c:	d002      	beq.n	8009d94 <I2C_Slave_ISR_DMA+0x368>
 8009d8e:	7dfb      	ldrb	r3, [r7, #23]
 8009d90:	2b2a      	cmp	r3, #42	; 0x2a
 8009d92:	d102      	bne.n	8009d9a <I2C_Slave_ISR_DMA+0x36e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2222      	movs	r2, #34	; 0x22
 8009d98:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d9e:	4619      	mov	r1, r3
 8009da0:	68f8      	ldr	r0, [r7, #12]
 8009da2:	f000 fd03 	bl	800a7ac <I2C_ITError>
      if (treatdmanack == 1U)
 8009da6:	e005      	b.n	8009db4 <I2C_Slave_ISR_DMA+0x388>
 8009da8:	e004      	b.n	8009db4 <I2C_Slave_ISR_DMA+0x388>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	2210      	movs	r2, #16
 8009db0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009db2:	e011      	b.n	8009dd8 <I2C_Slave_ISR_DMA+0x3ac>
      if (treatdmanack == 1U)
 8009db4:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009db6:	e00f      	b.n	8009dd8 <I2C_Slave_ISR_DMA+0x3ac>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	08db      	lsrs	r3, r3, #3
 8009dbc:	f003 0301 	and.w	r3, r3, #1
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d009      	beq.n	8009dd8 <I2C_Slave_ISR_DMA+0x3ac>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	08db      	lsrs	r3, r3, #3
 8009dc8:	f003 0301 	and.w	r3, r3, #1
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d003      	beq.n	8009dd8 <I2C_Slave_ISR_DMA+0x3ac>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009dd0:	68b9      	ldr	r1, [r7, #8]
 8009dd2:	68f8      	ldr	r0, [r7, #12]
 8009dd4:	f000 f8b2 	bl	8009f3c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009de0:	2300      	movs	r3, #0
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3720      	adds	r7, #32
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop

08009dec <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b086      	sub	sp, #24
 8009df0:	af02      	add	r7, sp, #8
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	4608      	mov	r0, r1
 8009df6:	4611      	mov	r1, r2
 8009df8:	461a      	mov	r2, r3
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	817b      	strh	r3, [r7, #10]
 8009dfe:	460b      	mov	r3, r1
 8009e00:	813b      	strh	r3, [r7, #8]
 8009e02:	4613      	mov	r3, r2
 8009e04:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009e06:	88fb      	ldrh	r3, [r7, #6]
 8009e08:	b2da      	uxtb	r2, r3
 8009e0a:	8979      	ldrh	r1, [r7, #10]
 8009e0c:	4b20      	ldr	r3, [pc, #128]	; (8009e90 <I2C_RequestMemoryWrite+0xa4>)
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009e14:	68f8      	ldr	r0, [r7, #12]
 8009e16:	f001 f8a7 	bl	800af68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e1a:	69fa      	ldr	r2, [r7, #28]
 8009e1c:	69b9      	ldr	r1, [r7, #24]
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	f000 ffc0 	bl	800ada4 <I2C_WaitOnTXISFlagUntilTimeout>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d001      	beq.n	8009e2e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e02c      	b.n	8009e88 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009e2e:	88fb      	ldrh	r3, [r7, #6]
 8009e30:	2b01      	cmp	r3, #1
 8009e32:	d105      	bne.n	8009e40 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e34:	893b      	ldrh	r3, [r7, #8]
 8009e36:	b2da      	uxtb	r2, r3
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	629a      	str	r2, [r3, #40]	; 0x28
 8009e3e:	e015      	b.n	8009e6c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009e40:	893b      	ldrh	r3, [r7, #8]
 8009e42:	0a1b      	lsrs	r3, r3, #8
 8009e44:	b29b      	uxth	r3, r3
 8009e46:	b2da      	uxtb	r2, r3
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e4e:	69fa      	ldr	r2, [r7, #28]
 8009e50:	69b9      	ldr	r1, [r7, #24]
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f000 ffa6 	bl	800ada4 <I2C_WaitOnTXISFlagUntilTimeout>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d001      	beq.n	8009e62 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e012      	b.n	8009e88 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e62:	893b      	ldrh	r3, [r7, #8]
 8009e64:	b2da      	uxtb	r2, r3
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009e6c:	69fb      	ldr	r3, [r7, #28]
 8009e6e:	9300      	str	r3, [sp, #0]
 8009e70:	69bb      	ldr	r3, [r7, #24]
 8009e72:	2200      	movs	r2, #0
 8009e74:	2180      	movs	r1, #128	; 0x80
 8009e76:	68f8      	ldr	r0, [r7, #12]
 8009e78:	f000 ff54 	bl	800ad24 <I2C_WaitOnFlagUntilTimeout>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d001      	beq.n	8009e86 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009e82:	2301      	movs	r3, #1
 8009e84:	e000      	b.n	8009e88 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009e86:	2300      	movs	r3, #0
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	3710      	adds	r7, #16
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}
 8009e90:	80002000 	.word	0x80002000

08009e94 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b086      	sub	sp, #24
 8009e98:	af02      	add	r7, sp, #8
 8009e9a:	60f8      	str	r0, [r7, #12]
 8009e9c:	4608      	mov	r0, r1
 8009e9e:	4611      	mov	r1, r2
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	817b      	strh	r3, [r7, #10]
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	813b      	strh	r3, [r7, #8]
 8009eaa:	4613      	mov	r3, r2
 8009eac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009eae:	88fb      	ldrh	r3, [r7, #6]
 8009eb0:	b2da      	uxtb	r2, r3
 8009eb2:	8979      	ldrh	r1, [r7, #10]
 8009eb4:	4b20      	ldr	r3, [pc, #128]	; (8009f38 <I2C_RequestMemoryRead+0xa4>)
 8009eb6:	9300      	str	r3, [sp, #0]
 8009eb8:	2300      	movs	r3, #0
 8009eba:	68f8      	ldr	r0, [r7, #12]
 8009ebc:	f001 f854 	bl	800af68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ec0:	69fa      	ldr	r2, [r7, #28]
 8009ec2:	69b9      	ldr	r1, [r7, #24]
 8009ec4:	68f8      	ldr	r0, [r7, #12]
 8009ec6:	f000 ff6d 	bl	800ada4 <I2C_WaitOnTXISFlagUntilTimeout>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d001      	beq.n	8009ed4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	e02c      	b.n	8009f2e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009ed4:	88fb      	ldrh	r3, [r7, #6]
 8009ed6:	2b01      	cmp	r3, #1
 8009ed8:	d105      	bne.n	8009ee6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009eda:	893b      	ldrh	r3, [r7, #8]
 8009edc:	b2da      	uxtb	r2, r3
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	629a      	str	r2, [r3, #40]	; 0x28
 8009ee4:	e015      	b.n	8009f12 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009ee6:	893b      	ldrh	r3, [r7, #8]
 8009ee8:	0a1b      	lsrs	r3, r3, #8
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	b2da      	uxtb	r2, r3
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ef4:	69fa      	ldr	r2, [r7, #28]
 8009ef6:	69b9      	ldr	r1, [r7, #24]
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f000 ff53 	bl	800ada4 <I2C_WaitOnTXISFlagUntilTimeout>
 8009efe:	4603      	mov	r3, r0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d001      	beq.n	8009f08 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009f04:	2301      	movs	r3, #1
 8009f06:	e012      	b.n	8009f2e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009f08:	893b      	ldrh	r3, [r7, #8]
 8009f0a:	b2da      	uxtb	r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009f12:	69fb      	ldr	r3, [r7, #28]
 8009f14:	9300      	str	r3, [sp, #0]
 8009f16:	69bb      	ldr	r3, [r7, #24]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	2140      	movs	r1, #64	; 0x40
 8009f1c:	68f8      	ldr	r0, [r7, #12]
 8009f1e:	f000 ff01 	bl	800ad24 <I2C_WaitOnFlagUntilTimeout>
 8009f22:	4603      	mov	r3, r0
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d001      	beq.n	8009f2c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	e000      	b.n	8009f2e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009f2c:	2300      	movs	r3, #0
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3710      	adds	r7, #16
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	80002000 	.word	0x80002000

08009f3c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f4c:	b2db      	uxtb	r3, r3
 8009f4e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009f52:	2b28      	cmp	r3, #40	; 0x28
 8009f54:	d16a      	bne.n	800a02c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	699b      	ldr	r3, [r3, #24]
 8009f5c:	0c1b      	lsrs	r3, r3, #16
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	f003 0301 	and.w	r3, r3, #1
 8009f64:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	699b      	ldr	r3, [r3, #24]
 8009f6c:	0c1b      	lsrs	r3, r3, #16
 8009f6e:	b29b      	uxth	r3, r3
 8009f70:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009f74:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	b29b      	uxth	r3, r3
 8009f7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f82:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	68db      	ldr	r3, [r3, #12]
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009f90:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	68db      	ldr	r3, [r3, #12]
 8009f96:	2b02      	cmp	r3, #2
 8009f98:	d138      	bne.n	800a00c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8009f9a:	897b      	ldrh	r3, [r7, #10]
 8009f9c:	09db      	lsrs	r3, r3, #7
 8009f9e:	b29a      	uxth	r2, r3
 8009fa0:	89bb      	ldrh	r3, [r7, #12]
 8009fa2:	4053      	eors	r3, r2
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	f003 0306 	and.w	r3, r3, #6
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d11c      	bne.n	8009fe8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009fae:	897b      	ldrh	r3, [r7, #10]
 8009fb0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fb6:	1c5a      	adds	r2, r3, #1
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fc0:	2b02      	cmp	r3, #2
 8009fc2:	d13b      	bne.n	800a03c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	2208      	movs	r2, #8
 8009fd0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009fda:	89ba      	ldrh	r2, [r7, #12]
 8009fdc:	7bfb      	ldrb	r3, [r7, #15]
 8009fde:	4619      	mov	r1, r3
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f7ff faed 	bl	80095c0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009fe6:	e029      	b.n	800a03c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8009fe8:	893b      	ldrh	r3, [r7, #8]
 8009fea:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009fec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f001 f84b 	bl	800b08c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009ffe:	89ba      	ldrh	r2, [r7, #12]
 800a000:	7bfb      	ldrb	r3, [r7, #15]
 800a002:	4619      	mov	r1, r3
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f7ff fadb 	bl	80095c0 <HAL_I2C_AddrCallback>
}
 800a00a:	e017      	b.n	800a03c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a00c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f001 f83b 	bl	800b08c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2200      	movs	r2, #0
 800a01a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a01e:	89ba      	ldrh	r2, [r7, #12]
 800a020:	7bfb      	ldrb	r3, [r7, #15]
 800a022:	4619      	mov	r1, r3
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f7ff facb 	bl	80095c0 <HAL_I2C_AddrCallback>
}
 800a02a:	e007      	b.n	800a03c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2208      	movs	r2, #8
 800a032:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2200      	movs	r2, #0
 800a038:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800a03c:	bf00      	nop
 800a03e:	3710      	adds	r7, #16
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b082      	sub	sp, #8
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2200      	movs	r2, #0
 800a050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a05a:	b2db      	uxtb	r3, r3
 800a05c:	2b21      	cmp	r3, #33	; 0x21
 800a05e:	d115      	bne.n	800a08c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2220      	movs	r2, #32
 800a064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2211      	movs	r2, #17
 800a06c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2200      	movs	r2, #0
 800a072:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a074:	2101      	movs	r1, #1
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f001 f808 	bl	800b08c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2200      	movs	r2, #0
 800a080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f7ff fa73 	bl	8009570 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a08a:	e014      	b.n	800a0b6 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2220      	movs	r2, #32
 800a090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2212      	movs	r2, #18
 800a098:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2200      	movs	r2, #0
 800a09e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a0a0:	2102      	movs	r1, #2
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 fff2 	bl	800b08c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f7ff fa67 	bl	8009584 <HAL_I2C_MasterRxCpltCallback>
}
 800a0b6:	bf00      	nop
 800a0b8:	3708      	adds	r7, #8
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}

0800a0be <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a0be:	b580      	push	{r7, lr}
 800a0c0:	b084      	sub	sp, #16
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	0b9b      	lsrs	r3, r3, #14
 800a0da:	f003 0301 	and.w	r3, r3, #1
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d008      	beq.n	800a0f4 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	681a      	ldr	r2, [r3, #0]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a0f0:	601a      	str	r2, [r3, #0]
 800a0f2:	e00d      	b.n	800a110 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	0bdb      	lsrs	r3, r3, #15
 800a0f8:	f003 0301 	and.w	r3, r3, #1
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d007      	beq.n	800a110 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	681a      	ldr	r2, [r3, #0]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a10e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a116:	b2db      	uxtb	r3, r3
 800a118:	2b29      	cmp	r3, #41	; 0x29
 800a11a:	d112      	bne.n	800a142 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2228      	movs	r2, #40	; 0x28
 800a120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2221      	movs	r2, #33	; 0x21
 800a128:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a12a:	2101      	movs	r1, #1
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f000 ffad 	bl	800b08c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2200      	movs	r2, #0
 800a136:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f7ff fa2c 	bl	8009598 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a140:	e017      	b.n	800a172 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a148:	b2db      	uxtb	r3, r3
 800a14a:	2b2a      	cmp	r3, #42	; 0x2a
 800a14c:	d111      	bne.n	800a172 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2228      	movs	r2, #40	; 0x28
 800a152:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2222      	movs	r2, #34	; 0x22
 800a15a:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a15c:	2102      	movs	r1, #2
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 ff94 	bl	800b08c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2200      	movs	r2, #0
 800a168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f7ff fa1d 	bl	80095ac <HAL_I2C_SlaveRxCpltCallback>
}
 800a172:	bf00      	nop
 800a174:	3710      	adds	r7, #16
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
	...

0800a17c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b086      	sub	sp, #24
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2220      	movs	r2, #32
 800a190:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a198:	b2db      	uxtb	r3, r3
 800a19a:	2b21      	cmp	r3, #33	; 0x21
 800a19c:	d107      	bne.n	800a1ae <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a19e:	2101      	movs	r1, #1
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 ff73 	bl	800b08c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2211      	movs	r2, #17
 800a1aa:	631a      	str	r2, [r3, #48]	; 0x30
 800a1ac:	e00c      	b.n	800a1c8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a1b4:	b2db      	uxtb	r3, r3
 800a1b6:	2b22      	cmp	r3, #34	; 0x22
 800a1b8:	d106      	bne.n	800a1c8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a1ba:	2102      	movs	r1, #2
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f000 ff65 	bl	800b08c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2212      	movs	r2, #18
 800a1c6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	6859      	ldr	r1, [r3, #4]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681a      	ldr	r2, [r3, #0]
 800a1d2:	4b4d      	ldr	r3, [pc, #308]	; (800a308 <I2C_ITMasterCplt+0x18c>)
 800a1d4:	400b      	ands	r3, r1
 800a1d6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	4a4a      	ldr	r2, [pc, #296]	; (800a30c <I2C_ITMasterCplt+0x190>)
 800a1e2:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	091b      	lsrs	r3, r3, #4
 800a1e8:	f003 0301 	and.w	r3, r3, #1
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d009      	beq.n	800a204 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	2210      	movs	r2, #16
 800a1f6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1fc:	f043 0204 	orr.w	r2, r3, #4
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a20a:	b2db      	uxtb	r3, r3
 800a20c:	2b60      	cmp	r3, #96	; 0x60
 800a20e:	d10b      	bne.n	800a228 <I2C_ITMasterCplt+0xac>
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	089b      	lsrs	r3, r3, #2
 800a214:	f003 0301 	and.w	r3, r3, #1
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d005      	beq.n	800a228 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a222:	b2db      	uxtb	r3, r3
 800a224:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a226:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 fbb6 	bl	800a99a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a232:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a23a:	b2db      	uxtb	r3, r3
 800a23c:	2b60      	cmp	r3, #96	; 0x60
 800a23e:	d002      	beq.n	800a246 <I2C_ITMasterCplt+0xca>
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d006      	beq.n	800a254 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a24a:	4619      	mov	r1, r3
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	f000 faad 	bl	800a7ac <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a252:	e054      	b.n	800a2fe <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a25a:	b2db      	uxtb	r3, r3
 800a25c:	2b21      	cmp	r3, #33	; 0x21
 800a25e:	d124      	bne.n	800a2aa <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2220      	movs	r2, #32
 800a264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2200      	movs	r2, #0
 800a26c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a274:	b2db      	uxtb	r3, r3
 800a276:	2b40      	cmp	r3, #64	; 0x40
 800a278:	d10b      	bne.n	800a292 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2200      	movs	r2, #0
 800a27e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2200      	movs	r2, #0
 800a286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f7ff f9b0 	bl	80095f0 <HAL_I2C_MemTxCpltCallback>
}
 800a290:	e035      	b.n	800a2fe <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2200      	movs	r2, #0
 800a296:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2200      	movs	r2, #0
 800a29e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f7ff f964 	bl	8009570 <HAL_I2C_MasterTxCpltCallback>
}
 800a2a8:	e029      	b.n	800a2fe <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2b0:	b2db      	uxtb	r3, r3
 800a2b2:	2b22      	cmp	r3, #34	; 0x22
 800a2b4:	d123      	bne.n	800a2fe <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2220      	movs	r2, #32
 800a2ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a2ca:	b2db      	uxtb	r3, r3
 800a2cc:	2b40      	cmp	r3, #64	; 0x40
 800a2ce:	d10b      	bne.n	800a2e8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f7ff f98f 	bl	8009604 <HAL_I2C_MemRxCpltCallback>
}
 800a2e6:	e00a      	b.n	800a2fe <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f7ff f943 	bl	8009584 <HAL_I2C_MasterRxCpltCallback>
}
 800a2fe:	bf00      	nop
 800a300:	3718      	adds	r7, #24
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	fe00e800 	.word	0xfe00e800
 800a30c:	ffff0000 	.word	0xffff0000

0800a310 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a32c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	2220      	movs	r2, #32
 800a334:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a336:	7bfb      	ldrb	r3, [r7, #15]
 800a338:	2b21      	cmp	r3, #33	; 0x21
 800a33a:	d002      	beq.n	800a342 <I2C_ITSlaveCplt+0x32>
 800a33c:	7bfb      	ldrb	r3, [r7, #15]
 800a33e:	2b29      	cmp	r3, #41	; 0x29
 800a340:	d108      	bne.n	800a354 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a342:	f248 0101 	movw	r1, #32769	; 0x8001
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f000 fea0 	bl	800b08c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2221      	movs	r2, #33	; 0x21
 800a350:	631a      	str	r2, [r3, #48]	; 0x30
 800a352:	e00d      	b.n	800a370 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a354:	7bfb      	ldrb	r3, [r7, #15]
 800a356:	2b22      	cmp	r3, #34	; 0x22
 800a358:	d002      	beq.n	800a360 <I2C_ITSlaveCplt+0x50>
 800a35a:	7bfb      	ldrb	r3, [r7, #15]
 800a35c:	2b2a      	cmp	r3, #42	; 0x2a
 800a35e:	d107      	bne.n	800a370 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a360:	f248 0102 	movw	r1, #32770	; 0x8002
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f000 fe91 	bl	800b08c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2222      	movs	r2, #34	; 0x22
 800a36e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	685a      	ldr	r2, [r3, #4]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a37e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	6859      	ldr	r1, [r3, #4]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681a      	ldr	r2, [r3, #0]
 800a38a:	4b80      	ldr	r3, [pc, #512]	; (800a58c <I2C_ITSlaveCplt+0x27c>)
 800a38c:	400b      	ands	r3, r1
 800a38e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f000 fb02 	bl	800a99a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	0b9b      	lsrs	r3, r3, #14
 800a39a:	f003 0301 	and.w	r3, r3, #1
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d07a      	beq.n	800a498 <I2C_ITSlaveCplt+0x188>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	681a      	ldr	r2, [r3, #0]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a3b0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	f000 8111 	beq.w	800a5de <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4a73      	ldr	r2, [pc, #460]	; (800a590 <I2C_ITSlaveCplt+0x280>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d059      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4a71      	ldr	r2, [pc, #452]	; (800a594 <I2C_ITSlaveCplt+0x284>)
 800a3d0:	4293      	cmp	r3, r2
 800a3d2:	d053      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a6f      	ldr	r2, [pc, #444]	; (800a598 <I2C_ITSlaveCplt+0x288>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d04d      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4a6d      	ldr	r2, [pc, #436]	; (800a59c <I2C_ITSlaveCplt+0x28c>)
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	d047      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	4a6b      	ldr	r2, [pc, #428]	; (800a5a0 <I2C_ITSlaveCplt+0x290>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d041      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	4a69      	ldr	r2, [pc, #420]	; (800a5a4 <I2C_ITSlaveCplt+0x294>)
 800a400:	4293      	cmp	r3, r2
 800a402:	d03b      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a67      	ldr	r2, [pc, #412]	; (800a5a8 <I2C_ITSlaveCplt+0x298>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d035      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a65      	ldr	r2, [pc, #404]	; (800a5ac <I2C_ITSlaveCplt+0x29c>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d02f      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4a63      	ldr	r2, [pc, #396]	; (800a5b0 <I2C_ITSlaveCplt+0x2a0>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d029      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4a61      	ldr	r2, [pc, #388]	; (800a5b4 <I2C_ITSlaveCplt+0x2a4>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d023      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	4a5f      	ldr	r2, [pc, #380]	; (800a5b8 <I2C_ITSlaveCplt+0x2a8>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d01d      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4a5d      	ldr	r2, [pc, #372]	; (800a5bc <I2C_ITSlaveCplt+0x2ac>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d017      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4a5b      	ldr	r2, [pc, #364]	; (800a5c0 <I2C_ITSlaveCplt+0x2b0>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d011      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	4a59      	ldr	r2, [pc, #356]	; (800a5c4 <I2C_ITSlaveCplt+0x2b4>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d00b      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a57      	ldr	r2, [pc, #348]	; (800a5c8 <I2C_ITSlaveCplt+0x2b8>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d005      	beq.n	800a47c <I2C_ITSlaveCplt+0x16c>
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4a55      	ldr	r2, [pc, #340]	; (800a5cc <I2C_ITSlaveCplt+0x2bc>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d105      	bne.n	800a488 <I2C_ITSlaveCplt+0x178>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	b29b      	uxth	r3, r3
 800a486:	e004      	b.n	800a492 <I2C_ITSlaveCplt+0x182>
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	b29b      	uxth	r3, r3
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	8553      	strh	r3, [r2, #42]	; 0x2a
 800a496:	e0a2      	b.n	800a5de <I2C_ITSlaveCplt+0x2ce>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	0bdb      	lsrs	r3, r3, #15
 800a49c:	f003 0301 	and.w	r3, r3, #1
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	f000 809c 	beq.w	800a5de <I2C_ITSlaveCplt+0x2ce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	681a      	ldr	r2, [r3, #0]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a4b4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	f000 808f 	beq.w	800a5de <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4a32      	ldr	r2, [pc, #200]	; (800a590 <I2C_ITSlaveCplt+0x280>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d059      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	4a30      	ldr	r2, [pc, #192]	; (800a594 <I2C_ITSlaveCplt+0x284>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d053      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4a2e      	ldr	r2, [pc, #184]	; (800a598 <I2C_ITSlaveCplt+0x288>)
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d04d      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a2c      	ldr	r2, [pc, #176]	; (800a59c <I2C_ITSlaveCplt+0x28c>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d047      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	4a2a      	ldr	r2, [pc, #168]	; (800a5a0 <I2C_ITSlaveCplt+0x290>)
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	d041      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a28      	ldr	r2, [pc, #160]	; (800a5a4 <I2C_ITSlaveCplt+0x294>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d03b      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	4a26      	ldr	r2, [pc, #152]	; (800a5a8 <I2C_ITSlaveCplt+0x298>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d035      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a24      	ldr	r2, [pc, #144]	; (800a5ac <I2C_ITSlaveCplt+0x29c>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d02f      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a22      	ldr	r2, [pc, #136]	; (800a5b0 <I2C_ITSlaveCplt+0x2a0>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d029      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a20      	ldr	r2, [pc, #128]	; (800a5b4 <I2C_ITSlaveCplt+0x2a4>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d023      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a1e      	ldr	r2, [pc, #120]	; (800a5b8 <I2C_ITSlaveCplt+0x2a8>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d01d      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a1c      	ldr	r2, [pc, #112]	; (800a5bc <I2C_ITSlaveCplt+0x2ac>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d017      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4a1a      	ldr	r2, [pc, #104]	; (800a5c0 <I2C_ITSlaveCplt+0x2b0>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d011      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4a18      	ldr	r2, [pc, #96]	; (800a5c4 <I2C_ITSlaveCplt+0x2b4>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d00b      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4a16      	ldr	r2, [pc, #88]	; (800a5c8 <I2C_ITSlaveCplt+0x2b8>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d005      	beq.n	800a580 <I2C_ITSlaveCplt+0x270>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4a14      	ldr	r2, [pc, #80]	; (800a5cc <I2C_ITSlaveCplt+0x2bc>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d127      	bne.n	800a5d0 <I2C_ITSlaveCplt+0x2c0>
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	b29b      	uxth	r3, r3
 800a58a:	e026      	b.n	800a5da <I2C_ITSlaveCplt+0x2ca>
 800a58c:	fe00e800 	.word	0xfe00e800
 800a590:	40020010 	.word	0x40020010
 800a594:	40020028 	.word	0x40020028
 800a598:	40020040 	.word	0x40020040
 800a59c:	40020058 	.word	0x40020058
 800a5a0:	40020070 	.word	0x40020070
 800a5a4:	40020088 	.word	0x40020088
 800a5a8:	400200a0 	.word	0x400200a0
 800a5ac:	400200b8 	.word	0x400200b8
 800a5b0:	40020410 	.word	0x40020410
 800a5b4:	40020428 	.word	0x40020428
 800a5b8:	40020440 	.word	0x40020440
 800a5bc:	40020458 	.word	0x40020458
 800a5c0:	40020470 	.word	0x40020470
 800a5c4:	40020488 	.word	0x40020488
 800a5c8:	400204a0 	.word	0x400204a0
 800a5cc:	400204b8 	.word	0x400204b8
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	685b      	ldr	r3, [r3, #4]
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	8553      	strh	r3, [r2, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	089b      	lsrs	r3, r3, #2
 800a5e2:	f003 0301 	and.w	r3, r3, #1
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d020      	beq.n	800a62c <I2C_ITSlaveCplt+0x31c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	f023 0304 	bic.w	r3, r3, #4
 800a5f0:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5fc:	b2d2      	uxtb	r2, r2
 800a5fe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a604:	1c5a      	adds	r2, r3, #1
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d00c      	beq.n	800a62c <I2C_ITSlaveCplt+0x31c>
    {
      hi2c->XferSize--;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a616:	3b01      	subs	r3, #1
 800a618:	b29a      	uxth	r2, r3
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a622:	b29b      	uxth	r3, r3
 800a624:	3b01      	subs	r3, #1
 800a626:	b29a      	uxth	r2, r3
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a630:	b29b      	uxth	r3, r3
 800a632:	2b00      	cmp	r3, #0
 800a634:	d005      	beq.n	800a642 <I2C_ITSlaveCplt+0x332>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a63a:	f043 0204 	orr.w	r2, r3, #4
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2200      	movs	r2, #0
 800a646:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2200      	movs	r2, #0
 800a64e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a654:	2b00      	cmp	r3, #0
 800a656:	d010      	beq.n	800a67a <I2C_ITSlaveCplt+0x36a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a65c:	4619      	mov	r1, r3
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 f8a4 	bl	800a7ac <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2b28      	cmp	r3, #40	; 0x28
 800a66e:	d141      	bne.n	800a6f4 <I2C_ITSlaveCplt+0x3e4>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a670:	6979      	ldr	r1, [r7, #20]
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f000 f844 	bl	800a700 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a678:	e03c      	b.n	800a6f4 <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a67e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a682:	d014      	beq.n	800a6ae <I2C_ITSlaveCplt+0x39e>
    I2C_ITSlaveSeqCplt(hi2c);
 800a684:	6878      	ldr	r0, [r7, #4]
 800a686:	f7ff fd1a 	bl	800a0be <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	4a1b      	ldr	r2, [pc, #108]	; (800a6fc <I2C_ITSlaveCplt+0x3ec>)
 800a68e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2220      	movs	r2, #32
 800a694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2200      	movs	r2, #0
 800a69c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f7fe ff98 	bl	80095dc <HAL_I2C_ListenCpltCallback>
}
 800a6ac:	e022      	b.n	800a6f4 <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a6b4:	b2db      	uxtb	r3, r3
 800a6b6:	2b22      	cmp	r3, #34	; 0x22
 800a6b8:	d10e      	bne.n	800a6d8 <I2C_ITSlaveCplt+0x3c8>
    hi2c->State = HAL_I2C_STATE_READY;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2220      	movs	r2, #32
 800a6be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a6d0:	6878      	ldr	r0, [r7, #4]
 800a6d2:	f7fe ff6b 	bl	80095ac <HAL_I2C_SlaveRxCpltCallback>
}
 800a6d6:	e00d      	b.n	800a6f4 <I2C_ITSlaveCplt+0x3e4>
    hi2c->State = HAL_I2C_STATE_READY;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2220      	movs	r2, #32
 800a6dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f7fe ff52 	bl	8009598 <HAL_I2C_SlaveTxCpltCallback>
}
 800a6f4:	bf00      	nop
 800a6f6:	3718      	adds	r7, #24
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	ffff0000 	.word	0xffff0000

0800a700 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b082      	sub	sp, #8
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
 800a708:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	4a26      	ldr	r2, [pc, #152]	; (800a7a8 <I2C_ITListenCplt+0xa8>)
 800a70e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2220      	movs	r2, #32
 800a71a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2200      	movs	r2, #0
 800a722:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2200      	movs	r2, #0
 800a72a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	089b      	lsrs	r3, r3, #2
 800a730:	f003 0301 	and.w	r3, r3, #1
 800a734:	2b00      	cmp	r3, #0
 800a736:	d022      	beq.n	800a77e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a742:	b2d2      	uxtb	r2, r2
 800a744:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a74a:	1c5a      	adds	r2, r3, #1
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a754:	2b00      	cmp	r3, #0
 800a756:	d012      	beq.n	800a77e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a75c:	3b01      	subs	r3, #1
 800a75e:	b29a      	uxth	r2, r3
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a768:	b29b      	uxth	r3, r3
 800a76a:	3b01      	subs	r3, #1
 800a76c:	b29a      	uxth	r2, r3
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a776:	f043 0204 	orr.w	r2, r3, #4
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a77e:	f248 0103 	movw	r1, #32771	; 0x8003
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f000 fc82 	bl	800b08c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	2210      	movs	r2, #16
 800a78e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2200      	movs	r2, #0
 800a794:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f7fe ff1f 	bl	80095dc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a79e:	bf00      	nop
 800a7a0:	3708      	adds	r7, #8
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	ffff0000 	.word	0xffff0000

0800a7ac <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b084      	sub	sp, #16
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a7bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	4a5d      	ldr	r2, [pc, #372]	; (800a940 <I2C_ITError+0x194>)
 800a7ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	431a      	orrs	r2, r3
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a7de:	7bfb      	ldrb	r3, [r7, #15]
 800a7e0:	2b28      	cmp	r3, #40	; 0x28
 800a7e2:	d005      	beq.n	800a7f0 <I2C_ITError+0x44>
 800a7e4:	7bfb      	ldrb	r3, [r7, #15]
 800a7e6:	2b29      	cmp	r3, #41	; 0x29
 800a7e8:	d002      	beq.n	800a7f0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a7ea:	7bfb      	ldrb	r3, [r7, #15]
 800a7ec:	2b2a      	cmp	r3, #42	; 0x2a
 800a7ee:	d10b      	bne.n	800a808 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a7f0:	2103      	movs	r1, #3
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	f000 fc4a 	bl	800b08c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2228      	movs	r2, #40	; 0x28
 800a7fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4a50      	ldr	r2, [pc, #320]	; (800a944 <I2C_ITError+0x198>)
 800a804:	635a      	str	r2, [r3, #52]	; 0x34
 800a806:	e011      	b.n	800a82c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a808:	f248 0103 	movw	r1, #32771	; 0x8003
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 fc3d 	bl	800b08c <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a818:	b2db      	uxtb	r3, r3
 800a81a:	2b60      	cmp	r3, #96	; 0x60
 800a81c:	d003      	beq.n	800a826 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2220      	movs	r2, #32
 800a822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2200      	movs	r2, #0
 800a82a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a830:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a836:	2b00      	cmp	r3, #0
 800a838:	d039      	beq.n	800a8ae <I2C_ITError+0x102>
 800a83a:	68bb      	ldr	r3, [r7, #8]
 800a83c:	2b11      	cmp	r3, #17
 800a83e:	d002      	beq.n	800a846 <I2C_ITError+0x9a>
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	2b21      	cmp	r3, #33	; 0x21
 800a844:	d133      	bne.n	800a8ae <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a850:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a854:	d107      	bne.n	800a866 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	681a      	ldr	r2, [r3, #0]
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a864:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a86a:	4618      	mov	r0, r3
 800a86c:	f7fd fce4 	bl	8008238 <HAL_DMA_GetState>
 800a870:	4603      	mov	r3, r0
 800a872:	2b01      	cmp	r3, #1
 800a874:	d017      	beq.n	800a8a6 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a87a:	4a33      	ldr	r2, [pc, #204]	; (800a948 <I2C_ITError+0x19c>)
 800a87c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2200      	movs	r2, #0
 800a882:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7fc fb66 	bl	8006f5c <HAL_DMA_Abort_IT>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d04d      	beq.n	800a932 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a89a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a89c:	687a      	ldr	r2, [r7, #4]
 800a89e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a8a0:	4610      	mov	r0, r2
 800a8a2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a8a4:	e045      	b.n	800a932 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	f000 f850 	bl	800a94c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a8ac:	e041      	b.n	800a932 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d039      	beq.n	800a92a <I2C_ITError+0x17e>
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	2b12      	cmp	r3, #18
 800a8ba:	d002      	beq.n	800a8c2 <I2C_ITError+0x116>
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	2b22      	cmp	r3, #34	; 0x22
 800a8c0:	d133      	bne.n	800a92a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a8cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a8d0:	d107      	bne.n	800a8e2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	681a      	ldr	r2, [r3, #0]
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a8e0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	f7fd fca6 	bl	8008238 <HAL_DMA_GetState>
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	2b01      	cmp	r3, #1
 800a8f0:	d017      	beq.n	800a922 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8f6:	4a14      	ldr	r2, [pc, #80]	; (800a948 <I2C_ITError+0x19c>)
 800a8f8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a906:	4618      	mov	r0, r3
 800a908:	f7fc fb28 	bl	8006f5c <HAL_DMA_Abort_IT>
 800a90c:	4603      	mov	r3, r0
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d011      	beq.n	800a936 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a918:	687a      	ldr	r2, [r7, #4]
 800a91a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a91c:	4610      	mov	r0, r2
 800a91e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a920:	e009      	b.n	800a936 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 f812 	bl	800a94c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a928:	e005      	b.n	800a936 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f000 f80e 	bl	800a94c <I2C_TreatErrorCallback>
  }
}
 800a930:	e002      	b.n	800a938 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a932:	bf00      	nop
 800a934:	e000      	b.n	800a938 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a936:	bf00      	nop
}
 800a938:	bf00      	nop
 800a93a:	3710      	adds	r7, #16
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}
 800a940:	ffff0000 	.word	0xffff0000
 800a944:	08009641 	.word	0x08009641
 800a948:	0800ace9 	.word	0x0800ace9

0800a94c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a95a:	b2db      	uxtb	r3, r3
 800a95c:	2b60      	cmp	r3, #96	; 0x60
 800a95e:	d10e      	bne.n	800a97e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2220      	movs	r2, #32
 800a964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2200      	movs	r2, #0
 800a96c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2200      	movs	r2, #0
 800a972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f7fe fe58 	bl	800962c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a97c:	e009      	b.n	800a992 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2200      	movs	r2, #0
 800a988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f7fe fe43 	bl	8009618 <HAL_I2C_ErrorCallback>
}
 800a992:	bf00      	nop
 800a994:	3708      	adds	r7, #8
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}

0800a99a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a99a:	b480      	push	{r7}
 800a99c:	b083      	sub	sp, #12
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	699b      	ldr	r3, [r3, #24]
 800a9a8:	f003 0302 	and.w	r3, r3, #2
 800a9ac:	2b02      	cmp	r3, #2
 800a9ae:	d103      	bne.n	800a9b8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	699b      	ldr	r3, [r3, #24]
 800a9be:	f003 0301 	and.w	r3, r3, #1
 800a9c2:	2b01      	cmp	r3, #1
 800a9c4:	d007      	beq.n	800a9d6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	699a      	ldr	r2, [r3, #24]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f042 0201 	orr.w	r2, r2, #1
 800a9d4:	619a      	str	r2, [r3, #24]
  }
}
 800a9d6:	bf00      	nop
 800a9d8:	370c      	adds	r7, #12
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr

0800a9e2 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a9e2:	b580      	push	{r7, lr}
 800a9e4:	b084      	sub	sp, #16
 800a9e6:	af00      	add	r7, sp, #0
 800a9e8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9ee:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a9fe:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aa04:	b29b      	uxth	r3, r3
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d104      	bne.n	800aa14 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800aa0a:	2120      	movs	r1, #32
 800aa0c:	68f8      	ldr	r0, [r7, #12]
 800aa0e:	f000 fad9 	bl	800afc4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800aa12:	e02d      	b.n	800aa70 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa18:	68fa      	ldr	r2, [r7, #12]
 800aa1a:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800aa1c:	441a      	add	r2, r3
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	2bff      	cmp	r3, #255	; 0xff
 800aa2a:	d903      	bls.n	800aa34 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	22ff      	movs	r2, #255	; 0xff
 800aa30:	851a      	strh	r2, [r3, #40]	; 0x28
 800aa32:	e004      	b.n	800aa3e <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aa38:	b29a      	uxth	r2, r3
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	3324      	adds	r3, #36	; 0x24
 800aa48:	4619      	mov	r1, r3
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa4e:	461a      	mov	r2, r3
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aa54:	f7fb fcfa 	bl	800644c <HAL_DMA_Start_IT>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d004      	beq.n	800aa68 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800aa5e:	2110      	movs	r1, #16
 800aa60:	68f8      	ldr	r0, [r7, #12]
 800aa62:	f7ff fea3 	bl	800a7ac <I2C_ITError>
}
 800aa66:	e003      	b.n	800aa70 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800aa68:	2140      	movs	r1, #64	; 0x40
 800aa6a:	68f8      	ldr	r0, [r7, #12]
 800aa6c:	f000 faaa 	bl	800afc4 <I2C_Enable_IRQ>
}
 800aa70:	bf00      	nop
 800aa72:	3710      	adds	r7, #16
 800aa74:	46bd      	mov	sp, r7
 800aa76:	bd80      	pop	{r7, pc}

0800aa78 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b084      	sub	sp, #16
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 800aa80:	2300      	movs	r3, #0
 800aa82:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa88:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d076      	beq.n	800ab80 <I2C_DMAError+0x108>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4a83      	ldr	r2, [pc, #524]	; (800aca8 <I2C_DMAError+0x230>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d059      	beq.n	800ab52 <I2C_DMAError+0xda>
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a81      	ldr	r2, [pc, #516]	; (800acac <I2C_DMAError+0x234>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d053      	beq.n	800ab52 <I2C_DMAError+0xda>
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a7f      	ldr	r2, [pc, #508]	; (800acb0 <I2C_DMAError+0x238>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d04d      	beq.n	800ab52 <I2C_DMAError+0xda>
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4a7d      	ldr	r2, [pc, #500]	; (800acb4 <I2C_DMAError+0x23c>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d047      	beq.n	800ab52 <I2C_DMAError+0xda>
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	4a7b      	ldr	r2, [pc, #492]	; (800acb8 <I2C_DMAError+0x240>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d041      	beq.n	800ab52 <I2C_DMAError+0xda>
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	4a79      	ldr	r2, [pc, #484]	; (800acbc <I2C_DMAError+0x244>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	d03b      	beq.n	800ab52 <I2C_DMAError+0xda>
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	4a77      	ldr	r2, [pc, #476]	; (800acc0 <I2C_DMAError+0x248>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d035      	beq.n	800ab52 <I2C_DMAError+0xda>
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4a75      	ldr	r2, [pc, #468]	; (800acc4 <I2C_DMAError+0x24c>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d02f      	beq.n	800ab52 <I2C_DMAError+0xda>
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4a73      	ldr	r2, [pc, #460]	; (800acc8 <I2C_DMAError+0x250>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d029      	beq.n	800ab52 <I2C_DMAError+0xda>
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	4a71      	ldr	r2, [pc, #452]	; (800accc <I2C_DMAError+0x254>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	d023      	beq.n	800ab52 <I2C_DMAError+0xda>
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	4a6f      	ldr	r2, [pc, #444]	; (800acd0 <I2C_DMAError+0x258>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d01d      	beq.n	800ab52 <I2C_DMAError+0xda>
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	4a6d      	ldr	r2, [pc, #436]	; (800acd4 <I2C_DMAError+0x25c>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d017      	beq.n	800ab52 <I2C_DMAError+0xda>
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	4a6b      	ldr	r2, [pc, #428]	; (800acd8 <I2C_DMAError+0x260>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d011      	beq.n	800ab52 <I2C_DMAError+0xda>
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	4a69      	ldr	r2, [pc, #420]	; (800acdc <I2C_DMAError+0x264>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d00b      	beq.n	800ab52 <I2C_DMAError+0xda>
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4a67      	ldr	r2, [pc, #412]	; (800ace0 <I2C_DMAError+0x268>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d005      	beq.n	800ab52 <I2C_DMAError+0xda>
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	4a65      	ldr	r2, [pc, #404]	; (800ace4 <I2C_DMAError+0x26c>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d109      	bne.n	800ab66 <I2C_DMAError+0xee>
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	bf0c      	ite	eq
 800ab5e:	2301      	moveq	r3, #1
 800ab60:	2300      	movne	r3, #0
 800ab62:	b2db      	uxtb	r3, r3
 800ab64:	e008      	b.n	800ab78 <I2C_DMAError+0x100>
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	bf0c      	ite	eq
 800ab72:	2301      	moveq	r3, #1
 800ab74:	2300      	movne	r3, #0
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d001      	beq.n	800ab80 <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d076      	beq.n	800ac76 <I2C_DMAError+0x1fe>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	4a46      	ldr	r2, [pc, #280]	; (800aca8 <I2C_DMAError+0x230>)
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d059      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4a44      	ldr	r2, [pc, #272]	; (800acac <I2C_DMAError+0x234>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d053      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4a42      	ldr	r2, [pc, #264]	; (800acb0 <I2C_DMAError+0x238>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d04d      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	4a40      	ldr	r2, [pc, #256]	; (800acb4 <I2C_DMAError+0x23c>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d047      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4a3e      	ldr	r2, [pc, #248]	; (800acb8 <I2C_DMAError+0x240>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d041      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	4a3c      	ldr	r2, [pc, #240]	; (800acbc <I2C_DMAError+0x244>)
 800abcc:	4293      	cmp	r3, r2
 800abce:	d03b      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	4a3a      	ldr	r2, [pc, #232]	; (800acc0 <I2C_DMAError+0x248>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d035      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800abdc:	68bb      	ldr	r3, [r7, #8]
 800abde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	4a38      	ldr	r2, [pc, #224]	; (800acc4 <I2C_DMAError+0x24c>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d02f      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	4a36      	ldr	r2, [pc, #216]	; (800acc8 <I2C_DMAError+0x250>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d029      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4a34      	ldr	r2, [pc, #208]	; (800accc <I2C_DMAError+0x254>)
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d023      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	4a32      	ldr	r2, [pc, #200]	; (800acd0 <I2C_DMAError+0x258>)
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d01d      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4a30      	ldr	r2, [pc, #192]	; (800acd4 <I2C_DMAError+0x25c>)
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d017      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	4a2e      	ldr	r2, [pc, #184]	; (800acd8 <I2C_DMAError+0x260>)
 800ac20:	4293      	cmp	r3, r2
 800ac22:	d011      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	4a2c      	ldr	r2, [pc, #176]	; (800acdc <I2C_DMAError+0x264>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d00b      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	4a2a      	ldr	r2, [pc, #168]	; (800ace0 <I2C_DMAError+0x268>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d005      	beq.n	800ac48 <I2C_DMAError+0x1d0>
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	4a28      	ldr	r2, [pc, #160]	; (800ace4 <I2C_DMAError+0x26c>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d109      	bne.n	800ac5c <I2C_DMAError+0x1e4>
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	bf0c      	ite	eq
 800ac54:	2301      	moveq	r3, #1
 800ac56:	2300      	movne	r3, #0
 800ac58:	b2db      	uxtb	r3, r3
 800ac5a:	e008      	b.n	800ac6e <I2C_DMAError+0x1f6>
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	bf0c      	ite	eq
 800ac68:	2301      	moveq	r3, #1
 800ac6a:	2300      	movne	r3, #0
 800ac6c:	b2db      	uxtb	r3, r3
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d001      	beq.n	800ac76 <I2C_DMAError+0x1fe>
    {
      treatdmaerror = 1U;
 800ac72:	2301      	movs	r3, #1
 800ac74:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f7fd faec 	bl	8008254 <HAL_DMA_GetError>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	2b02      	cmp	r3, #2
 800ac80:	d00e      	beq.n	800aca0 <I2C_DMAError+0x228>
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d00b      	beq.n	800aca0 <I2C_DMAError+0x228>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	685a      	ldr	r2, [r3, #4]
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ac96:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800ac98:	2110      	movs	r1, #16
 800ac9a:	68b8      	ldr	r0, [r7, #8]
 800ac9c:	f7ff fd86 	bl	800a7ac <I2C_ITError>
  }
}
 800aca0:	bf00      	nop
 800aca2:	3710      	adds	r7, #16
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}
 800aca8:	40020010 	.word	0x40020010
 800acac:	40020028 	.word	0x40020028
 800acb0:	40020040 	.word	0x40020040
 800acb4:	40020058 	.word	0x40020058
 800acb8:	40020070 	.word	0x40020070
 800acbc:	40020088 	.word	0x40020088
 800acc0:	400200a0 	.word	0x400200a0
 800acc4:	400200b8 	.word	0x400200b8
 800acc8:	40020410 	.word	0x40020410
 800accc:	40020428 	.word	0x40020428
 800acd0:	40020440 	.word	0x40020440
 800acd4:	40020458 	.word	0x40020458
 800acd8:	40020470 	.word	0x40020470
 800acdc:	40020488 	.word	0x40020488
 800ace0:	400204a0 	.word	0x400204a0
 800ace4:	400204b8 	.word	0x400204b8

0800ace8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b084      	sub	sp, #16
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acf4:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d003      	beq.n	800ad06 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad02:	2200      	movs	r2, #0
 800ad04:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d003      	beq.n	800ad16 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad12:	2200      	movs	r2, #0
 800ad14:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800ad16:	68f8      	ldr	r0, [r7, #12]
 800ad18:	f7ff fe18 	bl	800a94c <I2C_TreatErrorCallback>
}
 800ad1c:	bf00      	nop
 800ad1e:	3710      	adds	r7, #16
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd80      	pop	{r7, pc}

0800ad24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b084      	sub	sp, #16
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	60f8      	str	r0, [r7, #12]
 800ad2c:	60b9      	str	r1, [r7, #8]
 800ad2e:	603b      	str	r3, [r7, #0]
 800ad30:	4613      	mov	r3, r2
 800ad32:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ad34:	e022      	b.n	800ad7c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad3c:	d01e      	beq.n	800ad7c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad3e:	f7fa fedd 	bl	8005afc <HAL_GetTick>
 800ad42:	4602      	mov	r2, r0
 800ad44:	69bb      	ldr	r3, [r7, #24]
 800ad46:	1ad3      	subs	r3, r2, r3
 800ad48:	683a      	ldr	r2, [r7, #0]
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d302      	bcc.n	800ad54 <I2C_WaitOnFlagUntilTimeout+0x30>
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d113      	bne.n	800ad7c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad58:	f043 0220 	orr.w	r2, r3, #32
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	2220      	movs	r2, #32
 800ad64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	2200      	movs	r2, #0
 800ad74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800ad78:	2301      	movs	r3, #1
 800ad7a:	e00f      	b.n	800ad9c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	699a      	ldr	r2, [r3, #24]
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	4013      	ands	r3, r2
 800ad86:	68ba      	ldr	r2, [r7, #8]
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	bf0c      	ite	eq
 800ad8c:	2301      	moveq	r3, #1
 800ad8e:	2300      	movne	r3, #0
 800ad90:	b2db      	uxtb	r3, r3
 800ad92:	461a      	mov	r2, r3
 800ad94:	79fb      	ldrb	r3, [r7, #7]
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d0cd      	beq.n	800ad36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ad9a:	2300      	movs	r3, #0
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	3710      	adds	r7, #16
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}

0800ada4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b084      	sub	sp, #16
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	60f8      	str	r0, [r7, #12]
 800adac:	60b9      	str	r1, [r7, #8]
 800adae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800adb0:	e02c      	b.n	800ae0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800adb2:	687a      	ldr	r2, [r7, #4]
 800adb4:	68b9      	ldr	r1, [r7, #8]
 800adb6:	68f8      	ldr	r0, [r7, #12]
 800adb8:	f000 f870 	bl	800ae9c <I2C_IsAcknowledgeFailed>
 800adbc:	4603      	mov	r3, r0
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d001      	beq.n	800adc6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800adc2:	2301      	movs	r3, #1
 800adc4:	e02a      	b.n	800ae1c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adcc:	d01e      	beq.n	800ae0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800adce:	f7fa fe95 	bl	8005afc <HAL_GetTick>
 800add2:	4602      	mov	r2, r0
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	1ad3      	subs	r3, r2, r3
 800add8:	68ba      	ldr	r2, [r7, #8]
 800adda:	429a      	cmp	r2, r3
 800addc:	d302      	bcc.n	800ade4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d113      	bne.n	800ae0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ade8:	f043 0220 	orr.w	r2, r3, #32
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	2220      	movs	r2, #32
 800adf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2200      	movs	r2, #0
 800adfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800ae08:	2301      	movs	r3, #1
 800ae0a:	e007      	b.n	800ae1c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	699b      	ldr	r3, [r3, #24]
 800ae12:	f003 0302 	and.w	r3, r3, #2
 800ae16:	2b02      	cmp	r3, #2
 800ae18:	d1cb      	bne.n	800adb2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ae1a:	2300      	movs	r3, #0
}
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	3710      	adds	r7, #16
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}

0800ae24 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b084      	sub	sp, #16
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	60f8      	str	r0, [r7, #12]
 800ae2c:	60b9      	str	r1, [r7, #8]
 800ae2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae30:	e028      	b.n	800ae84 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	68b9      	ldr	r1, [r7, #8]
 800ae36:	68f8      	ldr	r0, [r7, #12]
 800ae38:	f000 f830 	bl	800ae9c <I2C_IsAcknowledgeFailed>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d001      	beq.n	800ae46 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ae42:	2301      	movs	r3, #1
 800ae44:	e026      	b.n	800ae94 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae46:	f7fa fe59 	bl	8005afc <HAL_GetTick>
 800ae4a:	4602      	mov	r2, r0
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	1ad3      	subs	r3, r2, r3
 800ae50:	68ba      	ldr	r2, [r7, #8]
 800ae52:	429a      	cmp	r2, r3
 800ae54:	d302      	bcc.n	800ae5c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d113      	bne.n	800ae84 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae60:	f043 0220 	orr.w	r2, r3, #32
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	2220      	movs	r2, #32
 800ae6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	2200      	movs	r2, #0
 800ae74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800ae80:	2301      	movs	r3, #1
 800ae82:	e007      	b.n	800ae94 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	699b      	ldr	r3, [r3, #24]
 800ae8a:	f003 0320 	and.w	r3, r3, #32
 800ae8e:	2b20      	cmp	r3, #32
 800ae90:	d1cf      	bne.n	800ae32 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3710      	adds	r7, #16
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b084      	sub	sp, #16
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	699b      	ldr	r3, [r3, #24]
 800aeae:	f003 0310 	and.w	r3, r3, #16
 800aeb2:	2b10      	cmp	r3, #16
 800aeb4:	d151      	bne.n	800af5a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800aeb6:	e022      	b.n	800aefe <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aebe:	d01e      	beq.n	800aefe <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aec0:	f7fa fe1c 	bl	8005afc <HAL_GetTick>
 800aec4:	4602      	mov	r2, r0
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	1ad3      	subs	r3, r2, r3
 800aeca:	68ba      	ldr	r2, [r7, #8]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d302      	bcc.n	800aed6 <I2C_IsAcknowledgeFailed+0x3a>
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d113      	bne.n	800aefe <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aeda:	f043 0220 	orr.w	r2, r3, #32
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2220      	movs	r2, #32
 800aee6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2200      	movs	r2, #0
 800aeee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2200      	movs	r2, #0
 800aef6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800aefa:	2301      	movs	r3, #1
 800aefc:	e02e      	b.n	800af5c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	699b      	ldr	r3, [r3, #24]
 800af04:	f003 0320 	and.w	r3, r3, #32
 800af08:	2b20      	cmp	r3, #32
 800af0a:	d1d5      	bne.n	800aeb8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	2210      	movs	r2, #16
 800af12:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	2220      	movs	r2, #32
 800af1a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800af1c:	68f8      	ldr	r0, [r7, #12]
 800af1e:	f7ff fd3c 	bl	800a99a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	6859      	ldr	r1, [r3, #4]
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	4b0d      	ldr	r3, [pc, #52]	; (800af64 <I2C_IsAcknowledgeFailed+0xc8>)
 800af2e:	400b      	ands	r3, r1
 800af30:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af36:	f043 0204 	orr.w	r2, r3, #4
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	2220      	movs	r2, #32
 800af42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2200      	movs	r2, #0
 800af4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	2200      	movs	r2, #0
 800af52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800af56:	2301      	movs	r3, #1
 800af58:	e000      	b.n	800af5c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800af5a:	2300      	movs	r3, #0
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3710      	adds	r7, #16
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}
 800af64:	fe00e800 	.word	0xfe00e800

0800af68 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800af68:	b480      	push	{r7}
 800af6a:	b085      	sub	sp, #20
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	607b      	str	r3, [r7, #4]
 800af72:	460b      	mov	r3, r1
 800af74:	817b      	strh	r3, [r7, #10]
 800af76:	4613      	mov	r3, r2
 800af78:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	685a      	ldr	r2, [r3, #4]
 800af80:	69bb      	ldr	r3, [r7, #24]
 800af82:	0d5b      	lsrs	r3, r3, #21
 800af84:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800af88:	4b0d      	ldr	r3, [pc, #52]	; (800afc0 <I2C_TransferConfig+0x58>)
 800af8a:	430b      	orrs	r3, r1
 800af8c:	43db      	mvns	r3, r3
 800af8e:	ea02 0103 	and.w	r1, r2, r3
 800af92:	897b      	ldrh	r3, [r7, #10]
 800af94:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800af98:	7a7b      	ldrb	r3, [r7, #9]
 800af9a:	041b      	lsls	r3, r3, #16
 800af9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800afa0:	431a      	orrs	r2, r3
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	431a      	orrs	r2, r3
 800afa6:	69bb      	ldr	r3, [r7, #24]
 800afa8:	431a      	orrs	r2, r3
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	430a      	orrs	r2, r1
 800afb0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800afb2:	bf00      	nop
 800afb4:	3714      	adds	r7, #20
 800afb6:	46bd      	mov	sp, r7
 800afb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbc:	4770      	bx	lr
 800afbe:	bf00      	nop
 800afc0:	03ff63ff 	.word	0x03ff63ff

0800afc4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800afc4:	b480      	push	{r7}
 800afc6:	b085      	sub	sp, #20
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	460b      	mov	r3, r1
 800afce:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800afd0:	2300      	movs	r3, #0
 800afd2:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afd8:	4a2a      	ldr	r2, [pc, #168]	; (800b084 <I2C_Enable_IRQ+0xc0>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d004      	beq.n	800afe8 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800afe2:	4a29      	ldr	r2, [pc, #164]	; (800b088 <I2C_Enable_IRQ+0xc4>)
 800afe4:	4293      	cmp	r3, r2
 800afe6:	d11d      	bne.n	800b024 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800afe8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800afec:	2b00      	cmp	r3, #0
 800afee:	da03      	bge.n	800aff8 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800aff6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800aff8:	887b      	ldrh	r3, [r7, #2]
 800affa:	2b10      	cmp	r3, #16
 800affc:	d103      	bne.n	800b006 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800b004:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b006:	887b      	ldrh	r3, [r7, #2]
 800b008:	2b20      	cmp	r3, #32
 800b00a:	d103      	bne.n	800b014 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800b012:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b014:	887b      	ldrh	r3, [r7, #2]
 800b016:	2b40      	cmp	r3, #64	; 0x40
 800b018:	d125      	bne.n	800b066 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b020:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b022:	e020      	b.n	800b066 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b024:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	da03      	bge.n	800b034 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800b032:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b034:	887b      	ldrh	r3, [r7, #2]
 800b036:	f003 0301 	and.w	r3, r3, #1
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d003      	beq.n	800b046 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800b044:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b046:	887b      	ldrh	r3, [r7, #2]
 800b048:	f003 0302 	and.w	r3, r3, #2
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d003      	beq.n	800b058 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800b056:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b058:	887b      	ldrh	r3, [r7, #2]
 800b05a:	2b20      	cmp	r3, #32
 800b05c:	d103      	bne.n	800b066 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	f043 0320 	orr.w	r3, r3, #32
 800b064:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	6819      	ldr	r1, [r3, #0]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	68fa      	ldr	r2, [r7, #12]
 800b072:	430a      	orrs	r2, r1
 800b074:	601a      	str	r2, [r3, #0]
}
 800b076:	bf00      	nop
 800b078:	3714      	adds	r7, #20
 800b07a:	46bd      	mov	sp, r7
 800b07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b080:	4770      	bx	lr
 800b082:	bf00      	nop
 800b084:	08009847 	.word	0x08009847
 800b088:	08009a2d 	.word	0x08009a2d

0800b08c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b08c:	b480      	push	{r7}
 800b08e:	b085      	sub	sp, #20
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	460b      	mov	r3, r1
 800b096:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b098:	2300      	movs	r3, #0
 800b09a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b09c:	887b      	ldrh	r3, [r7, #2]
 800b09e:	f003 0301 	and.w	r3, r3, #1
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d00f      	beq.n	800b0c6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800b0ac:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b0b4:	b2db      	uxtb	r3, r3
 800b0b6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b0ba:	2b28      	cmp	r3, #40	; 0x28
 800b0bc:	d003      	beq.n	800b0c6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800b0c4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b0c6:	887b      	ldrh	r3, [r7, #2]
 800b0c8:	f003 0302 	and.w	r3, r3, #2
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d00f      	beq.n	800b0f0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800b0d6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b0de:	b2db      	uxtb	r3, r3
 800b0e0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b0e4:	2b28      	cmp	r3, #40	; 0x28
 800b0e6:	d003      	beq.n	800b0f0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800b0ee:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b0f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	da03      	bge.n	800b100 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800b0fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b100:	887b      	ldrh	r3, [r7, #2]
 800b102:	2b10      	cmp	r3, #16
 800b104:	d103      	bne.n	800b10e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800b10c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b10e:	887b      	ldrh	r3, [r7, #2]
 800b110:	2b20      	cmp	r3, #32
 800b112:	d103      	bne.n	800b11c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f043 0320 	orr.w	r3, r3, #32
 800b11a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b11c:	887b      	ldrh	r3, [r7, #2]
 800b11e:	2b40      	cmp	r3, #64	; 0x40
 800b120:	d103      	bne.n	800b12a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b128:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	6819      	ldr	r1, [r3, #0]
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	43da      	mvns	r2, r3
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	400a      	ands	r2, r1
 800b13a:	601a      	str	r2, [r3, #0]
}
 800b13c:	bf00      	nop
 800b13e:	3714      	adds	r7, #20
 800b140:	46bd      	mov	sp, r7
 800b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b146:	4770      	bx	lr

0800b148 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b148:	b480      	push	{r7}
 800b14a:	b083      	sub	sp, #12
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b158:	b2db      	uxtb	r3, r3
 800b15a:	2b20      	cmp	r3, #32
 800b15c:	d138      	bne.n	800b1d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b164:	2b01      	cmp	r3, #1
 800b166:	d101      	bne.n	800b16c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b168:	2302      	movs	r3, #2
 800b16a:	e032      	b.n	800b1d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2201      	movs	r2, #1
 800b170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2224      	movs	r2, #36	; 0x24
 800b178:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	681a      	ldr	r2, [r3, #0]
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f022 0201 	bic.w	r2, r2, #1
 800b18a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	681a      	ldr	r2, [r3, #0]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b19a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	6819      	ldr	r1, [r3, #0]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	683a      	ldr	r2, [r7, #0]
 800b1a8:	430a      	orrs	r2, r1
 800b1aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	681a      	ldr	r2, [r3, #0]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f042 0201 	orr.w	r2, r2, #1
 800b1ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2220      	movs	r2, #32
 800b1c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	e000      	b.n	800b1d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b1d0:	2302      	movs	r3, #2
  }
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	370c      	adds	r7, #12
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1dc:	4770      	bx	lr

0800b1de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b1de:	b480      	push	{r7}
 800b1e0:	b085      	sub	sp, #20
 800b1e2:	af00      	add	r7, sp, #0
 800b1e4:	6078      	str	r0, [r7, #4]
 800b1e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b1ee:	b2db      	uxtb	r3, r3
 800b1f0:	2b20      	cmp	r3, #32
 800b1f2:	d139      	bne.n	800b268 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d101      	bne.n	800b202 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b1fe:	2302      	movs	r3, #2
 800b200:	e033      	b.n	800b26a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2201      	movs	r2, #1
 800b206:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2224      	movs	r2, #36	; 0x24
 800b20e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	681a      	ldr	r2, [r3, #0]
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f022 0201 	bic.w	r2, r2, #1
 800b220:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b230:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	021b      	lsls	r3, r3, #8
 800b236:	68fa      	ldr	r2, [r7, #12]
 800b238:	4313      	orrs	r3, r2
 800b23a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	68fa      	ldr	r2, [r7, #12]
 800b242:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	681a      	ldr	r2, [r3, #0]
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f042 0201 	orr.w	r2, r2, #1
 800b252:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2220      	movs	r2, #32
 800b258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2200      	movs	r2, #0
 800b260:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b264:	2300      	movs	r3, #0
 800b266:	e000      	b.n	800b26a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b268:	2302      	movs	r3, #2
  }
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	3714      	adds	r7, #20
 800b26e:	46bd      	mov	sp, r7
 800b270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b274:	4770      	bx	lr
	...

0800b278 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b278:	b580      	push	{r7, lr}
 800b27a:	b084      	sub	sp, #16
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b280:	4b19      	ldr	r3, [pc, #100]	; (800b2e8 <HAL_PWREx_ConfigSupply+0x70>)
 800b282:	68db      	ldr	r3, [r3, #12]
 800b284:	f003 0304 	and.w	r3, r3, #4
 800b288:	2b04      	cmp	r3, #4
 800b28a:	d00a      	beq.n	800b2a2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b28c:	4b16      	ldr	r3, [pc, #88]	; (800b2e8 <HAL_PWREx_ConfigSupply+0x70>)
 800b28e:	68db      	ldr	r3, [r3, #12]
 800b290:	f003 0307 	and.w	r3, r3, #7
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	429a      	cmp	r2, r3
 800b298:	d001      	beq.n	800b29e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b29a:	2301      	movs	r3, #1
 800b29c:	e01f      	b.n	800b2de <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	e01d      	b.n	800b2de <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b2a2:	4b11      	ldr	r3, [pc, #68]	; (800b2e8 <HAL_PWREx_ConfigSupply+0x70>)
 800b2a4:	68db      	ldr	r3, [r3, #12]
 800b2a6:	f023 0207 	bic.w	r2, r3, #7
 800b2aa:	490f      	ldr	r1, [pc, #60]	; (800b2e8 <HAL_PWREx_ConfigSupply+0x70>)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	4313      	orrs	r3, r2
 800b2b0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b2b2:	f7fa fc23 	bl	8005afc <HAL_GetTick>
 800b2b6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b2b8:	e009      	b.n	800b2ce <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b2ba:	f7fa fc1f 	bl	8005afc <HAL_GetTick>
 800b2be:	4602      	mov	r2, r0
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	1ad3      	subs	r3, r2, r3
 800b2c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b2c8:	d901      	bls.n	800b2ce <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	e007      	b.n	800b2de <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b2ce:	4b06      	ldr	r3, [pc, #24]	; (800b2e8 <HAL_PWREx_ConfigSupply+0x70>)
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b2d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2da:	d1ee      	bne.n	800b2ba <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b2dc:	2300      	movs	r3, #0
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	3710      	adds	r7, #16
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	58024800 	.word	0x58024800

0800b2ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b08c      	sub	sp, #48	; 0x30
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d101      	bne.n	800b2fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	e3ff      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f003 0301 	and.w	r3, r3, #1
 800b306:	2b00      	cmp	r3, #0
 800b308:	f000 8087 	beq.w	800b41a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b30c:	4b99      	ldr	r3, [pc, #612]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b30e:	691b      	ldr	r3, [r3, #16]
 800b310:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b314:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b316:	4b97      	ldr	r3, [pc, #604]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b31a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b31c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b31e:	2b10      	cmp	r3, #16
 800b320:	d007      	beq.n	800b332 <HAL_RCC_OscConfig+0x46>
 800b322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b324:	2b18      	cmp	r3, #24
 800b326:	d110      	bne.n	800b34a <HAL_RCC_OscConfig+0x5e>
 800b328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b32a:	f003 0303 	and.w	r3, r3, #3
 800b32e:	2b02      	cmp	r3, #2
 800b330:	d10b      	bne.n	800b34a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b332:	4b90      	ldr	r3, [pc, #576]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d06c      	beq.n	800b418 <HAL_RCC_OscConfig+0x12c>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	685b      	ldr	r3, [r3, #4]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d168      	bne.n	800b418 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800b346:	2301      	movs	r3, #1
 800b348:	e3d9      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	685b      	ldr	r3, [r3, #4]
 800b34e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b352:	d106      	bne.n	800b362 <HAL_RCC_OscConfig+0x76>
 800b354:	4b87      	ldr	r3, [pc, #540]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	4a86      	ldr	r2, [pc, #536]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b35a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b35e:	6013      	str	r3, [r2, #0]
 800b360:	e02e      	b.n	800b3c0 <HAL_RCC_OscConfig+0xd4>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	685b      	ldr	r3, [r3, #4]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d10c      	bne.n	800b384 <HAL_RCC_OscConfig+0x98>
 800b36a:	4b82      	ldr	r3, [pc, #520]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	4a81      	ldr	r2, [pc, #516]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b370:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b374:	6013      	str	r3, [r2, #0]
 800b376:	4b7f      	ldr	r3, [pc, #508]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	4a7e      	ldr	r2, [pc, #504]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b37c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b380:	6013      	str	r3, [r2, #0]
 800b382:	e01d      	b.n	800b3c0 <HAL_RCC_OscConfig+0xd4>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	685b      	ldr	r3, [r3, #4]
 800b388:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b38c:	d10c      	bne.n	800b3a8 <HAL_RCC_OscConfig+0xbc>
 800b38e:	4b79      	ldr	r3, [pc, #484]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	4a78      	ldr	r2, [pc, #480]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b394:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b398:	6013      	str	r3, [r2, #0]
 800b39a:	4b76      	ldr	r3, [pc, #472]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	4a75      	ldr	r2, [pc, #468]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b3a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b3a4:	6013      	str	r3, [r2, #0]
 800b3a6:	e00b      	b.n	800b3c0 <HAL_RCC_OscConfig+0xd4>
 800b3a8:	4b72      	ldr	r3, [pc, #456]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	4a71      	ldr	r2, [pc, #452]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b3ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b3b2:	6013      	str	r3, [r2, #0]
 800b3b4:	4b6f      	ldr	r3, [pc, #444]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a6e      	ldr	r2, [pc, #440]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b3ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b3be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d013      	beq.n	800b3f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3c8:	f7fa fb98 	bl	8005afc <HAL_GetTick>
 800b3cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b3ce:	e008      	b.n	800b3e2 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b3d0:	f7fa fb94 	bl	8005afc <HAL_GetTick>
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3d8:	1ad3      	subs	r3, r2, r3
 800b3da:	2b64      	cmp	r3, #100	; 0x64
 800b3dc:	d901      	bls.n	800b3e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800b3de:	2303      	movs	r3, #3
 800b3e0:	e38d      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b3e2:	4b64      	ldr	r3, [pc, #400]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d0f0      	beq.n	800b3d0 <HAL_RCC_OscConfig+0xe4>
 800b3ee:	e014      	b.n	800b41a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3f0:	f7fa fb84 	bl	8005afc <HAL_GetTick>
 800b3f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b3f6:	e008      	b.n	800b40a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b3f8:	f7fa fb80 	bl	8005afc <HAL_GetTick>
 800b3fc:	4602      	mov	r2, r0
 800b3fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b400:	1ad3      	subs	r3, r2, r3
 800b402:	2b64      	cmp	r3, #100	; 0x64
 800b404:	d901      	bls.n	800b40a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800b406:	2303      	movs	r3, #3
 800b408:	e379      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b40a:	4b5a      	ldr	r3, [pc, #360]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b412:	2b00      	cmp	r3, #0
 800b414:	d1f0      	bne.n	800b3f8 <HAL_RCC_OscConfig+0x10c>
 800b416:	e000      	b.n	800b41a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b418:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f003 0302 	and.w	r3, r3, #2
 800b422:	2b00      	cmp	r3, #0
 800b424:	f000 80ae 	beq.w	800b584 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b428:	4b52      	ldr	r3, [pc, #328]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b42a:	691b      	ldr	r3, [r3, #16]
 800b42c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b430:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b432:	4b50      	ldr	r3, [pc, #320]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b436:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b438:	6a3b      	ldr	r3, [r7, #32]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d007      	beq.n	800b44e <HAL_RCC_OscConfig+0x162>
 800b43e:	6a3b      	ldr	r3, [r7, #32]
 800b440:	2b18      	cmp	r3, #24
 800b442:	d13a      	bne.n	800b4ba <HAL_RCC_OscConfig+0x1ce>
 800b444:	69fb      	ldr	r3, [r7, #28]
 800b446:	f003 0303 	and.w	r3, r3, #3
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d135      	bne.n	800b4ba <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b44e:	4b49      	ldr	r3, [pc, #292]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f003 0304 	and.w	r3, r3, #4
 800b456:	2b00      	cmp	r3, #0
 800b458:	d005      	beq.n	800b466 <HAL_RCC_OscConfig+0x17a>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	68db      	ldr	r3, [r3, #12]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d101      	bne.n	800b466 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b462:	2301      	movs	r3, #1
 800b464:	e34b      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b466:	f7fa fb79 	bl	8005b5c <HAL_GetREVID>
 800b46a:	4603      	mov	r3, r0
 800b46c:	f241 0203 	movw	r2, #4099	; 0x1003
 800b470:	4293      	cmp	r3, r2
 800b472:	d817      	bhi.n	800b4a4 <HAL_RCC_OscConfig+0x1b8>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	691b      	ldr	r3, [r3, #16]
 800b478:	2b40      	cmp	r3, #64	; 0x40
 800b47a:	d108      	bne.n	800b48e <HAL_RCC_OscConfig+0x1a2>
 800b47c:	4b3d      	ldr	r3, [pc, #244]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800b484:	4a3b      	ldr	r2, [pc, #236]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b486:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b48a:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b48c:	e07a      	b.n	800b584 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b48e:	4b39      	ldr	r3, [pc, #228]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b490:	685b      	ldr	r3, [r3, #4]
 800b492:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	691b      	ldr	r3, [r3, #16]
 800b49a:	031b      	lsls	r3, r3, #12
 800b49c:	4935      	ldr	r1, [pc, #212]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b4a2:	e06f      	b.n	800b584 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4a4:	4b33      	ldr	r3, [pc, #204]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b4a6:	685b      	ldr	r3, [r3, #4]
 800b4a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	691b      	ldr	r3, [r3, #16]
 800b4b0:	061b      	lsls	r3, r3, #24
 800b4b2:	4930      	ldr	r1, [pc, #192]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b4b8:	e064      	b.n	800b584 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	68db      	ldr	r3, [r3, #12]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d045      	beq.n	800b54e <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b4c2:	4b2c      	ldr	r3, [pc, #176]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	f023 0219 	bic.w	r2, r3, #25
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	68db      	ldr	r3, [r3, #12]
 800b4ce:	4929      	ldr	r1, [pc, #164]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b4d0:	4313      	orrs	r3, r2
 800b4d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4d4:	f7fa fb12 	bl	8005afc <HAL_GetTick>
 800b4d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4da:	e008      	b.n	800b4ee <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b4dc:	f7fa fb0e 	bl	8005afc <HAL_GetTick>
 800b4e0:	4602      	mov	r2, r0
 800b4e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4e4:	1ad3      	subs	r3, r2, r3
 800b4e6:	2b02      	cmp	r3, #2
 800b4e8:	d901      	bls.n	800b4ee <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	e307      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4ee:	4b21      	ldr	r3, [pc, #132]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f003 0304 	and.w	r3, r3, #4
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d0f0      	beq.n	800b4dc <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4fa:	f7fa fb2f 	bl	8005b5c <HAL_GetREVID>
 800b4fe:	4603      	mov	r3, r0
 800b500:	f241 0203 	movw	r2, #4099	; 0x1003
 800b504:	4293      	cmp	r3, r2
 800b506:	d817      	bhi.n	800b538 <HAL_RCC_OscConfig+0x24c>
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	691b      	ldr	r3, [r3, #16]
 800b50c:	2b40      	cmp	r3, #64	; 0x40
 800b50e:	d108      	bne.n	800b522 <HAL_RCC_OscConfig+0x236>
 800b510:	4b18      	ldr	r3, [pc, #96]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800b518:	4a16      	ldr	r2, [pc, #88]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b51a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b51e:	6053      	str	r3, [r2, #4]
 800b520:	e030      	b.n	800b584 <HAL_RCC_OscConfig+0x298>
 800b522:	4b14      	ldr	r3, [pc, #80]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b524:	685b      	ldr	r3, [r3, #4]
 800b526:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	691b      	ldr	r3, [r3, #16]
 800b52e:	031b      	lsls	r3, r3, #12
 800b530:	4910      	ldr	r1, [pc, #64]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b532:	4313      	orrs	r3, r2
 800b534:	604b      	str	r3, [r1, #4]
 800b536:	e025      	b.n	800b584 <HAL_RCC_OscConfig+0x298>
 800b538:	4b0e      	ldr	r3, [pc, #56]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b53a:	685b      	ldr	r3, [r3, #4]
 800b53c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	691b      	ldr	r3, [r3, #16]
 800b544:	061b      	lsls	r3, r3, #24
 800b546:	490b      	ldr	r1, [pc, #44]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b548:	4313      	orrs	r3, r2
 800b54a:	604b      	str	r3, [r1, #4]
 800b54c:	e01a      	b.n	800b584 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b54e:	4b09      	ldr	r3, [pc, #36]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	4a08      	ldr	r2, [pc, #32]	; (800b574 <HAL_RCC_OscConfig+0x288>)
 800b554:	f023 0301 	bic.w	r3, r3, #1
 800b558:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b55a:	f7fa facf 	bl	8005afc <HAL_GetTick>
 800b55e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b560:	e00a      	b.n	800b578 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b562:	f7fa facb 	bl	8005afc <HAL_GetTick>
 800b566:	4602      	mov	r2, r0
 800b568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b56a:	1ad3      	subs	r3, r2, r3
 800b56c:	2b02      	cmp	r3, #2
 800b56e:	d903      	bls.n	800b578 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 800b570:	2303      	movs	r3, #3
 800b572:	e2c4      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
 800b574:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b578:	4ba4      	ldr	r3, [pc, #656]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	f003 0304 	and.w	r3, r3, #4
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1ee      	bne.n	800b562 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f003 0310 	and.w	r3, r3, #16
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	f000 80a9 	beq.w	800b6e4 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b592:	4b9e      	ldr	r3, [pc, #632]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b594:	691b      	ldr	r3, [r3, #16]
 800b596:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b59a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b59c:	4b9b      	ldr	r3, [pc, #620]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b59e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5a0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b5a2:	69bb      	ldr	r3, [r7, #24]
 800b5a4:	2b08      	cmp	r3, #8
 800b5a6:	d007      	beq.n	800b5b8 <HAL_RCC_OscConfig+0x2cc>
 800b5a8:	69bb      	ldr	r3, [r7, #24]
 800b5aa:	2b18      	cmp	r3, #24
 800b5ac:	d13a      	bne.n	800b624 <HAL_RCC_OscConfig+0x338>
 800b5ae:	697b      	ldr	r3, [r7, #20]
 800b5b0:	f003 0303 	and.w	r3, r3, #3
 800b5b4:	2b01      	cmp	r3, #1
 800b5b6:	d135      	bne.n	800b624 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b5b8:	4b94      	ldr	r3, [pc, #592]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d005      	beq.n	800b5d0 <HAL_RCC_OscConfig+0x2e4>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	69db      	ldr	r3, [r3, #28]
 800b5c8:	2b80      	cmp	r3, #128	; 0x80
 800b5ca:	d001      	beq.n	800b5d0 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	e296      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b5d0:	f7fa fac4 	bl	8005b5c <HAL_GetREVID>
 800b5d4:	4603      	mov	r3, r0
 800b5d6:	f241 0203 	movw	r2, #4099	; 0x1003
 800b5da:	4293      	cmp	r3, r2
 800b5dc:	d817      	bhi.n	800b60e <HAL_RCC_OscConfig+0x322>
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6a1b      	ldr	r3, [r3, #32]
 800b5e2:	2b20      	cmp	r3, #32
 800b5e4:	d108      	bne.n	800b5f8 <HAL_RCC_OscConfig+0x30c>
 800b5e6:	4b89      	ldr	r3, [pc, #548]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b5e8:	685b      	ldr	r3, [r3, #4]
 800b5ea:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800b5ee:	4a87      	ldr	r2, [pc, #540]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b5f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b5f4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b5f6:	e075      	b.n	800b6e4 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b5f8:	4b84      	ldr	r3, [pc, #528]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6a1b      	ldr	r3, [r3, #32]
 800b604:	069b      	lsls	r3, r3, #26
 800b606:	4981      	ldr	r1, [pc, #516]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b608:	4313      	orrs	r3, r2
 800b60a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b60c:	e06a      	b.n	800b6e4 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b60e:	4b7f      	ldr	r3, [pc, #508]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b610:	68db      	ldr	r3, [r3, #12]
 800b612:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6a1b      	ldr	r3, [r3, #32]
 800b61a:	061b      	lsls	r3, r3, #24
 800b61c:	497b      	ldr	r1, [pc, #492]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b61e:	4313      	orrs	r3, r2
 800b620:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b622:	e05f      	b.n	800b6e4 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	69db      	ldr	r3, [r3, #28]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d042      	beq.n	800b6b2 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b62c:	4b77      	ldr	r3, [pc, #476]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4a76      	ldr	r2, [pc, #472]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b632:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b636:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b638:	f7fa fa60 	bl	8005afc <HAL_GetTick>
 800b63c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b63e:	e008      	b.n	800b652 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800b640:	f7fa fa5c 	bl	8005afc <HAL_GetTick>
 800b644:	4602      	mov	r2, r0
 800b646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b648:	1ad3      	subs	r3, r2, r3
 800b64a:	2b02      	cmp	r3, #2
 800b64c:	d901      	bls.n	800b652 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800b64e:	2303      	movs	r3, #3
 800b650:	e255      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b652:	4b6e      	ldr	r3, [pc, #440]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d0f0      	beq.n	800b640 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b65e:	f7fa fa7d 	bl	8005b5c <HAL_GetREVID>
 800b662:	4603      	mov	r3, r0
 800b664:	f241 0203 	movw	r2, #4099	; 0x1003
 800b668:	4293      	cmp	r3, r2
 800b66a:	d817      	bhi.n	800b69c <HAL_RCC_OscConfig+0x3b0>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6a1b      	ldr	r3, [r3, #32]
 800b670:	2b20      	cmp	r3, #32
 800b672:	d108      	bne.n	800b686 <HAL_RCC_OscConfig+0x39a>
 800b674:	4b65      	ldr	r3, [pc, #404]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b676:	685b      	ldr	r3, [r3, #4]
 800b678:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800b67c:	4a63      	ldr	r2, [pc, #396]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b67e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b682:	6053      	str	r3, [r2, #4]
 800b684:	e02e      	b.n	800b6e4 <HAL_RCC_OscConfig+0x3f8>
 800b686:	4b61      	ldr	r3, [pc, #388]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b688:	685b      	ldr	r3, [r3, #4]
 800b68a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6a1b      	ldr	r3, [r3, #32]
 800b692:	069b      	lsls	r3, r3, #26
 800b694:	495d      	ldr	r1, [pc, #372]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b696:	4313      	orrs	r3, r2
 800b698:	604b      	str	r3, [r1, #4]
 800b69a:	e023      	b.n	800b6e4 <HAL_RCC_OscConfig+0x3f8>
 800b69c:	4b5b      	ldr	r3, [pc, #364]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b69e:	68db      	ldr	r3, [r3, #12]
 800b6a0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6a1b      	ldr	r3, [r3, #32]
 800b6a8:	061b      	lsls	r3, r3, #24
 800b6aa:	4958      	ldr	r1, [pc, #352]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b6ac:	4313      	orrs	r3, r2
 800b6ae:	60cb      	str	r3, [r1, #12]
 800b6b0:	e018      	b.n	800b6e4 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b6b2:	4b56      	ldr	r3, [pc, #344]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	4a55      	ldr	r2, [pc, #340]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b6b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b6bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6be:	f7fa fa1d 	bl	8005afc <HAL_GetTick>
 800b6c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b6c4:	e008      	b.n	800b6d8 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800b6c6:	f7fa fa19 	bl	8005afc <HAL_GetTick>
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ce:	1ad3      	subs	r3, r2, r3
 800b6d0:	2b02      	cmp	r3, #2
 800b6d2:	d901      	bls.n	800b6d8 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 800b6d4:	2303      	movs	r3, #3
 800b6d6:	e212      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b6d8:	4b4c      	ldr	r3, [pc, #304]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d1f0      	bne.n	800b6c6 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	f003 0308 	and.w	r3, r3, #8
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d036      	beq.n	800b75e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	695b      	ldr	r3, [r3, #20]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d019      	beq.n	800b72c <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b6f8:	4b44      	ldr	r3, [pc, #272]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b6fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b6fc:	4a43      	ldr	r2, [pc, #268]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b6fe:	f043 0301 	orr.w	r3, r3, #1
 800b702:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b704:	f7fa f9fa 	bl	8005afc <HAL_GetTick>
 800b708:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b70a:	e008      	b.n	800b71e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b70c:	f7fa f9f6 	bl	8005afc <HAL_GetTick>
 800b710:	4602      	mov	r2, r0
 800b712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b714:	1ad3      	subs	r3, r2, r3
 800b716:	2b02      	cmp	r3, #2
 800b718:	d901      	bls.n	800b71e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800b71a:	2303      	movs	r3, #3
 800b71c:	e1ef      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b71e:	4b3b      	ldr	r3, [pc, #236]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b722:	f003 0302 	and.w	r3, r3, #2
 800b726:	2b00      	cmp	r3, #0
 800b728:	d0f0      	beq.n	800b70c <HAL_RCC_OscConfig+0x420>
 800b72a:	e018      	b.n	800b75e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b72c:	4b37      	ldr	r3, [pc, #220]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b72e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b730:	4a36      	ldr	r2, [pc, #216]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b732:	f023 0301 	bic.w	r3, r3, #1
 800b736:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b738:	f7fa f9e0 	bl	8005afc <HAL_GetTick>
 800b73c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b73e:	e008      	b.n	800b752 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b740:	f7fa f9dc 	bl	8005afc <HAL_GetTick>
 800b744:	4602      	mov	r2, r0
 800b746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b748:	1ad3      	subs	r3, r2, r3
 800b74a:	2b02      	cmp	r3, #2
 800b74c:	d901      	bls.n	800b752 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800b74e:	2303      	movs	r3, #3
 800b750:	e1d5      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b752:	4b2e      	ldr	r3, [pc, #184]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b754:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b756:	f003 0302 	and.w	r3, r3, #2
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d1f0      	bne.n	800b740 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	f003 0320 	and.w	r3, r3, #32
 800b766:	2b00      	cmp	r3, #0
 800b768:	d036      	beq.n	800b7d8 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	699b      	ldr	r3, [r3, #24]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d019      	beq.n	800b7a6 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b772:	4b26      	ldr	r3, [pc, #152]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	4a25      	ldr	r2, [pc, #148]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b778:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b77c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b77e:	f7fa f9bd 	bl	8005afc <HAL_GetTick>
 800b782:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b784:	e008      	b.n	800b798 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800b786:	f7fa f9b9 	bl	8005afc <HAL_GetTick>
 800b78a:	4602      	mov	r2, r0
 800b78c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b78e:	1ad3      	subs	r3, r2, r3
 800b790:	2b02      	cmp	r3, #2
 800b792:	d901      	bls.n	800b798 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 800b794:	2303      	movs	r3, #3
 800b796:	e1b2      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b798:	4b1c      	ldr	r3, [pc, #112]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d0f0      	beq.n	800b786 <HAL_RCC_OscConfig+0x49a>
 800b7a4:	e018      	b.n	800b7d8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b7a6:	4b19      	ldr	r3, [pc, #100]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	4a18      	ldr	r2, [pc, #96]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b7ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b7b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b7b2:	f7fa f9a3 	bl	8005afc <HAL_GetTick>
 800b7b6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b7b8:	e008      	b.n	800b7cc <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800b7ba:	f7fa f99f 	bl	8005afc <HAL_GetTick>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7c2:	1ad3      	subs	r3, r2, r3
 800b7c4:	2b02      	cmp	r3, #2
 800b7c6:	d901      	bls.n	800b7cc <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 800b7c8:	2303      	movs	r3, #3
 800b7ca:	e198      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b7cc:	4b0f      	ldr	r3, [pc, #60]	; (800b80c <HAL_RCC_OscConfig+0x520>)
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d1f0      	bne.n	800b7ba <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f003 0304 	and.w	r3, r3, #4
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	f000 8085 	beq.w	800b8f0 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b7e6:	4b0a      	ldr	r3, [pc, #40]	; (800b810 <HAL_RCC_OscConfig+0x524>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	4a09      	ldr	r2, [pc, #36]	; (800b810 <HAL_RCC_OscConfig+0x524>)
 800b7ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b7f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b7f2:	f7fa f983 	bl	8005afc <HAL_GetTick>
 800b7f6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b7f8:	e00c      	b.n	800b814 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b7fa:	f7fa f97f 	bl	8005afc <HAL_GetTick>
 800b7fe:	4602      	mov	r2, r0
 800b800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b802:	1ad3      	subs	r3, r2, r3
 800b804:	2b64      	cmp	r3, #100	; 0x64
 800b806:	d905      	bls.n	800b814 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 800b808:	2303      	movs	r3, #3
 800b80a:	e178      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
 800b80c:	58024400 	.word	0x58024400
 800b810:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b814:	4b96      	ldr	r3, [pc, #600]	; (800ba70 <HAL_RCC_OscConfig+0x784>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d0ec      	beq.n	800b7fa <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	689b      	ldr	r3, [r3, #8]
 800b824:	2b01      	cmp	r3, #1
 800b826:	d106      	bne.n	800b836 <HAL_RCC_OscConfig+0x54a>
 800b828:	4b92      	ldr	r3, [pc, #584]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b82a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b82c:	4a91      	ldr	r2, [pc, #580]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b82e:	f043 0301 	orr.w	r3, r3, #1
 800b832:	6713      	str	r3, [r2, #112]	; 0x70
 800b834:	e02d      	b.n	800b892 <HAL_RCC_OscConfig+0x5a6>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	689b      	ldr	r3, [r3, #8]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d10c      	bne.n	800b858 <HAL_RCC_OscConfig+0x56c>
 800b83e:	4b8d      	ldr	r3, [pc, #564]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b842:	4a8c      	ldr	r2, [pc, #560]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b844:	f023 0301 	bic.w	r3, r3, #1
 800b848:	6713      	str	r3, [r2, #112]	; 0x70
 800b84a:	4b8a      	ldr	r3, [pc, #552]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b84c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b84e:	4a89      	ldr	r2, [pc, #548]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b850:	f023 0304 	bic.w	r3, r3, #4
 800b854:	6713      	str	r3, [r2, #112]	; 0x70
 800b856:	e01c      	b.n	800b892 <HAL_RCC_OscConfig+0x5a6>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	689b      	ldr	r3, [r3, #8]
 800b85c:	2b05      	cmp	r3, #5
 800b85e:	d10c      	bne.n	800b87a <HAL_RCC_OscConfig+0x58e>
 800b860:	4b84      	ldr	r3, [pc, #528]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b864:	4a83      	ldr	r2, [pc, #524]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b866:	f043 0304 	orr.w	r3, r3, #4
 800b86a:	6713      	str	r3, [r2, #112]	; 0x70
 800b86c:	4b81      	ldr	r3, [pc, #516]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b86e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b870:	4a80      	ldr	r2, [pc, #512]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b872:	f043 0301 	orr.w	r3, r3, #1
 800b876:	6713      	str	r3, [r2, #112]	; 0x70
 800b878:	e00b      	b.n	800b892 <HAL_RCC_OscConfig+0x5a6>
 800b87a:	4b7e      	ldr	r3, [pc, #504]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b87c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b87e:	4a7d      	ldr	r2, [pc, #500]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b880:	f023 0301 	bic.w	r3, r3, #1
 800b884:	6713      	str	r3, [r2, #112]	; 0x70
 800b886:	4b7b      	ldr	r3, [pc, #492]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b88a:	4a7a      	ldr	r2, [pc, #488]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b88c:	f023 0304 	bic.w	r3, r3, #4
 800b890:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	689b      	ldr	r3, [r3, #8]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d015      	beq.n	800b8c6 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b89a:	f7fa f92f 	bl	8005afc <HAL_GetTick>
 800b89e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b8a0:	e00a      	b.n	800b8b8 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b8a2:	f7fa f92b 	bl	8005afc <HAL_GetTick>
 800b8a6:	4602      	mov	r2, r0
 800b8a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8aa:	1ad3      	subs	r3, r2, r3
 800b8ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8b0:	4293      	cmp	r3, r2
 800b8b2:	d901      	bls.n	800b8b8 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 800b8b4:	2303      	movs	r3, #3
 800b8b6:	e122      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b8b8:	4b6e      	ldr	r3, [pc, #440]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b8ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b8bc:	f003 0302 	and.w	r3, r3, #2
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d0ee      	beq.n	800b8a2 <HAL_RCC_OscConfig+0x5b6>
 800b8c4:	e014      	b.n	800b8f0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8c6:	f7fa f919 	bl	8005afc <HAL_GetTick>
 800b8ca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b8cc:	e00a      	b.n	800b8e4 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b8ce:	f7fa f915 	bl	8005afc <HAL_GetTick>
 800b8d2:	4602      	mov	r2, r0
 800b8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8d6:	1ad3      	subs	r3, r2, r3
 800b8d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8dc:	4293      	cmp	r3, r2
 800b8de:	d901      	bls.n	800b8e4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 800b8e0:	2303      	movs	r3, #3
 800b8e2:	e10c      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b8e4:	4b63      	ldr	r3, [pc, #396]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b8e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b8e8:	f003 0302 	and.w	r3, r3, #2
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d1ee      	bne.n	800b8ce <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	f000 8101 	beq.w	800bafc <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b8fa:	4b5e      	ldr	r3, [pc, #376]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b902:	2b18      	cmp	r3, #24
 800b904:	f000 80bc 	beq.w	800ba80 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b90c:	2b02      	cmp	r3, #2
 800b90e:	f040 8095 	bne.w	800ba3c <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b912:	4b58      	ldr	r3, [pc, #352]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	4a57      	ldr	r2, [pc, #348]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b918:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b91c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b91e:	f7fa f8ed 	bl	8005afc <HAL_GetTick>
 800b922:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b924:	e008      	b.n	800b938 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b926:	f7fa f8e9 	bl	8005afc <HAL_GetTick>
 800b92a:	4602      	mov	r2, r0
 800b92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b92e:	1ad3      	subs	r3, r2, r3
 800b930:	2b02      	cmp	r3, #2
 800b932:	d901      	bls.n	800b938 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 800b934:	2303      	movs	r3, #3
 800b936:	e0e2      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b938:	4b4e      	ldr	r3, [pc, #312]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b940:	2b00      	cmp	r3, #0
 800b942:	d1f0      	bne.n	800b926 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b944:	4b4b      	ldr	r3, [pc, #300]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b946:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b948:	4b4b      	ldr	r3, [pc, #300]	; (800ba78 <HAL_RCC_OscConfig+0x78c>)
 800b94a:	4013      	ands	r3, r2
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800b950:	687a      	ldr	r2, [r7, #4]
 800b952:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b954:	0112      	lsls	r2, r2, #4
 800b956:	430a      	orrs	r2, r1
 800b958:	4946      	ldr	r1, [pc, #280]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b95a:	4313      	orrs	r3, r2
 800b95c:	628b      	str	r3, [r1, #40]	; 0x28
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b962:	3b01      	subs	r3, #1
 800b964:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b96c:	3b01      	subs	r3, #1
 800b96e:	025b      	lsls	r3, r3, #9
 800b970:	b29b      	uxth	r3, r3
 800b972:	431a      	orrs	r2, r3
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b978:	3b01      	subs	r3, #1
 800b97a:	041b      	lsls	r3, r3, #16
 800b97c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b980:	431a      	orrs	r2, r3
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b986:	3b01      	subs	r3, #1
 800b988:	061b      	lsls	r3, r3, #24
 800b98a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b98e:	4939      	ldr	r1, [pc, #228]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b990:	4313      	orrs	r3, r2
 800b992:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800b994:	4b37      	ldr	r3, [pc, #220]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b998:	4a36      	ldr	r2, [pc, #216]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b99a:	f023 0301 	bic.w	r3, r3, #1
 800b99e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b9a0:	4b34      	ldr	r3, [pc, #208]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b9a4:	4b35      	ldr	r3, [pc, #212]	; (800ba7c <HAL_RCC_OscConfig+0x790>)
 800b9a6:	4013      	ands	r3, r2
 800b9a8:	687a      	ldr	r2, [r7, #4]
 800b9aa:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800b9ac:	00d2      	lsls	r2, r2, #3
 800b9ae:	4931      	ldr	r1, [pc, #196]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b9b4:	4b2f      	ldr	r3, [pc, #188]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9b8:	f023 020c 	bic.w	r2, r3, #12
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9c0:	492c      	ldr	r1, [pc, #176]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b9c6:	4b2b      	ldr	r3, [pc, #172]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9ca:	f023 0202 	bic.w	r2, r3, #2
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9d2:	4928      	ldr	r1, [pc, #160]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9d4:	4313      	orrs	r3, r2
 800b9d6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b9d8:	4b26      	ldr	r3, [pc, #152]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9dc:	4a25      	ldr	r2, [pc, #148]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b9e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9e4:	4b23      	ldr	r3, [pc, #140]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9e8:	4a22      	ldr	r2, [pc, #136]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9ee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b9f0:	4b20      	ldr	r3, [pc, #128]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9f4:	4a1f      	ldr	r2, [pc, #124]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b9fa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800b9fc:	4b1d      	ldr	r3, [pc, #116]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800b9fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba00:	4a1c      	ldr	r2, [pc, #112]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800ba02:	f043 0301 	orr.w	r3, r3, #1
 800ba06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ba08:	4b1a      	ldr	r3, [pc, #104]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	4a19      	ldr	r2, [pc, #100]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800ba0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba14:	f7fa f872 	bl	8005afc <HAL_GetTick>
 800ba18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ba1a:	e008      	b.n	800ba2e <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ba1c:	f7fa f86e 	bl	8005afc <HAL_GetTick>
 800ba20:	4602      	mov	r2, r0
 800ba22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba24:	1ad3      	subs	r3, r2, r3
 800ba26:	2b02      	cmp	r3, #2
 800ba28:	d901      	bls.n	800ba2e <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800ba2a:	2303      	movs	r3, #3
 800ba2c:	e067      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ba2e:	4b11      	ldr	r3, [pc, #68]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d0f0      	beq.n	800ba1c <HAL_RCC_OscConfig+0x730>
 800ba3a:	e05f      	b.n	800bafc <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ba3c:	4b0d      	ldr	r3, [pc, #52]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	4a0c      	ldr	r2, [pc, #48]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800ba42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ba46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba48:	f7fa f858 	bl	8005afc <HAL_GetTick>
 800ba4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ba4e:	e008      	b.n	800ba62 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ba50:	f7fa f854 	bl	8005afc <HAL_GetTick>
 800ba54:	4602      	mov	r2, r0
 800ba56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba58:	1ad3      	subs	r3, r2, r3
 800ba5a:	2b02      	cmp	r3, #2
 800ba5c:	d901      	bls.n	800ba62 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800ba5e:	2303      	movs	r3, #3
 800ba60:	e04d      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ba62:	4b04      	ldr	r3, [pc, #16]	; (800ba74 <HAL_RCC_OscConfig+0x788>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d1f0      	bne.n	800ba50 <HAL_RCC_OscConfig+0x764>
 800ba6e:	e045      	b.n	800bafc <HAL_RCC_OscConfig+0x810>
 800ba70:	58024800 	.word	0x58024800
 800ba74:	58024400 	.word	0x58024400
 800ba78:	fffffc0c 	.word	0xfffffc0c
 800ba7c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ba80:	4b21      	ldr	r3, [pc, #132]	; (800bb08 <HAL_RCC_OscConfig+0x81c>)
 800ba82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba84:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ba86:	4b20      	ldr	r3, [pc, #128]	; (800bb08 <HAL_RCC_OscConfig+0x81c>)
 800ba88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba8a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d031      	beq.n	800baf8 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	f003 0203 	and.w	r2, r3, #3
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba9e:	429a      	cmp	r2, r3
 800baa0:	d12a      	bne.n	800baf8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	091b      	lsrs	r3, r3, #4
 800baa6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800baae:	429a      	cmp	r2, r3
 800bab0:	d122      	bne.n	800baf8 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800babc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800babe:	429a      	cmp	r2, r3
 800bac0:	d11a      	bne.n	800baf8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	0a5b      	lsrs	r3, r3, #9
 800bac6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bace:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bad0:	429a      	cmp	r2, r3
 800bad2:	d111      	bne.n	800baf8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	0c1b      	lsrs	r3, r3, #16
 800bad8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bae0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d108      	bne.n	800baf8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	0e1b      	lsrs	r3, r3, #24
 800baea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baf2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800baf4:	429a      	cmp	r2, r3
 800baf6:	d001      	beq.n	800bafc <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800baf8:	2301      	movs	r3, #1
 800bafa:	e000      	b.n	800bafe <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 800bafc:	2300      	movs	r3, #0
}
 800bafe:	4618      	mov	r0, r3
 800bb00:	3730      	adds	r7, #48	; 0x30
 800bb02:	46bd      	mov	sp, r7
 800bb04:	bd80      	pop	{r7, pc}
 800bb06:	bf00      	nop
 800bb08:	58024400 	.word	0x58024400

0800bb0c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b086      	sub	sp, #24
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
 800bb14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d101      	bne.n	800bb20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	e19c      	b.n	800be5a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bb20:	4b8a      	ldr	r3, [pc, #552]	; (800bd4c <HAL_RCC_ClockConfig+0x240>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f003 030f 	and.w	r3, r3, #15
 800bb28:	683a      	ldr	r2, [r7, #0]
 800bb2a:	429a      	cmp	r2, r3
 800bb2c:	d910      	bls.n	800bb50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb2e:	4b87      	ldr	r3, [pc, #540]	; (800bd4c <HAL_RCC_ClockConfig+0x240>)
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f023 020f 	bic.w	r2, r3, #15
 800bb36:	4985      	ldr	r1, [pc, #532]	; (800bd4c <HAL_RCC_ClockConfig+0x240>)
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	4313      	orrs	r3, r2
 800bb3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb3e:	4b83      	ldr	r3, [pc, #524]	; (800bd4c <HAL_RCC_ClockConfig+0x240>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f003 030f 	and.w	r3, r3, #15
 800bb46:	683a      	ldr	r2, [r7, #0]
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	d001      	beq.n	800bb50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bb4c:	2301      	movs	r3, #1
 800bb4e:	e184      	b.n	800be5a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f003 0304 	and.w	r3, r3, #4
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d010      	beq.n	800bb7e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	691a      	ldr	r2, [r3, #16]
 800bb60:	4b7b      	ldr	r3, [pc, #492]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bb62:	699b      	ldr	r3, [r3, #24]
 800bb64:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d908      	bls.n	800bb7e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bb6c:	4b78      	ldr	r3, [pc, #480]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bb6e:	699b      	ldr	r3, [r3, #24]
 800bb70:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	691b      	ldr	r3, [r3, #16]
 800bb78:	4975      	ldr	r1, [pc, #468]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bb7a:	4313      	orrs	r3, r2
 800bb7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	f003 0308 	and.w	r3, r3, #8
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d010      	beq.n	800bbac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	695a      	ldr	r2, [r3, #20]
 800bb8e:	4b70      	ldr	r3, [pc, #448]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bb90:	69db      	ldr	r3, [r3, #28]
 800bb92:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bb96:	429a      	cmp	r2, r3
 800bb98:	d908      	bls.n	800bbac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bb9a:	4b6d      	ldr	r3, [pc, #436]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bb9c:	69db      	ldr	r3, [r3, #28]
 800bb9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	695b      	ldr	r3, [r3, #20]
 800bba6:	496a      	ldr	r1, [pc, #424]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f003 0310 	and.w	r3, r3, #16
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d010      	beq.n	800bbda <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	699a      	ldr	r2, [r3, #24]
 800bbbc:	4b64      	ldr	r3, [pc, #400]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bbbe:	69db      	ldr	r3, [r3, #28]
 800bbc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	d908      	bls.n	800bbda <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bbc8:	4b61      	ldr	r3, [pc, #388]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bbca:	69db      	ldr	r3, [r3, #28]
 800bbcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	699b      	ldr	r3, [r3, #24]
 800bbd4:	495e      	ldr	r1, [pc, #376]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bbd6:	4313      	orrs	r3, r2
 800bbd8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f003 0320 	and.w	r3, r3, #32
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d010      	beq.n	800bc08 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	69da      	ldr	r2, [r3, #28]
 800bbea:	4b59      	ldr	r3, [pc, #356]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bbec:	6a1b      	ldr	r3, [r3, #32]
 800bbee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bbf2:	429a      	cmp	r2, r3
 800bbf4:	d908      	bls.n	800bc08 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800bbf6:	4b56      	ldr	r3, [pc, #344]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bbf8:	6a1b      	ldr	r3, [r3, #32]
 800bbfa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	69db      	ldr	r3, [r3, #28]
 800bc02:	4953      	ldr	r1, [pc, #332]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc04:	4313      	orrs	r3, r2
 800bc06:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	f003 0302 	and.w	r3, r3, #2
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d010      	beq.n	800bc36 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	68da      	ldr	r2, [r3, #12]
 800bc18:	4b4d      	ldr	r3, [pc, #308]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc1a:	699b      	ldr	r3, [r3, #24]
 800bc1c:	f003 030f 	and.w	r3, r3, #15
 800bc20:	429a      	cmp	r2, r3
 800bc22:	d908      	bls.n	800bc36 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bc24:	4b4a      	ldr	r3, [pc, #296]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc26:	699b      	ldr	r3, [r3, #24]
 800bc28:	f023 020f 	bic.w	r2, r3, #15
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	4947      	ldr	r1, [pc, #284]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc32:	4313      	orrs	r3, r2
 800bc34:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f003 0301 	and.w	r3, r3, #1
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d055      	beq.n	800bcee <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800bc42:	4b43      	ldr	r3, [pc, #268]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc44:	699b      	ldr	r3, [r3, #24]
 800bc46:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	689b      	ldr	r3, [r3, #8]
 800bc4e:	4940      	ldr	r1, [pc, #256]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc50:	4313      	orrs	r3, r2
 800bc52:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	2b02      	cmp	r3, #2
 800bc5a:	d107      	bne.n	800bc6c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bc5c:	4b3c      	ldr	r3, [pc, #240]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d121      	bne.n	800bcac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e0f6      	b.n	800be5a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	685b      	ldr	r3, [r3, #4]
 800bc70:	2b03      	cmp	r3, #3
 800bc72:	d107      	bne.n	800bc84 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bc74:	4b36      	ldr	r3, [pc, #216]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d115      	bne.n	800bcac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800bc80:	2301      	movs	r3, #1
 800bc82:	e0ea      	b.n	800be5a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	685b      	ldr	r3, [r3, #4]
 800bc88:	2b01      	cmp	r3, #1
 800bc8a:	d107      	bne.n	800bc9c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bc8c:	4b30      	ldr	r3, [pc, #192]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d109      	bne.n	800bcac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800bc98:	2301      	movs	r3, #1
 800bc9a:	e0de      	b.n	800be5a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bc9c:	4b2c      	ldr	r3, [pc, #176]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f003 0304 	and.w	r3, r3, #4
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d101      	bne.n	800bcac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e0d6      	b.n	800be5a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bcac:	4b28      	ldr	r3, [pc, #160]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bcae:	691b      	ldr	r3, [r3, #16]
 800bcb0:	f023 0207 	bic.w	r2, r3, #7
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	685b      	ldr	r3, [r3, #4]
 800bcb8:	4925      	ldr	r1, [pc, #148]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bcba:	4313      	orrs	r3, r2
 800bcbc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcbe:	f7f9 ff1d 	bl	8005afc <HAL_GetTick>
 800bcc2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bcc4:	e00a      	b.n	800bcdc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bcc6:	f7f9 ff19 	bl	8005afc <HAL_GetTick>
 800bcca:	4602      	mov	r2, r0
 800bccc:	697b      	ldr	r3, [r7, #20]
 800bcce:	1ad3      	subs	r3, r2, r3
 800bcd0:	f241 3288 	movw	r2, #5000	; 0x1388
 800bcd4:	4293      	cmp	r3, r2
 800bcd6:	d901      	bls.n	800bcdc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800bcd8:	2303      	movs	r3, #3
 800bcda:	e0be      	b.n	800be5a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bcdc:	4b1c      	ldr	r3, [pc, #112]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bcde:	691b      	ldr	r3, [r3, #16]
 800bce0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	685b      	ldr	r3, [r3, #4]
 800bce8:	00db      	lsls	r3, r3, #3
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d1eb      	bne.n	800bcc6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f003 0302 	and.w	r3, r3, #2
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d010      	beq.n	800bd1c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	68da      	ldr	r2, [r3, #12]
 800bcfe:	4b14      	ldr	r3, [pc, #80]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bd00:	699b      	ldr	r3, [r3, #24]
 800bd02:	f003 030f 	and.w	r3, r3, #15
 800bd06:	429a      	cmp	r2, r3
 800bd08:	d208      	bcs.n	800bd1c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bd0a:	4b11      	ldr	r3, [pc, #68]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bd0c:	699b      	ldr	r3, [r3, #24]
 800bd0e:	f023 020f 	bic.w	r2, r3, #15
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	68db      	ldr	r3, [r3, #12]
 800bd16:	490e      	ldr	r1, [pc, #56]	; (800bd50 <HAL_RCC_ClockConfig+0x244>)
 800bd18:	4313      	orrs	r3, r2
 800bd1a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800bd1c:	4b0b      	ldr	r3, [pc, #44]	; (800bd4c <HAL_RCC_ClockConfig+0x240>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f003 030f 	and.w	r3, r3, #15
 800bd24:	683a      	ldr	r2, [r7, #0]
 800bd26:	429a      	cmp	r2, r3
 800bd28:	d214      	bcs.n	800bd54 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bd2a:	4b08      	ldr	r3, [pc, #32]	; (800bd4c <HAL_RCC_ClockConfig+0x240>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f023 020f 	bic.w	r2, r3, #15
 800bd32:	4906      	ldr	r1, [pc, #24]	; (800bd4c <HAL_RCC_ClockConfig+0x240>)
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	4313      	orrs	r3, r2
 800bd38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bd3a:	4b04      	ldr	r3, [pc, #16]	; (800bd4c <HAL_RCC_ClockConfig+0x240>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f003 030f 	and.w	r3, r3, #15
 800bd42:	683a      	ldr	r2, [r7, #0]
 800bd44:	429a      	cmp	r2, r3
 800bd46:	d005      	beq.n	800bd54 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	e086      	b.n	800be5a <HAL_RCC_ClockConfig+0x34e>
 800bd4c:	52002000 	.word	0x52002000
 800bd50:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	f003 0304 	and.w	r3, r3, #4
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d010      	beq.n	800bd82 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	691a      	ldr	r2, [r3, #16]
 800bd64:	4b3f      	ldr	r3, [pc, #252]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bd66:	699b      	ldr	r3, [r3, #24]
 800bd68:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d208      	bcs.n	800bd82 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bd70:	4b3c      	ldr	r3, [pc, #240]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bd72:	699b      	ldr	r3, [r3, #24]
 800bd74:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	691b      	ldr	r3, [r3, #16]
 800bd7c:	4939      	ldr	r1, [pc, #228]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bd7e:	4313      	orrs	r3, r2
 800bd80:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f003 0308 	and.w	r3, r3, #8
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d010      	beq.n	800bdb0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	695a      	ldr	r2, [r3, #20]
 800bd92:	4b34      	ldr	r3, [pc, #208]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bd94:	69db      	ldr	r3, [r3, #28]
 800bd96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bd9a:	429a      	cmp	r2, r3
 800bd9c:	d208      	bcs.n	800bdb0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bd9e:	4b31      	ldr	r3, [pc, #196]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bda0:	69db      	ldr	r3, [r3, #28]
 800bda2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	695b      	ldr	r3, [r3, #20]
 800bdaa:	492e      	ldr	r1, [pc, #184]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bdac:	4313      	orrs	r3, r2
 800bdae:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f003 0310 	and.w	r3, r3, #16
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d010      	beq.n	800bdde <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	699a      	ldr	r2, [r3, #24]
 800bdc0:	4b28      	ldr	r3, [pc, #160]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bdc2:	69db      	ldr	r3, [r3, #28]
 800bdc4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bdc8:	429a      	cmp	r2, r3
 800bdca:	d208      	bcs.n	800bdde <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bdcc:	4b25      	ldr	r3, [pc, #148]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bdce:	69db      	ldr	r3, [r3, #28]
 800bdd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	699b      	ldr	r3, [r3, #24]
 800bdd8:	4922      	ldr	r1, [pc, #136]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bdda:	4313      	orrs	r3, r2
 800bddc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	f003 0320 	and.w	r3, r3, #32
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d010      	beq.n	800be0c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	69da      	ldr	r2, [r3, #28]
 800bdee:	4b1d      	ldr	r3, [pc, #116]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bdf0:	6a1b      	ldr	r3, [r3, #32]
 800bdf2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bdf6:	429a      	cmp	r2, r3
 800bdf8:	d208      	bcs.n	800be0c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800bdfa:	4b1a      	ldr	r3, [pc, #104]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800bdfc:	6a1b      	ldr	r3, [r3, #32]
 800bdfe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	69db      	ldr	r3, [r3, #28]
 800be06:	4917      	ldr	r1, [pc, #92]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800be08:	4313      	orrs	r3, r2
 800be0a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800be0c:	f000 f834 	bl	800be78 <HAL_RCC_GetSysClockFreq>
 800be10:	4602      	mov	r2, r0
 800be12:	4b14      	ldr	r3, [pc, #80]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800be14:	699b      	ldr	r3, [r3, #24]
 800be16:	0a1b      	lsrs	r3, r3, #8
 800be18:	f003 030f 	and.w	r3, r3, #15
 800be1c:	4912      	ldr	r1, [pc, #72]	; (800be68 <HAL_RCC_ClockConfig+0x35c>)
 800be1e:	5ccb      	ldrb	r3, [r1, r3]
 800be20:	f003 031f 	and.w	r3, r3, #31
 800be24:	fa22 f303 	lsr.w	r3, r2, r3
 800be28:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800be2a:	4b0e      	ldr	r3, [pc, #56]	; (800be64 <HAL_RCC_ClockConfig+0x358>)
 800be2c:	699b      	ldr	r3, [r3, #24]
 800be2e:	f003 030f 	and.w	r3, r3, #15
 800be32:	4a0d      	ldr	r2, [pc, #52]	; (800be68 <HAL_RCC_ClockConfig+0x35c>)
 800be34:	5cd3      	ldrb	r3, [r2, r3]
 800be36:	f003 031f 	and.w	r3, r3, #31
 800be3a:	693a      	ldr	r2, [r7, #16]
 800be3c:	fa22 f303 	lsr.w	r3, r2, r3
 800be40:	4a0a      	ldr	r2, [pc, #40]	; (800be6c <HAL_RCC_ClockConfig+0x360>)
 800be42:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800be44:	4a0a      	ldr	r2, [pc, #40]	; (800be70 <HAL_RCC_ClockConfig+0x364>)
 800be46:	693b      	ldr	r3, [r7, #16]
 800be48:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800be4a:	4b0a      	ldr	r3, [pc, #40]	; (800be74 <HAL_RCC_ClockConfig+0x368>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	4618      	mov	r0, r3
 800be50:	f7f9 fe0a 	bl	8005a68 <HAL_InitTick>
 800be54:	4603      	mov	r3, r0
 800be56:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800be58:	7bfb      	ldrb	r3, [r7, #15]
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	3718      	adds	r7, #24
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}
 800be62:	bf00      	nop
 800be64:	58024400 	.word	0x58024400
 800be68:	08014f04 	.word	0x08014f04
 800be6c:	24000018 	.word	0x24000018
 800be70:	24000014 	.word	0x24000014
 800be74:	2400001c 	.word	0x2400001c

0800be78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800be78:	b480      	push	{r7}
 800be7a:	b089      	sub	sp, #36	; 0x24
 800be7c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800be7e:	4bb3      	ldr	r3, [pc, #716]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800be80:	691b      	ldr	r3, [r3, #16]
 800be82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800be86:	2b18      	cmp	r3, #24
 800be88:	f200 8155 	bhi.w	800c136 <HAL_RCC_GetSysClockFreq+0x2be>
 800be8c:	a201      	add	r2, pc, #4	; (adr r2, 800be94 <HAL_RCC_GetSysClockFreq+0x1c>)
 800be8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be92:	bf00      	nop
 800be94:	0800bef9 	.word	0x0800bef9
 800be98:	0800c137 	.word	0x0800c137
 800be9c:	0800c137 	.word	0x0800c137
 800bea0:	0800c137 	.word	0x0800c137
 800bea4:	0800c137 	.word	0x0800c137
 800bea8:	0800c137 	.word	0x0800c137
 800beac:	0800c137 	.word	0x0800c137
 800beb0:	0800c137 	.word	0x0800c137
 800beb4:	0800bf1f 	.word	0x0800bf1f
 800beb8:	0800c137 	.word	0x0800c137
 800bebc:	0800c137 	.word	0x0800c137
 800bec0:	0800c137 	.word	0x0800c137
 800bec4:	0800c137 	.word	0x0800c137
 800bec8:	0800c137 	.word	0x0800c137
 800becc:	0800c137 	.word	0x0800c137
 800bed0:	0800c137 	.word	0x0800c137
 800bed4:	0800bf25 	.word	0x0800bf25
 800bed8:	0800c137 	.word	0x0800c137
 800bedc:	0800c137 	.word	0x0800c137
 800bee0:	0800c137 	.word	0x0800c137
 800bee4:	0800c137 	.word	0x0800c137
 800bee8:	0800c137 	.word	0x0800c137
 800beec:	0800c137 	.word	0x0800c137
 800bef0:	0800c137 	.word	0x0800c137
 800bef4:	0800bf2b 	.word	0x0800bf2b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bef8:	4b94      	ldr	r3, [pc, #592]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f003 0320 	and.w	r3, r3, #32
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d009      	beq.n	800bf18 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bf04:	4b91      	ldr	r3, [pc, #580]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	08db      	lsrs	r3, r3, #3
 800bf0a:	f003 0303 	and.w	r3, r3, #3
 800bf0e:	4a90      	ldr	r2, [pc, #576]	; (800c150 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bf10:	fa22 f303 	lsr.w	r3, r2, r3
 800bf14:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800bf16:	e111      	b.n	800c13c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800bf18:	4b8d      	ldr	r3, [pc, #564]	; (800c150 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bf1a:	61bb      	str	r3, [r7, #24]
    break;
 800bf1c:	e10e      	b.n	800c13c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800bf1e:	4b8d      	ldr	r3, [pc, #564]	; (800c154 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bf20:	61bb      	str	r3, [r7, #24]
    break;
 800bf22:	e10b      	b.n	800c13c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800bf24:	4b8c      	ldr	r3, [pc, #560]	; (800c158 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800bf26:	61bb      	str	r3, [r7, #24]
    break;
 800bf28:	e108      	b.n	800c13c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bf2a:	4b88      	ldr	r3, [pc, #544]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf2e:	f003 0303 	and.w	r3, r3, #3
 800bf32:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800bf34:	4b85      	ldr	r3, [pc, #532]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf38:	091b      	lsrs	r3, r3, #4
 800bf3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bf3e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800bf40:	4b82      	ldr	r3, [pc, #520]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf44:	f003 0301 	and.w	r3, r3, #1
 800bf48:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800bf4a:	4b80      	ldr	r3, [pc, #512]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf4e:	08db      	lsrs	r3, r3, #3
 800bf50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bf54:	68fa      	ldr	r2, [r7, #12]
 800bf56:	fb02 f303 	mul.w	r3, r2, r3
 800bf5a:	ee07 3a90 	vmov	s15, r3
 800bf5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf62:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	f000 80e1 	beq.w	800c130 <HAL_RCC_GetSysClockFreq+0x2b8>
 800bf6e:	697b      	ldr	r3, [r7, #20]
 800bf70:	2b02      	cmp	r3, #2
 800bf72:	f000 8083 	beq.w	800c07c <HAL_RCC_GetSysClockFreq+0x204>
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	2b02      	cmp	r3, #2
 800bf7a:	f200 80a1 	bhi.w	800c0c0 <HAL_RCC_GetSysClockFreq+0x248>
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d003      	beq.n	800bf8c <HAL_RCC_GetSysClockFreq+0x114>
 800bf84:	697b      	ldr	r3, [r7, #20]
 800bf86:	2b01      	cmp	r3, #1
 800bf88:	d056      	beq.n	800c038 <HAL_RCC_GetSysClockFreq+0x1c0>
 800bf8a:	e099      	b.n	800c0c0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf8c:	4b6f      	ldr	r3, [pc, #444]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f003 0320 	and.w	r3, r3, #32
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d02d      	beq.n	800bff4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bf98:	4b6c      	ldr	r3, [pc, #432]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	08db      	lsrs	r3, r3, #3
 800bf9e:	f003 0303 	and.w	r3, r3, #3
 800bfa2:	4a6b      	ldr	r2, [pc, #428]	; (800c150 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bfa4:	fa22 f303 	lsr.w	r3, r2, r3
 800bfa8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	ee07 3a90 	vmov	s15, r3
 800bfb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bfb4:	693b      	ldr	r3, [r7, #16]
 800bfb6:	ee07 3a90 	vmov	s15, r3
 800bfba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bfbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bfc2:	4b62      	ldr	r3, [pc, #392]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bfc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfca:	ee07 3a90 	vmov	s15, r3
 800bfce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bfd2:	ed97 6a02 	vldr	s12, [r7, #8]
 800bfd6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800c15c <HAL_RCC_GetSysClockFreq+0x2e4>
 800bfda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bfde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bfe2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bfe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bfea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800bff2:	e087      	b.n	800c104 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	ee07 3a90 	vmov	s15, r3
 800bffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bffe:	eddf 6a58 	vldr	s13, [pc, #352]	; 800c160 <HAL_RCC_GetSysClockFreq+0x2e8>
 800c002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c006:	4b51      	ldr	r3, [pc, #324]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c00a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c00e:	ee07 3a90 	vmov	s15, r3
 800c012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c016:	ed97 6a02 	vldr	s12, [r7, #8]
 800c01a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800c15c <HAL_RCC_GetSysClockFreq+0x2e4>
 800c01e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c026:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c02a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c02e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c032:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c036:	e065      	b.n	800c104 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	ee07 3a90 	vmov	s15, r3
 800c03e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c042:	eddf 6a48 	vldr	s13, [pc, #288]	; 800c164 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c04a:	4b40      	ldr	r3, [pc, #256]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c04c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c04e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c052:	ee07 3a90 	vmov	s15, r3
 800c056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c05a:	ed97 6a02 	vldr	s12, [r7, #8]
 800c05e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800c15c <HAL_RCC_GetSysClockFreq+0x2e4>
 800c062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c06a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c06e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c072:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c07a:	e043      	b.n	800c104 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800c07c:	693b      	ldr	r3, [r7, #16]
 800c07e:	ee07 3a90 	vmov	s15, r3
 800c082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c086:	eddf 6a38 	vldr	s13, [pc, #224]	; 800c168 <HAL_RCC_GetSysClockFreq+0x2f0>
 800c08a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c08e:	4b2f      	ldr	r3, [pc, #188]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c096:	ee07 3a90 	vmov	s15, r3
 800c09a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c09e:	ed97 6a02 	vldr	s12, [r7, #8]
 800c0a2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800c15c <HAL_RCC_GetSysClockFreq+0x2e4>
 800c0a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c0b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c0be:	e021      	b.n	800c104 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	ee07 3a90 	vmov	s15, r3
 800c0c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0ca:	eddf 6a26 	vldr	s13, [pc, #152]	; 800c164 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c0ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c0d2:	4b1e      	ldr	r3, [pc, #120]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c0d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0da:	ee07 3a90 	vmov	s15, r3
 800c0de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0e2:	ed97 6a02 	vldr	s12, [r7, #8]
 800c0e6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800c15c <HAL_RCC_GetSysClockFreq+0x2e4>
 800c0ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c0f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c102:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800c104:	4b11      	ldr	r3, [pc, #68]	; (800c14c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c108:	0a5b      	lsrs	r3, r3, #9
 800c10a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c10e:	3301      	adds	r3, #1
 800c110:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	ee07 3a90 	vmov	s15, r3
 800c118:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c11c:	edd7 6a07 	vldr	s13, [r7, #28]
 800c120:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c124:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c128:	ee17 3a90 	vmov	r3, s15
 800c12c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800c12e:	e005      	b.n	800c13c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800c130:	2300      	movs	r3, #0
 800c132:	61bb      	str	r3, [r7, #24]
    break;
 800c134:	e002      	b.n	800c13c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800c136:	4b07      	ldr	r3, [pc, #28]	; (800c154 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c138:	61bb      	str	r3, [r7, #24]
    break;
 800c13a:	bf00      	nop
  }

  return sysclockfreq;
 800c13c:	69bb      	ldr	r3, [r7, #24]
}
 800c13e:	4618      	mov	r0, r3
 800c140:	3724      	adds	r7, #36	; 0x24
 800c142:	46bd      	mov	sp, r7
 800c144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c148:	4770      	bx	lr
 800c14a:	bf00      	nop
 800c14c:	58024400 	.word	0x58024400
 800c150:	03d09000 	.word	0x03d09000
 800c154:	003d0900 	.word	0x003d0900
 800c158:	017d7840 	.word	0x017d7840
 800c15c:	46000000 	.word	0x46000000
 800c160:	4c742400 	.word	0x4c742400
 800c164:	4a742400 	.word	0x4a742400
 800c168:	4bbebc20 	.word	0x4bbebc20

0800c16c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b082      	sub	sp, #8
 800c170:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c172:	f7ff fe81 	bl	800be78 <HAL_RCC_GetSysClockFreq>
 800c176:	4602      	mov	r2, r0
 800c178:	4b10      	ldr	r3, [pc, #64]	; (800c1bc <HAL_RCC_GetHCLKFreq+0x50>)
 800c17a:	699b      	ldr	r3, [r3, #24]
 800c17c:	0a1b      	lsrs	r3, r3, #8
 800c17e:	f003 030f 	and.w	r3, r3, #15
 800c182:	490f      	ldr	r1, [pc, #60]	; (800c1c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800c184:	5ccb      	ldrb	r3, [r1, r3]
 800c186:	f003 031f 	and.w	r3, r3, #31
 800c18a:	fa22 f303 	lsr.w	r3, r2, r3
 800c18e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c190:	4b0a      	ldr	r3, [pc, #40]	; (800c1bc <HAL_RCC_GetHCLKFreq+0x50>)
 800c192:	699b      	ldr	r3, [r3, #24]
 800c194:	f003 030f 	and.w	r3, r3, #15
 800c198:	4a09      	ldr	r2, [pc, #36]	; (800c1c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800c19a:	5cd3      	ldrb	r3, [r2, r3]
 800c19c:	f003 031f 	and.w	r3, r3, #31
 800c1a0:	687a      	ldr	r2, [r7, #4]
 800c1a2:	fa22 f303 	lsr.w	r3, r2, r3
 800c1a6:	4a07      	ldr	r2, [pc, #28]	; (800c1c4 <HAL_RCC_GetHCLKFreq+0x58>)
 800c1a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c1aa:	4a07      	ldr	r2, [pc, #28]	; (800c1c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800c1b0:	4b04      	ldr	r3, [pc, #16]	; (800c1c4 <HAL_RCC_GetHCLKFreq+0x58>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
}
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	3708      	adds	r7, #8
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	bd80      	pop	{r7, pc}
 800c1bc:	58024400 	.word	0x58024400
 800c1c0:	08014f04 	.word	0x08014f04
 800c1c4:	24000018 	.word	0x24000018
 800c1c8:	24000014 	.word	0x24000014

0800c1cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c1d0:	f7ff ffcc 	bl	800c16c <HAL_RCC_GetHCLKFreq>
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	4b06      	ldr	r3, [pc, #24]	; (800c1f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c1d8:	69db      	ldr	r3, [r3, #28]
 800c1da:	091b      	lsrs	r3, r3, #4
 800c1dc:	f003 0307 	and.w	r3, r3, #7
 800c1e0:	4904      	ldr	r1, [pc, #16]	; (800c1f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c1e2:	5ccb      	ldrb	r3, [r1, r3]
 800c1e4:	f003 031f 	and.w	r3, r3, #31
 800c1e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	58024400 	.word	0x58024400
 800c1f4:	08014f04 	.word	0x08014f04

0800c1f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c1fc:	f7ff ffb6 	bl	800c16c <HAL_RCC_GetHCLKFreq>
 800c200:	4602      	mov	r2, r0
 800c202:	4b06      	ldr	r3, [pc, #24]	; (800c21c <HAL_RCC_GetPCLK2Freq+0x24>)
 800c204:	69db      	ldr	r3, [r3, #28]
 800c206:	0a1b      	lsrs	r3, r3, #8
 800c208:	f003 0307 	and.w	r3, r3, #7
 800c20c:	4904      	ldr	r1, [pc, #16]	; (800c220 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c20e:	5ccb      	ldrb	r3, [r1, r3]
 800c210:	f003 031f 	and.w	r3, r3, #31
 800c214:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c218:	4618      	mov	r0, r3
 800c21a:	bd80      	pop	{r7, pc}
 800c21c:	58024400 	.word	0x58024400
 800c220:	08014f04 	.word	0x08014f04

0800c224 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b086      	sub	sp, #24
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c22c:	2300      	movs	r3, #0
 800c22e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c230:	2300      	movs	r3, #0
 800c232:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d03f      	beq.n	800c2c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c244:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c248:	d02a      	beq.n	800c2a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800c24a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c24e:	d824      	bhi.n	800c29a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800c250:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c254:	d018      	beq.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c256:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c25a:	d81e      	bhi.n	800c29a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d003      	beq.n	800c268 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800c260:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c264:	d007      	beq.n	800c276 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800c266:	e018      	b.n	800c29a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c268:	4bab      	ldr	r3, [pc, #684]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c26a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c26c:	4aaa      	ldr	r2, [pc, #680]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c26e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c272:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800c274:	e015      	b.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	3304      	adds	r3, #4
 800c27a:	2102      	movs	r1, #2
 800c27c:	4618      	mov	r0, r3
 800c27e:	f001 f9cf 	bl	800d620 <RCCEx_PLL2_Config>
 800c282:	4603      	mov	r3, r0
 800c284:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800c286:	e00c      	b.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	3324      	adds	r3, #36	; 0x24
 800c28c:	2102      	movs	r1, #2
 800c28e:	4618      	mov	r0, r3
 800c290:	f001 fa78 	bl	800d784 <RCCEx_PLL3_Config>
 800c294:	4603      	mov	r3, r0
 800c296:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800c298:	e003      	b.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c29a:	2301      	movs	r3, #1
 800c29c:	75fb      	strb	r3, [r7, #23]
      break;
 800c29e:	e000      	b.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800c2a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c2a2:	7dfb      	ldrb	r3, [r7, #23]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d109      	bne.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c2a8:	4b9b      	ldr	r3, [pc, #620]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c2aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c2b4:	4998      	ldr	r1, [pc, #608]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c2b6:	4313      	orrs	r3, r2
 800c2b8:	650b      	str	r3, [r1, #80]	; 0x50
 800c2ba:	e001      	b.n	800c2c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2bc:	7dfb      	ldrb	r3, [r7, #23]
 800c2be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d03d      	beq.n	800c348 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2d0:	2b04      	cmp	r3, #4
 800c2d2:	d826      	bhi.n	800c322 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800c2d4:	a201      	add	r2, pc, #4	; (adr r2, 800c2dc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800c2d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2da:	bf00      	nop
 800c2dc:	0800c2f1 	.word	0x0800c2f1
 800c2e0:	0800c2ff 	.word	0x0800c2ff
 800c2e4:	0800c311 	.word	0x0800c311
 800c2e8:	0800c329 	.word	0x0800c329
 800c2ec:	0800c329 	.word	0x0800c329
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c2f0:	4b89      	ldr	r3, [pc, #548]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c2f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2f4:	4a88      	ldr	r2, [pc, #544]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c2f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c2fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c2fc:	e015      	b.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	3304      	adds	r3, #4
 800c302:	2100      	movs	r1, #0
 800c304:	4618      	mov	r0, r3
 800c306:	f001 f98b 	bl	800d620 <RCCEx_PLL2_Config>
 800c30a:	4603      	mov	r3, r0
 800c30c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c30e:	e00c      	b.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	3324      	adds	r3, #36	; 0x24
 800c314:	2100      	movs	r1, #0
 800c316:	4618      	mov	r0, r3
 800c318:	f001 fa34 	bl	800d784 <RCCEx_PLL3_Config>
 800c31c:	4603      	mov	r3, r0
 800c31e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c320:	e003      	b.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c322:	2301      	movs	r3, #1
 800c324:	75fb      	strb	r3, [r7, #23]
      break;
 800c326:	e000      	b.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800c328:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c32a:	7dfb      	ldrb	r3, [r7, #23]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d109      	bne.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c330:	4b79      	ldr	r3, [pc, #484]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c334:	f023 0207 	bic.w	r2, r3, #7
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c33c:	4976      	ldr	r1, [pc, #472]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c33e:	4313      	orrs	r3, r2
 800c340:	650b      	str	r3, [r1, #80]	; 0x50
 800c342:	e001      	b.n	800c348 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c344:	7dfb      	ldrb	r3, [r7, #23]
 800c346:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c350:	2b00      	cmp	r3, #0
 800c352:	d042      	beq.n	800c3da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c358:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c35c:	d02b      	beq.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800c35e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c362:	d825      	bhi.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800c364:	2bc0      	cmp	r3, #192	; 0xc0
 800c366:	d028      	beq.n	800c3ba <HAL_RCCEx_PeriphCLKConfig+0x196>
 800c368:	2bc0      	cmp	r3, #192	; 0xc0
 800c36a:	d821      	bhi.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800c36c:	2b80      	cmp	r3, #128	; 0x80
 800c36e:	d016      	beq.n	800c39e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800c370:	2b80      	cmp	r3, #128	; 0x80
 800c372:	d81d      	bhi.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800c374:	2b00      	cmp	r3, #0
 800c376:	d002      	beq.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800c378:	2b40      	cmp	r3, #64	; 0x40
 800c37a:	d007      	beq.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800c37c:	e018      	b.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c37e:	4b66      	ldr	r3, [pc, #408]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c382:	4a65      	ldr	r2, [pc, #404]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c388:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800c38a:	e017      	b.n	800c3bc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	3304      	adds	r3, #4
 800c390:	2100      	movs	r1, #0
 800c392:	4618      	mov	r0, r3
 800c394:	f001 f944 	bl	800d620 <RCCEx_PLL2_Config>
 800c398:	4603      	mov	r3, r0
 800c39a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800c39c:	e00e      	b.n	800c3bc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	3324      	adds	r3, #36	; 0x24
 800c3a2:	2100      	movs	r1, #0
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f001 f9ed 	bl	800d784 <RCCEx_PLL3_Config>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800c3ae:	e005      	b.n	800c3bc <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c3b0:	2301      	movs	r3, #1
 800c3b2:	75fb      	strb	r3, [r7, #23]
      break;
 800c3b4:	e002      	b.n	800c3bc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800c3b6:	bf00      	nop
 800c3b8:	e000      	b.n	800c3bc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800c3ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c3bc:	7dfb      	ldrb	r3, [r7, #23]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d109      	bne.n	800c3d6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c3c2:	4b55      	ldr	r3, [pc, #340]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c3c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3c6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3ce:	4952      	ldr	r1, [pc, #328]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	650b      	str	r3, [r1, #80]	; 0x50
 800c3d4:	e001      	b.n	800c3da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3d6:	7dfb      	ldrb	r3, [r7, #23]
 800c3d8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d049      	beq.n	800c47a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c3ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c3f0:	d030      	beq.n	800c454 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800c3f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c3f6:	d82a      	bhi.n	800c44e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c3f8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c3fc:	d02c      	beq.n	800c458 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800c3fe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c402:	d824      	bhi.n	800c44e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c404:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c408:	d018      	beq.n	800c43c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800c40a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c40e:	d81e      	bhi.n	800c44e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c410:	2b00      	cmp	r3, #0
 800c412:	d003      	beq.n	800c41c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800c414:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c418:	d007      	beq.n	800c42a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800c41a:	e018      	b.n	800c44e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c41c:	4b3e      	ldr	r3, [pc, #248]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c41e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c420:	4a3d      	ldr	r2, [pc, #244]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c422:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c426:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c428:	e017      	b.n	800c45a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	3304      	adds	r3, #4
 800c42e:	2100      	movs	r1, #0
 800c430:	4618      	mov	r0, r3
 800c432:	f001 f8f5 	bl	800d620 <RCCEx_PLL2_Config>
 800c436:	4603      	mov	r3, r0
 800c438:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800c43a:	e00e      	b.n	800c45a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	3324      	adds	r3, #36	; 0x24
 800c440:	2100      	movs	r1, #0
 800c442:	4618      	mov	r0, r3
 800c444:	f001 f99e 	bl	800d784 <RCCEx_PLL3_Config>
 800c448:	4603      	mov	r3, r0
 800c44a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c44c:	e005      	b.n	800c45a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800c44e:	2301      	movs	r3, #1
 800c450:	75fb      	strb	r3, [r7, #23]
      break;
 800c452:	e002      	b.n	800c45a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800c454:	bf00      	nop
 800c456:	e000      	b.n	800c45a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800c458:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c45a:	7dfb      	ldrb	r3, [r7, #23]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d10a      	bne.n	800c476 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c460:	4b2d      	ldr	r3, [pc, #180]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c464:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c46e:	492a      	ldr	r1, [pc, #168]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c470:	4313      	orrs	r3, r2
 800c472:	658b      	str	r3, [r1, #88]	; 0x58
 800c474:	e001      	b.n	800c47a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c476:	7dfb      	ldrb	r3, [r7, #23]
 800c478:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c482:	2b00      	cmp	r3, #0
 800c484:	d04c      	beq.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c48c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c490:	d030      	beq.n	800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800c492:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c496:	d82a      	bhi.n	800c4ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800c498:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c49c:	d02c      	beq.n	800c4f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800c49e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c4a2:	d824      	bhi.n	800c4ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800c4a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c4a8:	d018      	beq.n	800c4dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800c4aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c4ae:	d81e      	bhi.n	800c4ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d003      	beq.n	800c4bc <HAL_RCCEx_PeriphCLKConfig+0x298>
 800c4b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c4b8:	d007      	beq.n	800c4ca <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800c4ba:	e018      	b.n	800c4ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c4bc:	4b16      	ldr	r3, [pc, #88]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c4be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4c0:	4a15      	ldr	r2, [pc, #84]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c4c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c4c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c4c8:	e017      	b.n	800c4fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	3304      	adds	r3, #4
 800c4ce:	2100      	movs	r1, #0
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f001 f8a5 	bl	800d620 <RCCEx_PLL2_Config>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800c4da:	e00e      	b.n	800c4fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	3324      	adds	r3, #36	; 0x24
 800c4e0:	2100      	movs	r1, #0
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	f001 f94e 	bl	800d784 <RCCEx_PLL3_Config>
 800c4e8:	4603      	mov	r3, r0
 800c4ea:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c4ec:	e005      	b.n	800c4fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	75fb      	strb	r3, [r7, #23]
      break;
 800c4f2:	e002      	b.n	800c4fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800c4f4:	bf00      	nop
 800c4f6:	e000      	b.n	800c4fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800c4f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c4fa:	7dfb      	ldrb	r3, [r7, #23]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d10d      	bne.n	800c51c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c500:	4b05      	ldr	r3, [pc, #20]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c504:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c50e:	4902      	ldr	r1, [pc, #8]	; (800c518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c510:	4313      	orrs	r3, r2
 800c512:	658b      	str	r3, [r1, #88]	; 0x58
 800c514:	e004      	b.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800c516:	bf00      	nop
 800c518:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c51c:	7dfb      	ldrb	r3, [r7, #23]
 800c51e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d032      	beq.n	800c592 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c530:	2b30      	cmp	r3, #48	; 0x30
 800c532:	d01c      	beq.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c534:	2b30      	cmp	r3, #48	; 0x30
 800c536:	d817      	bhi.n	800c568 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800c538:	2b20      	cmp	r3, #32
 800c53a:	d00c      	beq.n	800c556 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800c53c:	2b20      	cmp	r3, #32
 800c53e:	d813      	bhi.n	800c568 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800c540:	2b00      	cmp	r3, #0
 800c542:	d016      	beq.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800c544:	2b10      	cmp	r3, #16
 800c546:	d10f      	bne.n	800c568 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c548:	4baf      	ldr	r3, [pc, #700]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c54a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c54c:	4aae      	ldr	r2, [pc, #696]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c54e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c552:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800c554:	e00e      	b.n	800c574 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	3304      	adds	r3, #4
 800c55a:	2102      	movs	r1, #2
 800c55c:	4618      	mov	r0, r3
 800c55e:	f001 f85f 	bl	800d620 <RCCEx_PLL2_Config>
 800c562:	4603      	mov	r3, r0
 800c564:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800c566:	e005      	b.n	800c574 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800c568:	2301      	movs	r3, #1
 800c56a:	75fb      	strb	r3, [r7, #23]
      break;
 800c56c:	e002      	b.n	800c574 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800c56e:	bf00      	nop
 800c570:	e000      	b.n	800c574 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800c572:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c574:	7dfb      	ldrb	r3, [r7, #23]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d109      	bne.n	800c58e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c57a:	4ba3      	ldr	r3, [pc, #652]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c57c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c57e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c586:	49a0      	ldr	r1, [pc, #640]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c588:	4313      	orrs	r3, r2
 800c58a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800c58c:	e001      	b.n	800c592 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c58e:	7dfb      	ldrb	r3, [r7, #23]
 800c590:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d047      	beq.n	800c62e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c5a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c5a6:	d030      	beq.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 800c5a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c5ac:	d82a      	bhi.n	800c604 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800c5ae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c5b2:	d02c      	beq.n	800c60e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 800c5b4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c5b8:	d824      	bhi.n	800c604 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800c5ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c5be:	d018      	beq.n	800c5f2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800c5c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c5c4:	d81e      	bhi.n	800c604 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d003      	beq.n	800c5d2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800c5ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c5ce:	d007      	beq.n	800c5e0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 800c5d0:	e018      	b.n	800c604 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c5d2:	4b8d      	ldr	r3, [pc, #564]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c5d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5d6:	4a8c      	ldr	r2, [pc, #560]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c5d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c5dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c5de:	e017      	b.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	3304      	adds	r3, #4
 800c5e4:	2100      	movs	r1, #0
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	f001 f81a 	bl	800d620 <RCCEx_PLL2_Config>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c5f0:	e00e      	b.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	3324      	adds	r3, #36	; 0x24
 800c5f6:	2100      	movs	r1, #0
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f001 f8c3 	bl	800d784 <RCCEx_PLL3_Config>
 800c5fe:	4603      	mov	r3, r0
 800c600:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c602:	e005      	b.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c604:	2301      	movs	r3, #1
 800c606:	75fb      	strb	r3, [r7, #23]
      break;
 800c608:	e002      	b.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800c60a:	bf00      	nop
 800c60c:	e000      	b.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800c60e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c610:	7dfb      	ldrb	r3, [r7, #23]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d109      	bne.n	800c62a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c616:	4b7c      	ldr	r3, [pc, #496]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c618:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c61a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c622:	4979      	ldr	r1, [pc, #484]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c624:	4313      	orrs	r3, r2
 800c626:	650b      	str	r3, [r1, #80]	; 0x50
 800c628:	e001      	b.n	800c62e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c62a:	7dfb      	ldrb	r3, [r7, #23]
 800c62c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c636:	2b00      	cmp	r3, #0
 800c638:	d049      	beq.n	800c6ce <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c63e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c642:	d02e      	beq.n	800c6a2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 800c644:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c648:	d828      	bhi.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800c64a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c64e:	d02a      	beq.n	800c6a6 <HAL_RCCEx_PeriphCLKConfig+0x482>
 800c650:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c654:	d822      	bhi.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800c656:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c65a:	d026      	beq.n	800c6aa <HAL_RCCEx_PeriphCLKConfig+0x486>
 800c65c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c660:	d81c      	bhi.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800c662:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c666:	d010      	beq.n	800c68a <HAL_RCCEx_PeriphCLKConfig+0x466>
 800c668:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c66c:	d816      	bhi.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d01d      	beq.n	800c6ae <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800c672:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c676:	d111      	bne.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	3304      	adds	r3, #4
 800c67c:	2101      	movs	r1, #1
 800c67e:	4618      	mov	r0, r3
 800c680:	f000 ffce 	bl	800d620 <RCCEx_PLL2_Config>
 800c684:	4603      	mov	r3, r0
 800c686:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800c688:	e012      	b.n	800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	3324      	adds	r3, #36	; 0x24
 800c68e:	2101      	movs	r1, #1
 800c690:	4618      	mov	r0, r3
 800c692:	f001 f877 	bl	800d784 <RCCEx_PLL3_Config>
 800c696:	4603      	mov	r3, r0
 800c698:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800c69a:	e009      	b.n	800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c69c:	2301      	movs	r3, #1
 800c69e:	75fb      	strb	r3, [r7, #23]
      break;
 800c6a0:	e006      	b.n	800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800c6a2:	bf00      	nop
 800c6a4:	e004      	b.n	800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800c6a6:	bf00      	nop
 800c6a8:	e002      	b.n	800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800c6aa:	bf00      	nop
 800c6ac:	e000      	b.n	800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800c6ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c6b0:	7dfb      	ldrb	r3, [r7, #23]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d109      	bne.n	800c6ca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c6b6:	4b54      	ldr	r3, [pc, #336]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c6b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c6ba:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6c2:	4951      	ldr	r1, [pc, #324]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	650b      	str	r3, [r1, #80]	; 0x50
 800c6c8:	e001      	b.n	800c6ce <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6ca:	7dfb      	ldrb	r3, [r7, #23]
 800c6cc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d04b      	beq.n	800c772 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c6e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6e4:	d02e      	beq.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x520>
 800c6e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6ea:	d828      	bhi.n	800c73e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c6ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6f0:	d02a      	beq.n	800c748 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800c6f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6f6:	d822      	bhi.n	800c73e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c6f8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c6fc:	d026      	beq.n	800c74c <HAL_RCCEx_PeriphCLKConfig+0x528>
 800c6fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c702:	d81c      	bhi.n	800c73e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c704:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c708:	d010      	beq.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x508>
 800c70a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c70e:	d816      	bhi.n	800c73e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c710:	2b00      	cmp	r3, #0
 800c712:	d01d      	beq.n	800c750 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800c714:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c718:	d111      	bne.n	800c73e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	3304      	adds	r3, #4
 800c71e:	2101      	movs	r1, #1
 800c720:	4618      	mov	r0, r3
 800c722:	f000 ff7d 	bl	800d620 <RCCEx_PLL2_Config>
 800c726:	4603      	mov	r3, r0
 800c728:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800c72a:	e012      	b.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	3324      	adds	r3, #36	; 0x24
 800c730:	2101      	movs	r1, #1
 800c732:	4618      	mov	r0, r3
 800c734:	f001 f826 	bl	800d784 <RCCEx_PLL3_Config>
 800c738:	4603      	mov	r3, r0
 800c73a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800c73c:	e009      	b.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800c73e:	2301      	movs	r3, #1
 800c740:	75fb      	strb	r3, [r7, #23]
      break;
 800c742:	e006      	b.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800c744:	bf00      	nop
 800c746:	e004      	b.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800c748:	bf00      	nop
 800c74a:	e002      	b.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800c74c:	bf00      	nop
 800c74e:	e000      	b.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800c750:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c752:	7dfb      	ldrb	r3, [r7, #23]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d10a      	bne.n	800c76e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c758:	4b2b      	ldr	r3, [pc, #172]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c75a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c75c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c766:	4928      	ldr	r1, [pc, #160]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c768:	4313      	orrs	r3, r2
 800c76a:	658b      	str	r3, [r1, #88]	; 0x58
 800c76c:	e001      	b.n	800c772 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c76e:	7dfb      	ldrb	r3, [r7, #23]
 800c770:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d02f      	beq.n	800c7de <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c782:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c786:	d00e      	beq.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 800c788:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c78c:	d814      	bhi.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d015      	beq.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800c792:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c796:	d10f      	bne.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c798:	4b1b      	ldr	r3, [pc, #108]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c79a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c79c:	4a1a      	ldr	r2, [pc, #104]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c79e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c7a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800c7a4:	e00c      	b.n	800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	3304      	adds	r3, #4
 800c7aa:	2101      	movs	r1, #1
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f000 ff37 	bl	800d620 <RCCEx_PLL2_Config>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800c7b6:	e003      	b.n	800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	75fb      	strb	r3, [r7, #23]
      break;
 800c7bc:	e000      	b.n	800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800c7be:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c7c0:	7dfb      	ldrb	r3, [r7, #23]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d109      	bne.n	800c7da <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c7c6:	4b10      	ldr	r3, [pc, #64]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c7c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c7d2:	490d      	ldr	r1, [pc, #52]	; (800c808 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c7d4:	4313      	orrs	r3, r2
 800c7d6:	650b      	str	r3, [r1, #80]	; 0x50
 800c7d8:	e001      	b.n	800c7de <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7da:	7dfb      	ldrb	r3, [r7, #23]
 800c7dc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d033      	beq.n	800c852 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7ee:	2b03      	cmp	r3, #3
 800c7f0:	d81c      	bhi.n	800c82c <HAL_RCCEx_PeriphCLKConfig+0x608>
 800c7f2:	a201      	add	r2, pc, #4	; (adr r2, 800c7f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 800c7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f8:	0800c833 	.word	0x0800c833
 800c7fc:	0800c80d 	.word	0x0800c80d
 800c800:	0800c81b 	.word	0x0800c81b
 800c804:	0800c833 	.word	0x0800c833
 800c808:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c80c:	4bb8      	ldr	r3, [pc, #736]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c80e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c810:	4ab7      	ldr	r2, [pc, #732]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c812:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c816:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800c818:	e00c      	b.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	3304      	adds	r3, #4
 800c81e:	2102      	movs	r1, #2
 800c820:	4618      	mov	r0, r3
 800c822:	f000 fefd 	bl	800d620 <RCCEx_PLL2_Config>
 800c826:	4603      	mov	r3, r0
 800c828:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800c82a:	e003      	b.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800c82c:	2301      	movs	r3, #1
 800c82e:	75fb      	strb	r3, [r7, #23]
      break;
 800c830:	e000      	b.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800c832:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c834:	7dfb      	ldrb	r3, [r7, #23]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d109      	bne.n	800c84e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c83a:	4bad      	ldr	r3, [pc, #692]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c83c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c83e:	f023 0203 	bic.w	r2, r3, #3
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c846:	49aa      	ldr	r1, [pc, #680]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c848:	4313      	orrs	r3, r2
 800c84a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800c84c:	e001      	b.n	800c852 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c84e:	7dfb      	ldrb	r3, [r7, #23]
 800c850:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	f000 8086 	beq.w	800c96c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c860:	4ba4      	ldr	r3, [pc, #656]	; (800caf4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	4aa3      	ldr	r2, [pc, #652]	; (800caf4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800c866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c86a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c86c:	f7f9 f946 	bl	8005afc <HAL_GetTick>
 800c870:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c872:	e009      	b.n	800c888 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c874:	f7f9 f942 	bl	8005afc <HAL_GetTick>
 800c878:	4602      	mov	r2, r0
 800c87a:	693b      	ldr	r3, [r7, #16]
 800c87c:	1ad3      	subs	r3, r2, r3
 800c87e:	2b64      	cmp	r3, #100	; 0x64
 800c880:	d902      	bls.n	800c888 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800c882:	2303      	movs	r3, #3
 800c884:	75fb      	strb	r3, [r7, #23]
        break;
 800c886:	e005      	b.n	800c894 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c888:	4b9a      	ldr	r3, [pc, #616]	; (800caf4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c890:	2b00      	cmp	r3, #0
 800c892:	d0ef      	beq.n	800c874 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800c894:	7dfb      	ldrb	r3, [r7, #23]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d166      	bne.n	800c968 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c89a:	4b95      	ldr	r3, [pc, #596]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c89c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c8a4:	4053      	eors	r3, r2
 800c8a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d013      	beq.n	800c8d6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c8ae:	4b90      	ldr	r3, [pc, #576]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8b6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c8b8:	4b8d      	ldr	r3, [pc, #564]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8bc:	4a8c      	ldr	r2, [pc, #560]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8c2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c8c4:	4b8a      	ldr	r3, [pc, #552]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8c8:	4a89      	ldr	r2, [pc, #548]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c8ce:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c8d0:	4a87      	ldr	r2, [pc, #540]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c8dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c8e0:	d115      	bne.n	800c90e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8e2:	f7f9 f90b 	bl	8005afc <HAL_GetTick>
 800c8e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c8e8:	e00b      	b.n	800c902 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c8ea:	f7f9 f907 	bl	8005afc <HAL_GetTick>
 800c8ee:	4602      	mov	r2, r0
 800c8f0:	693b      	ldr	r3, [r7, #16]
 800c8f2:	1ad3      	subs	r3, r2, r3
 800c8f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800c8f8:	4293      	cmp	r3, r2
 800c8fa:	d902      	bls.n	800c902 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800c8fc:	2303      	movs	r3, #3
 800c8fe:	75fb      	strb	r3, [r7, #23]
            break;
 800c900:	e005      	b.n	800c90e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c902:	4b7b      	ldr	r3, [pc, #492]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c906:	f003 0302 	and.w	r3, r3, #2
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d0ed      	beq.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800c90e:	7dfb      	ldrb	r3, [r7, #23]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d126      	bne.n	800c962 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c91a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c91e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c922:	d10d      	bne.n	800c940 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800c924:	4b72      	ldr	r3, [pc, #456]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c926:	691b      	ldr	r3, [r3, #16]
 800c928:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c932:	0919      	lsrs	r1, r3, #4
 800c934:	4b70      	ldr	r3, [pc, #448]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800c936:	400b      	ands	r3, r1
 800c938:	496d      	ldr	r1, [pc, #436]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c93a:	4313      	orrs	r3, r2
 800c93c:	610b      	str	r3, [r1, #16]
 800c93e:	e005      	b.n	800c94c <HAL_RCCEx_PeriphCLKConfig+0x728>
 800c940:	4b6b      	ldr	r3, [pc, #428]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c942:	691b      	ldr	r3, [r3, #16]
 800c944:	4a6a      	ldr	r2, [pc, #424]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c946:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c94a:	6113      	str	r3, [r2, #16]
 800c94c:	4b68      	ldr	r3, [pc, #416]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c94e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c956:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c95a:	4965      	ldr	r1, [pc, #404]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c95c:	4313      	orrs	r3, r2
 800c95e:	670b      	str	r3, [r1, #112]	; 0x70
 800c960:	e004      	b.n	800c96c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c962:	7dfb      	ldrb	r3, [r7, #23]
 800c964:	75bb      	strb	r3, [r7, #22]
 800c966:	e001      	b.n	800c96c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c968:	7dfb      	ldrb	r3, [r7, #23]
 800c96a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f003 0301 	and.w	r3, r3, #1
 800c974:	2b00      	cmp	r3, #0
 800c976:	d07e      	beq.n	800ca76 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c97c:	2b28      	cmp	r3, #40	; 0x28
 800c97e:	d867      	bhi.n	800ca50 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800c980:	a201      	add	r2, pc, #4	; (adr r2, 800c988 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800c982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c986:	bf00      	nop
 800c988:	0800ca57 	.word	0x0800ca57
 800c98c:	0800ca51 	.word	0x0800ca51
 800c990:	0800ca51 	.word	0x0800ca51
 800c994:	0800ca51 	.word	0x0800ca51
 800c998:	0800ca51 	.word	0x0800ca51
 800c99c:	0800ca51 	.word	0x0800ca51
 800c9a0:	0800ca51 	.word	0x0800ca51
 800c9a4:	0800ca51 	.word	0x0800ca51
 800c9a8:	0800ca2d 	.word	0x0800ca2d
 800c9ac:	0800ca51 	.word	0x0800ca51
 800c9b0:	0800ca51 	.word	0x0800ca51
 800c9b4:	0800ca51 	.word	0x0800ca51
 800c9b8:	0800ca51 	.word	0x0800ca51
 800c9bc:	0800ca51 	.word	0x0800ca51
 800c9c0:	0800ca51 	.word	0x0800ca51
 800c9c4:	0800ca51 	.word	0x0800ca51
 800c9c8:	0800ca3f 	.word	0x0800ca3f
 800c9cc:	0800ca51 	.word	0x0800ca51
 800c9d0:	0800ca51 	.word	0x0800ca51
 800c9d4:	0800ca51 	.word	0x0800ca51
 800c9d8:	0800ca51 	.word	0x0800ca51
 800c9dc:	0800ca51 	.word	0x0800ca51
 800c9e0:	0800ca51 	.word	0x0800ca51
 800c9e4:	0800ca51 	.word	0x0800ca51
 800c9e8:	0800ca57 	.word	0x0800ca57
 800c9ec:	0800ca51 	.word	0x0800ca51
 800c9f0:	0800ca51 	.word	0x0800ca51
 800c9f4:	0800ca51 	.word	0x0800ca51
 800c9f8:	0800ca51 	.word	0x0800ca51
 800c9fc:	0800ca51 	.word	0x0800ca51
 800ca00:	0800ca51 	.word	0x0800ca51
 800ca04:	0800ca51 	.word	0x0800ca51
 800ca08:	0800ca57 	.word	0x0800ca57
 800ca0c:	0800ca51 	.word	0x0800ca51
 800ca10:	0800ca51 	.word	0x0800ca51
 800ca14:	0800ca51 	.word	0x0800ca51
 800ca18:	0800ca51 	.word	0x0800ca51
 800ca1c:	0800ca51 	.word	0x0800ca51
 800ca20:	0800ca51 	.word	0x0800ca51
 800ca24:	0800ca51 	.word	0x0800ca51
 800ca28:	0800ca57 	.word	0x0800ca57
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	3304      	adds	r3, #4
 800ca30:	2101      	movs	r1, #1
 800ca32:	4618      	mov	r0, r3
 800ca34:	f000 fdf4 	bl	800d620 <RCCEx_PLL2_Config>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800ca3c:	e00c      	b.n	800ca58 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	3324      	adds	r3, #36	; 0x24
 800ca42:	2101      	movs	r1, #1
 800ca44:	4618      	mov	r0, r3
 800ca46:	f000 fe9d 	bl	800d784 <RCCEx_PLL3_Config>
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800ca4e:	e003      	b.n	800ca58 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ca50:	2301      	movs	r3, #1
 800ca52:	75fb      	strb	r3, [r7, #23]
      break;
 800ca54:	e000      	b.n	800ca58 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 800ca56:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ca58:	7dfb      	ldrb	r3, [r7, #23]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d109      	bne.n	800ca72 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ca5e:	4b24      	ldr	r3, [pc, #144]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ca60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca62:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ca6a:	4921      	ldr	r1, [pc, #132]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	654b      	str	r3, [r1, #84]	; 0x54
 800ca70:	e001      	b.n	800ca76 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca72:	7dfb      	ldrb	r3, [r7, #23]
 800ca74:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	f003 0302 	and.w	r3, r3, #2
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d03e      	beq.n	800cb00 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ca86:	2b05      	cmp	r3, #5
 800ca88:	d820      	bhi.n	800cacc <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 800ca8a:	a201      	add	r2, pc, #4	; (adr r2, 800ca90 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 800ca8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca90:	0800cad3 	.word	0x0800cad3
 800ca94:	0800caa9 	.word	0x0800caa9
 800ca98:	0800cabb 	.word	0x0800cabb
 800ca9c:	0800cad3 	.word	0x0800cad3
 800caa0:	0800cad3 	.word	0x0800cad3
 800caa4:	0800cad3 	.word	0x0800cad3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	3304      	adds	r3, #4
 800caac:	2101      	movs	r1, #1
 800caae:	4618      	mov	r0, r3
 800cab0:	f000 fdb6 	bl	800d620 <RCCEx_PLL2_Config>
 800cab4:	4603      	mov	r3, r0
 800cab6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800cab8:	e00c      	b.n	800cad4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	3324      	adds	r3, #36	; 0x24
 800cabe:	2101      	movs	r1, #1
 800cac0:	4618      	mov	r0, r3
 800cac2:	f000 fe5f 	bl	800d784 <RCCEx_PLL3_Config>
 800cac6:	4603      	mov	r3, r0
 800cac8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800caca:	e003      	b.n	800cad4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cacc:	2301      	movs	r3, #1
 800cace:	75fb      	strb	r3, [r7, #23]
      break;
 800cad0:	e000      	b.n	800cad4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 800cad2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cad4:	7dfb      	ldrb	r3, [r7, #23]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d110      	bne.n	800cafc <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800cada:	4b05      	ldr	r3, [pc, #20]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800cadc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cade:	f023 0207 	bic.w	r2, r3, #7
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cae6:	4902      	ldr	r1, [pc, #8]	; (800caf0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800cae8:	4313      	orrs	r3, r2
 800caea:	654b      	str	r3, [r1, #84]	; 0x54
 800caec:	e008      	b.n	800cb00 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800caee:	bf00      	nop
 800caf0:	58024400 	.word	0x58024400
 800caf4:	58024800 	.word	0x58024800
 800caf8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cafc:	7dfb      	ldrb	r3, [r7, #23]
 800cafe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	f003 0304 	and.w	r3, r3, #4
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d039      	beq.n	800cb80 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb12:	2b05      	cmp	r3, #5
 800cb14:	d820      	bhi.n	800cb58 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800cb16:	a201      	add	r2, pc, #4	; (adr r2, 800cb1c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 800cb18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb1c:	0800cb5f 	.word	0x0800cb5f
 800cb20:	0800cb35 	.word	0x0800cb35
 800cb24:	0800cb47 	.word	0x0800cb47
 800cb28:	0800cb5f 	.word	0x0800cb5f
 800cb2c:	0800cb5f 	.word	0x0800cb5f
 800cb30:	0800cb5f 	.word	0x0800cb5f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	3304      	adds	r3, #4
 800cb38:	2101      	movs	r1, #1
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	f000 fd70 	bl	800d620 <RCCEx_PLL2_Config>
 800cb40:	4603      	mov	r3, r0
 800cb42:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800cb44:	e00c      	b.n	800cb60 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	3324      	adds	r3, #36	; 0x24
 800cb4a:	2101      	movs	r1, #1
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	f000 fe19 	bl	800d784 <RCCEx_PLL3_Config>
 800cb52:	4603      	mov	r3, r0
 800cb54:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800cb56:	e003      	b.n	800cb60 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cb58:	2301      	movs	r3, #1
 800cb5a:	75fb      	strb	r3, [r7, #23]
      break;
 800cb5c:	e000      	b.n	800cb60 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800cb5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cb60:	7dfb      	ldrb	r3, [r7, #23]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d10a      	bne.n	800cb7c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cb66:	4bb7      	ldr	r3, [pc, #732]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cb68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb6a:	f023 0207 	bic.w	r2, r3, #7
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb74:	49b3      	ldr	r1, [pc, #716]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cb76:	4313      	orrs	r3, r2
 800cb78:	658b      	str	r3, [r1, #88]	; 0x58
 800cb7a:	e001      	b.n	800cb80 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb7c:	7dfb      	ldrb	r3, [r7, #23]
 800cb7e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	f003 0320 	and.w	r3, r3, #32
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d04b      	beq.n	800cc24 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cb96:	d02e      	beq.n	800cbf6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 800cb98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cb9c:	d828      	bhi.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800cb9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cba2:	d02a      	beq.n	800cbfa <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800cba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cba8:	d822      	bhi.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800cbaa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cbae:	d026      	beq.n	800cbfe <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800cbb0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cbb4:	d81c      	bhi.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800cbb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cbba:	d010      	beq.n	800cbde <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 800cbbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cbc0:	d816      	bhi.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d01d      	beq.n	800cc02 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800cbc6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cbca:	d111      	bne.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	3304      	adds	r3, #4
 800cbd0:	2100      	movs	r1, #0
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	f000 fd24 	bl	800d620 <RCCEx_PLL2_Config>
 800cbd8:	4603      	mov	r3, r0
 800cbda:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800cbdc:	e012      	b.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	3324      	adds	r3, #36	; 0x24
 800cbe2:	2102      	movs	r1, #2
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f000 fdcd 	bl	800d784 <RCCEx_PLL3_Config>
 800cbea:	4603      	mov	r3, r0
 800cbec:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800cbee:	e009      	b.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	75fb      	strb	r3, [r7, #23]
      break;
 800cbf4:	e006      	b.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800cbf6:	bf00      	nop
 800cbf8:	e004      	b.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800cbfa:	bf00      	nop
 800cbfc:	e002      	b.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800cbfe:	bf00      	nop
 800cc00:	e000      	b.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800cc02:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cc04:	7dfb      	ldrb	r3, [r7, #23]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d10a      	bne.n	800cc20 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cc0a:	4b8e      	ldr	r3, [pc, #568]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cc0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc0e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cc18:	498a      	ldr	r1, [pc, #552]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cc1a:	4313      	orrs	r3, r2
 800cc1c:	654b      	str	r3, [r1, #84]	; 0x54
 800cc1e:	e001      	b.n	800cc24 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc20:	7dfb      	ldrb	r3, [r7, #23]
 800cc22:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d04b      	beq.n	800ccc8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc36:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800cc3a:	d02e      	beq.n	800cc9a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800cc3c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800cc40:	d828      	bhi.n	800cc94 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800cc42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc46:	d02a      	beq.n	800cc9e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800cc48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc4c:	d822      	bhi.n	800cc94 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800cc4e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800cc52:	d026      	beq.n	800cca2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800cc54:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800cc58:	d81c      	bhi.n	800cc94 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800cc5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc5e:	d010      	beq.n	800cc82 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 800cc60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc64:	d816      	bhi.n	800cc94 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d01d      	beq.n	800cca6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800cc6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cc6e:	d111      	bne.n	800cc94 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	3304      	adds	r3, #4
 800cc74:	2100      	movs	r1, #0
 800cc76:	4618      	mov	r0, r3
 800cc78:	f000 fcd2 	bl	800d620 <RCCEx_PLL2_Config>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800cc80:	e012      	b.n	800cca8 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	3324      	adds	r3, #36	; 0x24
 800cc86:	2102      	movs	r1, #2
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f000 fd7b 	bl	800d784 <RCCEx_PLL3_Config>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800cc92:	e009      	b.n	800cca8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cc94:	2301      	movs	r3, #1
 800cc96:	75fb      	strb	r3, [r7, #23]
      break;
 800cc98:	e006      	b.n	800cca8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800cc9a:	bf00      	nop
 800cc9c:	e004      	b.n	800cca8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800cc9e:	bf00      	nop
 800cca0:	e002      	b.n	800cca8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800cca2:	bf00      	nop
 800cca4:	e000      	b.n	800cca8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800cca6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cca8:	7dfb      	ldrb	r3, [r7, #23]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d10a      	bne.n	800ccc4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ccae:	4b65      	ldr	r3, [pc, #404]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800ccb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccb2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ccbc:	4961      	ldr	r1, [pc, #388]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800ccbe:	4313      	orrs	r3, r2
 800ccc0:	658b      	str	r3, [r1, #88]	; 0x58
 800ccc2:	e001      	b.n	800ccc8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ccc4:	7dfb      	ldrb	r3, [r7, #23]
 800ccc6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d04b      	beq.n	800cd6c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ccda:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800ccde:	d02e      	beq.n	800cd3e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 800cce0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800cce4:	d828      	bhi.n	800cd38 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800cce6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ccea:	d02a      	beq.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800ccec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ccf0:	d822      	bhi.n	800cd38 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800ccf2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800ccf6:	d026      	beq.n	800cd46 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800ccf8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800ccfc:	d81c      	bhi.n	800cd38 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800ccfe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cd02:	d010      	beq.n	800cd26 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800cd04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cd08:	d816      	bhi.n	800cd38 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d01d      	beq.n	800cd4a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800cd0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cd12:	d111      	bne.n	800cd38 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	3304      	adds	r3, #4
 800cd18:	2100      	movs	r1, #0
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f000 fc80 	bl	800d620 <RCCEx_PLL2_Config>
 800cd20:	4603      	mov	r3, r0
 800cd22:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800cd24:	e012      	b.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	3324      	adds	r3, #36	; 0x24
 800cd2a:	2102      	movs	r1, #2
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	f000 fd29 	bl	800d784 <RCCEx_PLL3_Config>
 800cd32:	4603      	mov	r3, r0
 800cd34:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800cd36:	e009      	b.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cd38:	2301      	movs	r3, #1
 800cd3a:	75fb      	strb	r3, [r7, #23]
      break;
 800cd3c:	e006      	b.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800cd3e:	bf00      	nop
 800cd40:	e004      	b.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800cd42:	bf00      	nop
 800cd44:	e002      	b.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800cd46:	bf00      	nop
 800cd48:	e000      	b.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800cd4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cd4c:	7dfb      	ldrb	r3, [r7, #23]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d10a      	bne.n	800cd68 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800cd52:	4b3c      	ldr	r3, [pc, #240]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cd54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800cd60:	4938      	ldr	r1, [pc, #224]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cd62:	4313      	orrs	r3, r2
 800cd64:	658b      	str	r3, [r1, #88]	; 0x58
 800cd66:	e001      	b.n	800cd6c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd68:	7dfb      	ldrb	r3, [r7, #23]
 800cd6a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	f003 0308 	and.w	r3, r3, #8
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d01a      	beq.n	800cdae <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cd82:	d10a      	bne.n	800cd9a <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	3324      	adds	r3, #36	; 0x24
 800cd88:	2102      	movs	r1, #2
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	f000 fcfa 	bl	800d784 <RCCEx_PLL3_Config>
 800cd90:	4603      	mov	r3, r0
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d001      	beq.n	800cd9a <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800cd96:	2301      	movs	r3, #1
 800cd98:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800cd9a:	4b2a      	ldr	r3, [pc, #168]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cd9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd9e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cda8:	4926      	ldr	r1, [pc, #152]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cdaa:	4313      	orrs	r3, r2
 800cdac:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f003 0310 	and.w	r3, r3, #16
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d01a      	beq.n	800cdf0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cdc0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cdc4:	d10a      	bne.n	800cddc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	3324      	adds	r3, #36	; 0x24
 800cdca:	2102      	movs	r1, #2
 800cdcc:	4618      	mov	r0, r3
 800cdce:	f000 fcd9 	bl	800d784 <RCCEx_PLL3_Config>
 800cdd2:	4603      	mov	r3, r0
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d001      	beq.n	800cddc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 800cdd8:	2301      	movs	r3, #1
 800cdda:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cddc:	4b19      	ldr	r3, [pc, #100]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cdde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cde0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cdea:	4916      	ldr	r1, [pc, #88]	; (800ce44 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cdec:	4313      	orrs	r3, r2
 800cdee:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d036      	beq.n	800ce6a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ce02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ce06:	d01f      	beq.n	800ce48 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800ce08:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ce0c:	d817      	bhi.n	800ce3e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d003      	beq.n	800ce1a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800ce12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce16:	d009      	beq.n	800ce2c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800ce18:	e011      	b.n	800ce3e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	3304      	adds	r3, #4
 800ce1e:	2100      	movs	r1, #0
 800ce20:	4618      	mov	r0, r3
 800ce22:	f000 fbfd 	bl	800d620 <RCCEx_PLL2_Config>
 800ce26:	4603      	mov	r3, r0
 800ce28:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800ce2a:	e00e      	b.n	800ce4a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	3324      	adds	r3, #36	; 0x24
 800ce30:	2102      	movs	r1, #2
 800ce32:	4618      	mov	r0, r3
 800ce34:	f000 fca6 	bl	800d784 <RCCEx_PLL3_Config>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800ce3c:	e005      	b.n	800ce4a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ce3e:	2301      	movs	r3, #1
 800ce40:	75fb      	strb	r3, [r7, #23]
      break;
 800ce42:	e002      	b.n	800ce4a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 800ce44:	58024400 	.word	0x58024400
      break;
 800ce48:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ce4a:	7dfb      	ldrb	r3, [r7, #23]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d10a      	bne.n	800ce66 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ce50:	4b93      	ldr	r3, [pc, #588]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ce52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ce5e:	4990      	ldr	r1, [pc, #576]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ce60:	4313      	orrs	r3, r2
 800ce62:	658b      	str	r3, [r1, #88]	; 0x58
 800ce64:	e001      	b.n	800ce6a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce66:	7dfb      	ldrb	r3, [r7, #23]
 800ce68:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d033      	beq.n	800cede <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ce7c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ce80:	d01c      	beq.n	800cebc <HAL_RCCEx_PeriphCLKConfig+0xc98>
 800ce82:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ce86:	d816      	bhi.n	800ceb6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 800ce88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ce8c:	d003      	beq.n	800ce96 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800ce8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ce92:	d007      	beq.n	800cea4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 800ce94:	e00f      	b.n	800ceb6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce96:	4b82      	ldr	r3, [pc, #520]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ce98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce9a:	4a81      	ldr	r2, [pc, #516]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ce9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cea0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800cea2:	e00c      	b.n	800cebe <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	3324      	adds	r3, #36	; 0x24
 800cea8:	2101      	movs	r1, #1
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f000 fc6a 	bl	800d784 <RCCEx_PLL3_Config>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800ceb4:	e003      	b.n	800cebe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	75fb      	strb	r3, [r7, #23]
      break;
 800ceba:	e000      	b.n	800cebe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 800cebc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cebe:	7dfb      	ldrb	r3, [r7, #23]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d10a      	bne.n	800ceda <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cec4:	4b76      	ldr	r3, [pc, #472]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cec8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ced2:	4973      	ldr	r1, [pc, #460]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ced4:	4313      	orrs	r3, r2
 800ced6:	654b      	str	r3, [r1, #84]	; 0x54
 800ced8:	e001      	b.n	800cede <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ceda:	7dfb      	ldrb	r3, [r7, #23]
 800cedc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d029      	beq.n	800cf3e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d003      	beq.n	800cefa <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800cef2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cef6:	d007      	beq.n	800cf08 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 800cef8:	e00f      	b.n	800cf1a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cefa:	4b69      	ldr	r3, [pc, #420]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cefc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cefe:	4a68      	ldr	r2, [pc, #416]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cf04:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800cf06:	e00b      	b.n	800cf20 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	3304      	adds	r3, #4
 800cf0c:	2102      	movs	r1, #2
 800cf0e:	4618      	mov	r0, r3
 800cf10:	f000 fb86 	bl	800d620 <RCCEx_PLL2_Config>
 800cf14:	4603      	mov	r3, r0
 800cf16:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800cf18:	e002      	b.n	800cf20 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800cf1a:	2301      	movs	r3, #1
 800cf1c:	75fb      	strb	r3, [r7, #23]
      break;
 800cf1e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cf20:	7dfb      	ldrb	r3, [r7, #23]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d109      	bne.n	800cf3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800cf26:	4b5e      	ldr	r3, [pc, #376]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf2a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf32:	495b      	ldr	r1, [pc, #364]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf34:	4313      	orrs	r3, r2
 800cf36:	64cb      	str	r3, [r1, #76]	; 0x4c
 800cf38:	e001      	b.n	800cf3e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf3a:	7dfb      	ldrb	r3, [r7, #23]
 800cf3c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d00a      	beq.n	800cf60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	3324      	adds	r3, #36	; 0x24
 800cf4e:	2102      	movs	r1, #2
 800cf50:	4618      	mov	r0, r3
 800cf52:	f000 fc17 	bl	800d784 <RCCEx_PLL3_Config>
 800cf56:	4603      	mov	r3, r0
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d001      	beq.n	800cf60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d030      	beq.n	800cfce <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cf70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cf74:	d017      	beq.n	800cfa6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800cf76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cf7a:	d811      	bhi.n	800cfa0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800cf7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf80:	d013      	beq.n	800cfaa <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800cf82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf86:	d80b      	bhi.n	800cfa0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d010      	beq.n	800cfae <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800cf8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf90:	d106      	bne.n	800cfa0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cf92:	4b43      	ldr	r3, [pc, #268]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf96:	4a42      	ldr	r2, [pc, #264]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cf9c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800cf9e:	e007      	b.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	75fb      	strb	r3, [r7, #23]
      break;
 800cfa4:	e004      	b.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800cfa6:	bf00      	nop
 800cfa8:	e002      	b.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800cfaa:	bf00      	nop
 800cfac:	e000      	b.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800cfae:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cfb0:	7dfb      	ldrb	r3, [r7, #23]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d109      	bne.n	800cfca <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cfb6:	4b3a      	ldr	r3, [pc, #232]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cfb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cfba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cfc2:	4937      	ldr	r1, [pc, #220]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cfc4:	4313      	orrs	r3, r2
 800cfc6:	654b      	str	r3, [r1, #84]	; 0x54
 800cfc8:	e001      	b.n	800cfce <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfca:	7dfb      	ldrb	r3, [r7, #23]
 800cfcc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d008      	beq.n	800cfec <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800cfda:	4b31      	ldr	r3, [pc, #196]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cfdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cfde:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cfe6:	492e      	ldr	r1, [pc, #184]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cfe8:	4313      	orrs	r3, r2
 800cfea:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d009      	beq.n	800d00c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800cff8:	4b29      	ldr	r3, [pc, #164]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cffa:	691b      	ldr	r3, [r3, #16]
 800cffc:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d006:	4926      	ldr	r1, [pc, #152]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d008:	4313      	orrs	r3, r2
 800d00a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d014:	2b00      	cmp	r3, #0
 800d016:	d008      	beq.n	800d02a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d018:	4b21      	ldr	r3, [pc, #132]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d01a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d01c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d024:	491e      	ldr	r1, [pc, #120]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d026:	4313      	orrs	r3, r2
 800d028:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d032:	2b00      	cmp	r3, #0
 800d034:	d00d      	beq.n	800d052 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d036:	4b1a      	ldr	r3, [pc, #104]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d038:	691b      	ldr	r3, [r3, #16]
 800d03a:	4a19      	ldr	r2, [pc, #100]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d03c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d040:	6113      	str	r3, [r2, #16]
 800d042:	4b17      	ldr	r3, [pc, #92]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d044:	691a      	ldr	r2, [r3, #16]
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800d04c:	4914      	ldr	r1, [pc, #80]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d04e:	4313      	orrs	r3, r2
 800d050:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	2b00      	cmp	r3, #0
 800d058:	da08      	bge.n	800d06c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d05a:	4b11      	ldr	r3, [pc, #68]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d05c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d05e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d066:	490e      	ldr	r1, [pc, #56]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d068:	4313      	orrs	r3, r2
 800d06a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d074:	2b00      	cmp	r3, #0
 800d076:	d009      	beq.n	800d08c <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d078:	4b09      	ldr	r3, [pc, #36]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d07a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d07c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d086:	4906      	ldr	r1, [pc, #24]	; (800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d088:	4313      	orrs	r3, r2
 800d08a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800d08c:	7dbb      	ldrb	r3, [r7, #22]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d101      	bne.n	800d096 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800d092:	2300      	movs	r3, #0
 800d094:	e000      	b.n	800d098 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800d096:	2301      	movs	r3, #1
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3718      	adds	r7, #24
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd80      	pop	{r7, pc}
 800d0a0:	58024400 	.word	0x58024400

0800d0a4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d0a8:	f7ff f860 	bl	800c16c <HAL_RCC_GetHCLKFreq>
 800d0ac:	4602      	mov	r2, r0
 800d0ae:	4b06      	ldr	r3, [pc, #24]	; (800d0c8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d0b0:	6a1b      	ldr	r3, [r3, #32]
 800d0b2:	091b      	lsrs	r3, r3, #4
 800d0b4:	f003 0307 	and.w	r3, r3, #7
 800d0b8:	4904      	ldr	r1, [pc, #16]	; (800d0cc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d0ba:	5ccb      	ldrb	r3, [r1, r3]
 800d0bc:	f003 031f 	and.w	r3, r3, #31
 800d0c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	bd80      	pop	{r7, pc}
 800d0c8:	58024400 	.word	0x58024400
 800d0cc:	08014f04 	.word	0x08014f04

0800d0d0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b089      	sub	sp, #36	; 0x24
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d0d8:	4ba1      	ldr	r3, [pc, #644]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0dc:	f003 0303 	and.w	r3, r3, #3
 800d0e0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800d0e2:	4b9f      	ldr	r3, [pc, #636]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0e6:	0b1b      	lsrs	r3, r3, #12
 800d0e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d0ec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d0ee:	4b9c      	ldr	r3, [pc, #624]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0f2:	091b      	lsrs	r3, r3, #4
 800d0f4:	f003 0301 	and.w	r3, r3, #1
 800d0f8:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800d0fa:	4b99      	ldr	r3, [pc, #612]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0fe:	08db      	lsrs	r3, r3, #3
 800d100:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d104:	693a      	ldr	r2, [r7, #16]
 800d106:	fb02 f303 	mul.w	r3, r2, r3
 800d10a:	ee07 3a90 	vmov	s15, r3
 800d10e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d112:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d116:	697b      	ldr	r3, [r7, #20]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	f000 8111 	beq.w	800d340 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d11e:	69bb      	ldr	r3, [r7, #24]
 800d120:	2b02      	cmp	r3, #2
 800d122:	f000 8083 	beq.w	800d22c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d126:	69bb      	ldr	r3, [r7, #24]
 800d128:	2b02      	cmp	r3, #2
 800d12a:	f200 80a1 	bhi.w	800d270 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d12e:	69bb      	ldr	r3, [r7, #24]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d003      	beq.n	800d13c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d134:	69bb      	ldr	r3, [r7, #24]
 800d136:	2b01      	cmp	r3, #1
 800d138:	d056      	beq.n	800d1e8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d13a:	e099      	b.n	800d270 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d13c:	4b88      	ldr	r3, [pc, #544]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f003 0320 	and.w	r3, r3, #32
 800d144:	2b00      	cmp	r3, #0
 800d146:	d02d      	beq.n	800d1a4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d148:	4b85      	ldr	r3, [pc, #532]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	08db      	lsrs	r3, r3, #3
 800d14e:	f003 0303 	and.w	r3, r3, #3
 800d152:	4a84      	ldr	r2, [pc, #528]	; (800d364 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d154:	fa22 f303 	lsr.w	r3, r2, r3
 800d158:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d15a:	68bb      	ldr	r3, [r7, #8]
 800d15c:	ee07 3a90 	vmov	s15, r3
 800d160:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	ee07 3a90 	vmov	s15, r3
 800d16a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d16e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d172:	4b7b      	ldr	r3, [pc, #492]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d17a:	ee07 3a90 	vmov	s15, r3
 800d17e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d182:	ed97 6a03 	vldr	s12, [r7, #12]
 800d186:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d368 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d18a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d18e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d192:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d196:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d19a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d19e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d1a2:	e087      	b.n	800d2b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d1a4:	697b      	ldr	r3, [r7, #20]
 800d1a6:	ee07 3a90 	vmov	s15, r3
 800d1aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1ae:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d36c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d1b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1b6:	4b6a      	ldr	r3, [pc, #424]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1be:	ee07 3a90 	vmov	s15, r3
 800d1c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d1ca:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d368 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d1ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d1d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d1d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d1da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d1e6:	e065      	b.n	800d2b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d1e8:	697b      	ldr	r3, [r7, #20]
 800d1ea:	ee07 3a90 	vmov	s15, r3
 800d1ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1f2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d370 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d1f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1fa:	4b59      	ldr	r3, [pc, #356]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d202:	ee07 3a90 	vmov	s15, r3
 800d206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d20a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d20e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d368 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d212:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d216:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d21a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d21e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d222:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d226:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d22a:	e043      	b.n	800d2b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d22c:	697b      	ldr	r3, [r7, #20]
 800d22e:	ee07 3a90 	vmov	s15, r3
 800d232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d236:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d374 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d23a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d23e:	4b48      	ldr	r3, [pc, #288]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d246:	ee07 3a90 	vmov	s15, r3
 800d24a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d24e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d252:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d368 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d25a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d25e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d26a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d26e:	e021      	b.n	800d2b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d270:	697b      	ldr	r3, [r7, #20]
 800d272:	ee07 3a90 	vmov	s15, r3
 800d276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d27a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d370 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d27e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d282:	4b37      	ldr	r3, [pc, #220]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d28a:	ee07 3a90 	vmov	s15, r3
 800d28e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d292:	ed97 6a03 	vldr	s12, [r7, #12]
 800d296:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d368 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d29a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d29e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d2a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d2a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d2aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d2b2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800d2b4:	4b2a      	ldr	r3, [pc, #168]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d2b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2b8:	0a5b      	lsrs	r3, r3, #9
 800d2ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2be:	ee07 3a90 	vmov	s15, r3
 800d2c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d2ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2ce:	edd7 6a07 	vldr	s13, [r7, #28]
 800d2d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d2da:	ee17 2a90 	vmov	r2, s15
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800d2e2:	4b1f      	ldr	r3, [pc, #124]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d2e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2e6:	0c1b      	lsrs	r3, r3, #16
 800d2e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2ec:	ee07 3a90 	vmov	s15, r3
 800d2f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d2f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800d300:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d304:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d308:	ee17 2a90 	vmov	r2, s15
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800d310:	4b13      	ldr	r3, [pc, #76]	; (800d360 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d314:	0e1b      	lsrs	r3, r3, #24
 800d316:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d31a:	ee07 3a90 	vmov	s15, r3
 800d31e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d322:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d326:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d32a:	edd7 6a07 	vldr	s13, [r7, #28]
 800d32e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d336:	ee17 2a90 	vmov	r2, s15
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d33e:	e008      	b.n	800d352 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2200      	movs	r2, #0
 800d344:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2200      	movs	r2, #0
 800d34a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2200      	movs	r2, #0
 800d350:	609a      	str	r2, [r3, #8]
}
 800d352:	bf00      	nop
 800d354:	3724      	adds	r7, #36	; 0x24
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr
 800d35e:	bf00      	nop
 800d360:	58024400 	.word	0x58024400
 800d364:	03d09000 	.word	0x03d09000
 800d368:	46000000 	.word	0x46000000
 800d36c:	4c742400 	.word	0x4c742400
 800d370:	4a742400 	.word	0x4a742400
 800d374:	4bbebc20 	.word	0x4bbebc20

0800d378 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800d378:	b480      	push	{r7}
 800d37a:	b089      	sub	sp, #36	; 0x24
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d380:	4ba1      	ldr	r3, [pc, #644]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d384:	f003 0303 	and.w	r3, r3, #3
 800d388:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800d38a:	4b9f      	ldr	r3, [pc, #636]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d38c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d38e:	0d1b      	lsrs	r3, r3, #20
 800d390:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d394:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d396:	4b9c      	ldr	r3, [pc, #624]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d39a:	0a1b      	lsrs	r3, r3, #8
 800d39c:	f003 0301 	and.w	r3, r3, #1
 800d3a0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800d3a2:	4b99      	ldr	r3, [pc, #612]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d3a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d3a6:	08db      	lsrs	r3, r3, #3
 800d3a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d3ac:	693a      	ldr	r2, [r7, #16]
 800d3ae:	fb02 f303 	mul.w	r3, r2, r3
 800d3b2:	ee07 3a90 	vmov	s15, r3
 800d3b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d3be:	697b      	ldr	r3, [r7, #20]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	f000 8111 	beq.w	800d5e8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d3c6:	69bb      	ldr	r3, [r7, #24]
 800d3c8:	2b02      	cmp	r3, #2
 800d3ca:	f000 8083 	beq.w	800d4d4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d3ce:	69bb      	ldr	r3, [r7, #24]
 800d3d0:	2b02      	cmp	r3, #2
 800d3d2:	f200 80a1 	bhi.w	800d518 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d3d6:	69bb      	ldr	r3, [r7, #24]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d003      	beq.n	800d3e4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d3dc:	69bb      	ldr	r3, [r7, #24]
 800d3de:	2b01      	cmp	r3, #1
 800d3e0:	d056      	beq.n	800d490 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d3e2:	e099      	b.n	800d518 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d3e4:	4b88      	ldr	r3, [pc, #544]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	f003 0320 	and.w	r3, r3, #32
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d02d      	beq.n	800d44c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d3f0:	4b85      	ldr	r3, [pc, #532]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	08db      	lsrs	r3, r3, #3
 800d3f6:	f003 0303 	and.w	r3, r3, #3
 800d3fa:	4a84      	ldr	r2, [pc, #528]	; (800d60c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d3fc:	fa22 f303 	lsr.w	r3, r2, r3
 800d400:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d402:	68bb      	ldr	r3, [r7, #8]
 800d404:	ee07 3a90 	vmov	s15, r3
 800d408:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	ee07 3a90 	vmov	s15, r3
 800d412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d41a:	4b7b      	ldr	r3, [pc, #492]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d41c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d41e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d422:	ee07 3a90 	vmov	s15, r3
 800d426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d42a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d42e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d610 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d43a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d43e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d442:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d446:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d44a:	e087      	b.n	800d55c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d44c:	697b      	ldr	r3, [r7, #20]
 800d44e:	ee07 3a90 	vmov	s15, r3
 800d452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d456:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d614 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d45a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d45e:	4b6a      	ldr	r3, [pc, #424]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d466:	ee07 3a90 	vmov	s15, r3
 800d46a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d46e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d472:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d610 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d47a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d47e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d48a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d48e:	e065      	b.n	800d55c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	ee07 3a90 	vmov	s15, r3
 800d496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d49a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d618 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d49e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4a2:	4b59      	ldr	r3, [pc, #356]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d4a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4aa:	ee07 3a90 	vmov	s15, r3
 800d4ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4b6:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d610 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d4ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d4c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d4d2:	e043      	b.n	800d55c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d4d4:	697b      	ldr	r3, [r7, #20]
 800d4d6:	ee07 3a90 	vmov	s15, r3
 800d4da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4de:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d61c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d4e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4e6:	4b48      	ldr	r3, [pc, #288]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d4e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4ee:	ee07 3a90 	vmov	s15, r3
 800d4f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4fa:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d610 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d4fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d506:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d50a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d50e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d512:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d516:	e021      	b.n	800d55c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d518:	697b      	ldr	r3, [r7, #20]
 800d51a:	ee07 3a90 	vmov	s15, r3
 800d51e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d522:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d618 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d52a:	4b37      	ldr	r3, [pc, #220]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d52c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d52e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d532:	ee07 3a90 	vmov	s15, r3
 800d536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d53a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d53e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d610 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d542:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d546:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d54a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d54e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d552:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d556:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d55a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800d55c:	4b2a      	ldr	r3, [pc, #168]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d55e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d560:	0a5b      	lsrs	r3, r3, #9
 800d562:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d566:	ee07 3a90 	vmov	s15, r3
 800d56a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d56e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d572:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d576:	edd7 6a07 	vldr	s13, [r7, #28]
 800d57a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d57e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d582:	ee17 2a90 	vmov	r2, s15
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800d58a:	4b1f      	ldr	r3, [pc, #124]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d58c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d58e:	0c1b      	lsrs	r3, r3, #16
 800d590:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d594:	ee07 3a90 	vmov	s15, r3
 800d598:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d59c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d5a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d5a4:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5b0:	ee17 2a90 	vmov	r2, s15
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800d5b8:	4b13      	ldr	r3, [pc, #76]	; (800d608 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d5ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5bc:	0e1b      	lsrs	r3, r3, #24
 800d5be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d5c2:	ee07 3a90 	vmov	s15, r3
 800d5c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d5ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d5d2:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5de:	ee17 2a90 	vmov	r2, s15
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d5e6:	e008      	b.n	800d5fa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	609a      	str	r2, [r3, #8]
}
 800d5fa:	bf00      	nop
 800d5fc:	3724      	adds	r7, #36	; 0x24
 800d5fe:	46bd      	mov	sp, r7
 800d600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d604:	4770      	bx	lr
 800d606:	bf00      	nop
 800d608:	58024400 	.word	0x58024400
 800d60c:	03d09000 	.word	0x03d09000
 800d610:	46000000 	.word	0x46000000
 800d614:	4c742400 	.word	0x4c742400
 800d618:	4a742400 	.word	0x4a742400
 800d61c:	4bbebc20 	.word	0x4bbebc20

0800d620 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b084      	sub	sp, #16
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
 800d628:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d62a:	2300      	movs	r3, #0
 800d62c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d62e:	4b53      	ldr	r3, [pc, #332]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d632:	f003 0303 	and.w	r3, r3, #3
 800d636:	2b03      	cmp	r3, #3
 800d638:	d101      	bne.n	800d63e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d63a:	2301      	movs	r3, #1
 800d63c:	e099      	b.n	800d772 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d63e:	4b4f      	ldr	r3, [pc, #316]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	4a4e      	ldr	r2, [pc, #312]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d644:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d648:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d64a:	f7f8 fa57 	bl	8005afc <HAL_GetTick>
 800d64e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d650:	e008      	b.n	800d664 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800d652:	f7f8 fa53 	bl	8005afc <HAL_GetTick>
 800d656:	4602      	mov	r2, r0
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	1ad3      	subs	r3, r2, r3
 800d65c:	2b02      	cmp	r3, #2
 800d65e:	d901      	bls.n	800d664 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d660:	2303      	movs	r3, #3
 800d662:	e086      	b.n	800d772 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d664:	4b45      	ldr	r3, [pc, #276]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d1f0      	bne.n	800d652 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d670:	4b42      	ldr	r3, [pc, #264]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d674:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	031b      	lsls	r3, r3, #12
 800d67e:	493f      	ldr	r1, [pc, #252]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d680:	4313      	orrs	r3, r2
 800d682:	628b      	str	r3, [r1, #40]	; 0x28
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	685b      	ldr	r3, [r3, #4]
 800d688:	3b01      	subs	r3, #1
 800d68a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	689b      	ldr	r3, [r3, #8]
 800d692:	3b01      	subs	r3, #1
 800d694:	025b      	lsls	r3, r3, #9
 800d696:	b29b      	uxth	r3, r3
 800d698:	431a      	orrs	r2, r3
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	68db      	ldr	r3, [r3, #12]
 800d69e:	3b01      	subs	r3, #1
 800d6a0:	041b      	lsls	r3, r3, #16
 800d6a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d6a6:	431a      	orrs	r2, r3
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	691b      	ldr	r3, [r3, #16]
 800d6ac:	3b01      	subs	r3, #1
 800d6ae:	061b      	lsls	r3, r3, #24
 800d6b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d6b4:	4931      	ldr	r1, [pc, #196]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d6b6:	4313      	orrs	r3, r2
 800d6b8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d6ba:	4b30      	ldr	r3, [pc, #192]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d6bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	695b      	ldr	r3, [r3, #20]
 800d6c6:	492d      	ldr	r1, [pc, #180]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d6c8:	4313      	orrs	r3, r2
 800d6ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d6cc:	4b2b      	ldr	r3, [pc, #172]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d6ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6d0:	f023 0220 	bic.w	r2, r3, #32
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	699b      	ldr	r3, [r3, #24]
 800d6d8:	4928      	ldr	r1, [pc, #160]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d6da:	4313      	orrs	r3, r2
 800d6dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d6de:	4b27      	ldr	r3, [pc, #156]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d6e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6e2:	4a26      	ldr	r2, [pc, #152]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d6e4:	f023 0310 	bic.w	r3, r3, #16
 800d6e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d6ea:	4b24      	ldr	r3, [pc, #144]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d6ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d6ee:	4b24      	ldr	r3, [pc, #144]	; (800d780 <RCCEx_PLL2_Config+0x160>)
 800d6f0:	4013      	ands	r3, r2
 800d6f2:	687a      	ldr	r2, [r7, #4]
 800d6f4:	69d2      	ldr	r2, [r2, #28]
 800d6f6:	00d2      	lsls	r2, r2, #3
 800d6f8:	4920      	ldr	r1, [pc, #128]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d6fa:	4313      	orrs	r3, r2
 800d6fc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d6fe:	4b1f      	ldr	r3, [pc, #124]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d702:	4a1e      	ldr	r2, [pc, #120]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d704:	f043 0310 	orr.w	r3, r3, #16
 800d708:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d106      	bne.n	800d71e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d710:	4b1a      	ldr	r3, [pc, #104]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d714:	4a19      	ldr	r2, [pc, #100]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d716:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d71a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d71c:	e00f      	b.n	800d73e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	2b01      	cmp	r3, #1
 800d722:	d106      	bne.n	800d732 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d724:	4b15      	ldr	r3, [pc, #84]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d728:	4a14      	ldr	r2, [pc, #80]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d72a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d72e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d730:	e005      	b.n	800d73e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d732:	4b12      	ldr	r3, [pc, #72]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d736:	4a11      	ldr	r2, [pc, #68]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d738:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d73c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d73e:	4b0f      	ldr	r3, [pc, #60]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	4a0e      	ldr	r2, [pc, #56]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d744:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d748:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d74a:	f7f8 f9d7 	bl	8005afc <HAL_GetTick>
 800d74e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d750:	e008      	b.n	800d764 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800d752:	f7f8 f9d3 	bl	8005afc <HAL_GetTick>
 800d756:	4602      	mov	r2, r0
 800d758:	68bb      	ldr	r3, [r7, #8]
 800d75a:	1ad3      	subs	r3, r2, r3
 800d75c:	2b02      	cmp	r3, #2
 800d75e:	d901      	bls.n	800d764 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d760:	2303      	movs	r3, #3
 800d762:	e006      	b.n	800d772 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d764:	4b05      	ldr	r3, [pc, #20]	; (800d77c <RCCEx_PLL2_Config+0x15c>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d0f0      	beq.n	800d752 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d770:	7bfb      	ldrb	r3, [r7, #15]
}
 800d772:	4618      	mov	r0, r3
 800d774:	3710      	adds	r7, #16
 800d776:	46bd      	mov	sp, r7
 800d778:	bd80      	pop	{r7, pc}
 800d77a:	bf00      	nop
 800d77c:	58024400 	.word	0x58024400
 800d780:	ffff0007 	.word	0xffff0007

0800d784 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b084      	sub	sp, #16
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
 800d78c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d78e:	2300      	movs	r3, #0
 800d790:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d792:	4b53      	ldr	r3, [pc, #332]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d796:	f003 0303 	and.w	r3, r3, #3
 800d79a:	2b03      	cmp	r3, #3
 800d79c:	d101      	bne.n	800d7a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d79e:	2301      	movs	r3, #1
 800d7a0:	e099      	b.n	800d8d6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d7a2:	4b4f      	ldr	r3, [pc, #316]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	4a4e      	ldr	r2, [pc, #312]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d7a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d7ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d7ae:	f7f8 f9a5 	bl	8005afc <HAL_GetTick>
 800d7b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d7b4:	e008      	b.n	800d7c8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800d7b6:	f7f8 f9a1 	bl	8005afc <HAL_GetTick>
 800d7ba:	4602      	mov	r2, r0
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	1ad3      	subs	r3, r2, r3
 800d7c0:	2b02      	cmp	r3, #2
 800d7c2:	d901      	bls.n	800d7c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d7c4:	2303      	movs	r3, #3
 800d7c6:	e086      	b.n	800d8d6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d7c8:	4b45      	ldr	r3, [pc, #276]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d1f0      	bne.n	800d7b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d7d4:	4b42      	ldr	r3, [pc, #264]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d7d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7d8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	051b      	lsls	r3, r3, #20
 800d7e2:	493f      	ldr	r1, [pc, #252]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d7e4:	4313      	orrs	r3, r2
 800d7e6:	628b      	str	r3, [r1, #40]	; 0x28
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	685b      	ldr	r3, [r3, #4]
 800d7ec:	3b01      	subs	r3, #1
 800d7ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	689b      	ldr	r3, [r3, #8]
 800d7f6:	3b01      	subs	r3, #1
 800d7f8:	025b      	lsls	r3, r3, #9
 800d7fa:	b29b      	uxth	r3, r3
 800d7fc:	431a      	orrs	r2, r3
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	68db      	ldr	r3, [r3, #12]
 800d802:	3b01      	subs	r3, #1
 800d804:	041b      	lsls	r3, r3, #16
 800d806:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d80a:	431a      	orrs	r2, r3
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	691b      	ldr	r3, [r3, #16]
 800d810:	3b01      	subs	r3, #1
 800d812:	061b      	lsls	r3, r3, #24
 800d814:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d818:	4931      	ldr	r1, [pc, #196]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d81a:	4313      	orrs	r3, r2
 800d81c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d81e:	4b30      	ldr	r3, [pc, #192]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d822:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	695b      	ldr	r3, [r3, #20]
 800d82a:	492d      	ldr	r1, [pc, #180]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d82c:	4313      	orrs	r3, r2
 800d82e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d830:	4b2b      	ldr	r3, [pc, #172]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d834:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	699b      	ldr	r3, [r3, #24]
 800d83c:	4928      	ldr	r1, [pc, #160]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d83e:	4313      	orrs	r3, r2
 800d840:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d842:	4b27      	ldr	r3, [pc, #156]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d846:	4a26      	ldr	r2, [pc, #152]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d84c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d84e:	4b24      	ldr	r3, [pc, #144]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d850:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d852:	4b24      	ldr	r3, [pc, #144]	; (800d8e4 <RCCEx_PLL3_Config+0x160>)
 800d854:	4013      	ands	r3, r2
 800d856:	687a      	ldr	r2, [r7, #4]
 800d858:	69d2      	ldr	r2, [r2, #28]
 800d85a:	00d2      	lsls	r2, r2, #3
 800d85c:	4920      	ldr	r1, [pc, #128]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d85e:	4313      	orrs	r3, r2
 800d860:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d862:	4b1f      	ldr	r3, [pc, #124]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d866:	4a1e      	ldr	r2, [pc, #120]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d868:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d86c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	2b00      	cmp	r3, #0
 800d872:	d106      	bne.n	800d882 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d874:	4b1a      	ldr	r3, [pc, #104]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d878:	4a19      	ldr	r2, [pc, #100]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d87a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d87e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d880:	e00f      	b.n	800d8a2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800d882:	683b      	ldr	r3, [r7, #0]
 800d884:	2b01      	cmp	r3, #1
 800d886:	d106      	bne.n	800d896 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d888:	4b15      	ldr	r3, [pc, #84]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d88a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d88c:	4a14      	ldr	r2, [pc, #80]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d88e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d892:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d894:	e005      	b.n	800d8a2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d896:	4b12      	ldr	r3, [pc, #72]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d89a:	4a11      	ldr	r2, [pc, #68]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d89c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d8a0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d8a2:	4b0f      	ldr	r3, [pc, #60]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	4a0e      	ldr	r2, [pc, #56]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d8a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d8ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d8ae:	f7f8 f925 	bl	8005afc <HAL_GetTick>
 800d8b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d8b4:	e008      	b.n	800d8c8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800d8b6:	f7f8 f921 	bl	8005afc <HAL_GetTick>
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	68bb      	ldr	r3, [r7, #8]
 800d8be:	1ad3      	subs	r3, r2, r3
 800d8c0:	2b02      	cmp	r3, #2
 800d8c2:	d901      	bls.n	800d8c8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d8c4:	2303      	movs	r3, #3
 800d8c6:	e006      	b.n	800d8d6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d8c8:	4b05      	ldr	r3, [pc, #20]	; (800d8e0 <RCCEx_PLL3_Config+0x15c>)
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d0f0      	beq.n	800d8b6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d8d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	3710      	adds	r7, #16
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	bd80      	pop	{r7, pc}
 800d8de:	bf00      	nop
 800d8e0:	58024400 	.word	0x58024400
 800d8e4:	ffff0007 	.word	0xffff0007

0800d8e8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b084      	sub	sp, #16
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d101      	bne.n	800d8fe <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	e0eb      	b.n	800dad6 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	2200      	movs	r2, #0
 800d902:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	4a75      	ldr	r2, [pc, #468]	; (800dae0 <HAL_SPI_Init+0x1f8>)
 800d90a:	4293      	cmp	r3, r2
 800d90c:	d00f      	beq.n	800d92e <HAL_SPI_Init+0x46>
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	4a74      	ldr	r2, [pc, #464]	; (800dae4 <HAL_SPI_Init+0x1fc>)
 800d914:	4293      	cmp	r3, r2
 800d916:	d00a      	beq.n	800d92e <HAL_SPI_Init+0x46>
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	4a72      	ldr	r2, [pc, #456]	; (800dae8 <HAL_SPI_Init+0x200>)
 800d91e:	4293      	cmp	r3, r2
 800d920:	d005      	beq.n	800d92e <HAL_SPI_Init+0x46>
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	68db      	ldr	r3, [r3, #12]
 800d926:	2b0f      	cmp	r3, #15
 800d928:	d901      	bls.n	800d92e <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800d92a:	2301      	movs	r3, #1
 800d92c:	e0d3      	b.n	800dad6 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f001 f87a 	bl	800ea28 <SPI_GetPacketSize>
 800d934:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	4a69      	ldr	r2, [pc, #420]	; (800dae0 <HAL_SPI_Init+0x1f8>)
 800d93c:	4293      	cmp	r3, r2
 800d93e:	d00c      	beq.n	800d95a <HAL_SPI_Init+0x72>
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	4a67      	ldr	r2, [pc, #412]	; (800dae4 <HAL_SPI_Init+0x1fc>)
 800d946:	4293      	cmp	r3, r2
 800d948:	d007      	beq.n	800d95a <HAL_SPI_Init+0x72>
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	4a66      	ldr	r2, [pc, #408]	; (800dae8 <HAL_SPI_Init+0x200>)
 800d950:	4293      	cmp	r3, r2
 800d952:	d002      	beq.n	800d95a <HAL_SPI_Init+0x72>
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	2b08      	cmp	r3, #8
 800d958:	d811      	bhi.n	800d97e <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d95e:	4a60      	ldr	r2, [pc, #384]	; (800dae0 <HAL_SPI_Init+0x1f8>)
 800d960:	4293      	cmp	r3, r2
 800d962:	d009      	beq.n	800d978 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	4a5e      	ldr	r2, [pc, #376]	; (800dae4 <HAL_SPI_Init+0x1fc>)
 800d96a:	4293      	cmp	r3, r2
 800d96c:	d004      	beq.n	800d978 <HAL_SPI_Init+0x90>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	4a5d      	ldr	r2, [pc, #372]	; (800dae8 <HAL_SPI_Init+0x200>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d104      	bne.n	800d982 <HAL_SPI_Init+0x9a>
 800d978:	68bb      	ldr	r3, [r7, #8]
 800d97a:	2b10      	cmp	r3, #16
 800d97c:	d901      	bls.n	800d982 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800d97e:	2301      	movs	r3, #1
 800d980:	e0a9      	b.n	800dad6 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d988:	b2db      	uxtb	r3, r3
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d106      	bne.n	800d99c <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	2200      	movs	r2, #0
 800d992:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f7f6 fe04 	bl	80045a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2202      	movs	r2, #2
 800d9a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	681a      	ldr	r2, [r3, #0]
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f022 0201 	bic.w	r2, r2, #1
 800d9b2:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	699b      	ldr	r3, [r3, #24]
 800d9b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d9bc:	d119      	bne.n	800d9f2 <HAL_SPI_Init+0x10a>
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	685b      	ldr	r3, [r3, #4]
 800d9c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d9c6:	d103      	bne.n	800d9d0 <HAL_SPI_Init+0xe8>
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d008      	beq.n	800d9e2 <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d10c      	bne.n	800d9f2 <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d9e0:	d107      	bne.n	800d9f2 <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	681a      	ldr	r2, [r3, #0]
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d9f0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	69da      	ldr	r2, [r3, #28]
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9fa:	431a      	orrs	r2, r3
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	431a      	orrs	r2, r3
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da04:	ea42 0103 	orr.w	r1, r2, r3
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	68da      	ldr	r2, [r3, #12]
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	430a      	orrs	r2, r1
 800da12:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da1c:	431a      	orrs	r2, r3
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da22:	431a      	orrs	r2, r3
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	699b      	ldr	r3, [r3, #24]
 800da28:	431a      	orrs	r2, r3
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	691b      	ldr	r3, [r3, #16]
 800da2e:	431a      	orrs	r2, r3
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	695b      	ldr	r3, [r3, #20]
 800da34:	431a      	orrs	r2, r3
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	6a1b      	ldr	r3, [r3, #32]
 800da3a:	431a      	orrs	r2, r3
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	685b      	ldr	r3, [r3, #4]
 800da40:	431a      	orrs	r2, r3
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da46:	431a      	orrs	r2, r3
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	689b      	ldr	r3, [r3, #8]
 800da4c:	431a      	orrs	r2, r3
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da52:	ea42 0103 	orr.w	r1, r2, r3
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	430a      	orrs	r2, r1
 800da60:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	685b      	ldr	r3, [r3, #4]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d113      	bne.n	800da92 <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	689b      	ldr	r3, [r3, #8]
 800da70:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800da7c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	689b      	ldr	r3, [r3, #8]
 800da84:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800da90:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	f022 0201 	bic.w	r2, r2, #1
 800daa0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	685b      	ldr	r3, [r3, #4]
 800daa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d00a      	beq.n	800dac4 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	68db      	ldr	r3, [r3, #12]
 800dab4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	430a      	orrs	r2, r1
 800dac2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	2200      	movs	r2, #0
 800dac8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2201      	movs	r2, #1
 800dad0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800dad4:	2300      	movs	r3, #0
}
 800dad6:	4618      	mov	r0, r3
 800dad8:	3710      	adds	r7, #16
 800dada:	46bd      	mov	sp, r7
 800dadc:	bd80      	pop	{r7, pc}
 800dade:	bf00      	nop
 800dae0:	40013000 	.word	0x40013000
 800dae4:	40003800 	.word	0x40003800
 800dae8:	40003c00 	.word	0x40003c00

0800daec <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b08a      	sub	sp, #40	; 0x28
 800daf0:	af02      	add	r7, sp, #8
 800daf2:	60f8      	str	r0, [r7, #12]
 800daf4:	60b9      	str	r1, [r7, #8]
 800daf6:	603b      	str	r3, [r7, #0]
 800daf8:	4613      	mov	r3, r2
 800dafa:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	3320      	adds	r3, #32
 800db02:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800db04:	2300      	movs	r3, #0
 800db06:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800db0e:	2b01      	cmp	r3, #1
 800db10:	d101      	bne.n	800db16 <HAL_SPI_Transmit+0x2a>
 800db12:	2302      	movs	r3, #2
 800db14:	e1d7      	b.n	800dec6 <HAL_SPI_Transmit+0x3da>
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	2201      	movs	r2, #1
 800db1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800db1e:	f7f7 ffed 	bl	8005afc <HAL_GetTick>
 800db22:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800db2a:	b2db      	uxtb	r3, r3
 800db2c:	2b01      	cmp	r3, #1
 800db2e:	d007      	beq.n	800db40 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800db30:	2302      	movs	r3, #2
 800db32:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	2200      	movs	r2, #0
 800db38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800db3c:	7efb      	ldrb	r3, [r7, #27]
 800db3e:	e1c2      	b.n	800dec6 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d002      	beq.n	800db4c <HAL_SPI_Transmit+0x60>
 800db46:	88fb      	ldrh	r3, [r7, #6]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d107      	bne.n	800db5c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800db4c:	2301      	movs	r3, #1
 800db4e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	2200      	movs	r2, #0
 800db54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800db58:	7efb      	ldrb	r3, [r7, #27]
 800db5a:	e1b4      	b.n	800dec6 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	2203      	movs	r2, #3
 800db60:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	2200      	movs	r2, #0
 800db68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	68ba      	ldr	r2, [r7, #8]
 800db70:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	88fa      	ldrh	r2, [r7, #6]
 800db76:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	88fa      	ldrh	r2, [r7, #6]
 800db7e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	2200      	movs	r2, #0
 800db86:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	2200      	movs	r2, #0
 800db8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	2200      	movs	r2, #0
 800db94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	2200      	movs	r2, #0
 800db9c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	2200      	movs	r2, #0
 800dba2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	689b      	ldr	r3, [r3, #8]
 800dba8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800dbac:	d107      	bne.n	800dbbe <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	681a      	ldr	r2, [r3, #0]
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800dbbc:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	685a      	ldr	r2, [r3, #4]
 800dbc4:	4b96      	ldr	r3, [pc, #600]	; (800de20 <HAL_SPI_Transmit+0x334>)
 800dbc6:	4013      	ands	r3, r2
 800dbc8:	88f9      	ldrh	r1, [r7, #6]
 800dbca:	68fa      	ldr	r2, [r7, #12]
 800dbcc:	6812      	ldr	r2, [r2, #0]
 800dbce:	430b      	orrs	r3, r1
 800dbd0:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	681a      	ldr	r2, [r3, #0]
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	f042 0201 	orr.w	r2, r2, #1
 800dbe0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	685b      	ldr	r3, [r3, #4]
 800dbe6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dbea:	d107      	bne.n	800dbfc <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	681a      	ldr	r2, [r3, #0]
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dbfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	68db      	ldr	r3, [r3, #12]
 800dc00:	2b0f      	cmp	r3, #15
 800dc02:	d947      	bls.n	800dc94 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800dc04:	e03f      	b.n	800dc86 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	695b      	ldr	r3, [r3, #20]
 800dc0c:	f003 0302 	and.w	r3, r3, #2
 800dc10:	2b02      	cmp	r3, #2
 800dc12:	d114      	bne.n	800dc3e <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	6812      	ldr	r2, [r2, #0]
 800dc1e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dc24:	1d1a      	adds	r2, r3, #4
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dc30:	b29b      	uxth	r3, r3
 800dc32:	3b01      	subs	r3, #1
 800dc34:	b29a      	uxth	r2, r3
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800dc3c:	e023      	b.n	800dc86 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dc3e:	f7f7 ff5d 	bl	8005afc <HAL_GetTick>
 800dc42:	4602      	mov	r2, r0
 800dc44:	697b      	ldr	r3, [r7, #20]
 800dc46:	1ad3      	subs	r3, r2, r3
 800dc48:	683a      	ldr	r2, [r7, #0]
 800dc4a:	429a      	cmp	r2, r3
 800dc4c:	d803      	bhi.n	800dc56 <HAL_SPI_Transmit+0x16a>
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc54:	d102      	bne.n	800dc5c <HAL_SPI_Transmit+0x170>
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d114      	bne.n	800dc86 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dc5c:	68f8      	ldr	r0, [r7, #12]
 800dc5e:	f000 fe15 	bl	800e88c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	2200      	movs	r2, #0
 800dc66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dc70:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	2201      	movs	r2, #1
 800dc7e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800dc82:	2301      	movs	r3, #1
 800dc84:	e11f      	b.n	800dec6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dc8c:	b29b      	uxth	r3, r3
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d1b9      	bne.n	800dc06 <HAL_SPI_Transmit+0x11a>
 800dc92:	e0f2      	b.n	800de7a <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	68db      	ldr	r3, [r3, #12]
 800dc98:	2b07      	cmp	r3, #7
 800dc9a:	f240 80e7 	bls.w	800de6c <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800dc9e:	e05d      	b.n	800dd5c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	695b      	ldr	r3, [r3, #20]
 800dca6:	f003 0302 	and.w	r3, r3, #2
 800dcaa:	2b02      	cmp	r3, #2
 800dcac:	d132      	bne.n	800dd14 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dcb4:	b29b      	uxth	r3, r3
 800dcb6:	2b01      	cmp	r3, #1
 800dcb8:	d918      	bls.n	800dcec <HAL_SPI_Transmit+0x200>
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d014      	beq.n	800dcec <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	6812      	ldr	r2, [r2, #0]
 800dccc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dcd2:	1d1a      	adds	r2, r3, #4
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dcde:	b29b      	uxth	r3, r3
 800dce0:	3b02      	subs	r3, #2
 800dce2:	b29a      	uxth	r2, r3
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800dcea:	e037      	b.n	800dd5c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dcf0:	881a      	ldrh	r2, [r3, #0]
 800dcf2:	69fb      	ldr	r3, [r7, #28]
 800dcf4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dcfa:	1c9a      	adds	r2, r3, #2
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dd06:	b29b      	uxth	r3, r3
 800dd08:	3b01      	subs	r3, #1
 800dd0a:	b29a      	uxth	r2, r3
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800dd12:	e023      	b.n	800dd5c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dd14:	f7f7 fef2 	bl	8005afc <HAL_GetTick>
 800dd18:	4602      	mov	r2, r0
 800dd1a:	697b      	ldr	r3, [r7, #20]
 800dd1c:	1ad3      	subs	r3, r2, r3
 800dd1e:	683a      	ldr	r2, [r7, #0]
 800dd20:	429a      	cmp	r2, r3
 800dd22:	d803      	bhi.n	800dd2c <HAL_SPI_Transmit+0x240>
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd2a:	d102      	bne.n	800dd32 <HAL_SPI_Transmit+0x246>
 800dd2c:	683b      	ldr	r3, [r7, #0]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d114      	bne.n	800dd5c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dd32:	68f8      	ldr	r0, [r7, #12]
 800dd34:	f000 fdaa 	bl	800e88c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dd46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	2201      	movs	r2, #1
 800dd54:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800dd58:	2301      	movs	r3, #1
 800dd5a:	e0b4      	b.n	800dec6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dd62:	b29b      	uxth	r3, r3
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d19b      	bne.n	800dca0 <HAL_SPI_Transmit+0x1b4>
 800dd68:	e087      	b.n	800de7a <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	695b      	ldr	r3, [r3, #20]
 800dd70:	f003 0302 	and.w	r3, r3, #2
 800dd74:	2b02      	cmp	r3, #2
 800dd76:	d155      	bne.n	800de24 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dd7e:	b29b      	uxth	r3, r3
 800dd80:	2b03      	cmp	r3, #3
 800dd82:	d918      	bls.n	800ddb6 <HAL_SPI_Transmit+0x2ca>
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd88:	2b40      	cmp	r3, #64	; 0x40
 800dd8a:	d914      	bls.n	800ddb6 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	6812      	ldr	r2, [r2, #0]
 800dd96:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dd9c:	1d1a      	adds	r2, r3, #4
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dda8:	b29b      	uxth	r3, r3
 800ddaa:	3b04      	subs	r3, #4
 800ddac:	b29a      	uxth	r2, r3
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ddb4:	e05a      	b.n	800de6c <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ddbc:	b29b      	uxth	r3, r3
 800ddbe:	2b01      	cmp	r3, #1
 800ddc0:	d917      	bls.n	800ddf2 <HAL_SPI_Transmit+0x306>
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d013      	beq.n	800ddf2 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ddce:	881a      	ldrh	r2, [r3, #0]
 800ddd0:	69fb      	ldr	r3, [r7, #28]
 800ddd2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ddd8:	1c9a      	adds	r2, r3, #2
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dde4:	b29b      	uxth	r3, r3
 800dde6:	3b02      	subs	r3, #2
 800dde8:	b29a      	uxth	r2, r3
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ddf0:	e03c      	b.n	800de6c <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	3320      	adds	r3, #32
 800ddfc:	7812      	ldrb	r2, [r2, #0]
 800ddfe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800de04:	1c5a      	adds	r2, r3, #1
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800de10:	b29b      	uxth	r3, r3
 800de12:	3b01      	subs	r3, #1
 800de14:	b29a      	uxth	r2, r3
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800de1c:	e026      	b.n	800de6c <HAL_SPI_Transmit+0x380>
 800de1e:	bf00      	nop
 800de20:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800de24:	f7f7 fe6a 	bl	8005afc <HAL_GetTick>
 800de28:	4602      	mov	r2, r0
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	1ad3      	subs	r3, r2, r3
 800de2e:	683a      	ldr	r2, [r7, #0]
 800de30:	429a      	cmp	r2, r3
 800de32:	d803      	bhi.n	800de3c <HAL_SPI_Transmit+0x350>
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de3a:	d102      	bne.n	800de42 <HAL_SPI_Transmit+0x356>
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d114      	bne.n	800de6c <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800de42:	68f8      	ldr	r0, [r7, #12]
 800de44:	f000 fd22 	bl	800e88c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	2200      	movs	r2, #0
 800de4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800de56:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	2201      	movs	r2, #1
 800de64:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800de68:	2301      	movs	r3, #1
 800de6a:	e02c      	b.n	800dec6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800de72:	b29b      	uxth	r3, r3
 800de74:	2b00      	cmp	r3, #0
 800de76:	f47f af78 	bne.w	800dd6a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	9300      	str	r3, [sp, #0]
 800de7e:	697b      	ldr	r3, [r7, #20]
 800de80:	2200      	movs	r2, #0
 800de82:	2108      	movs	r1, #8
 800de84:	68f8      	ldr	r0, [r7, #12]
 800de86:	f000 fda1 	bl	800e9cc <SPI_WaitOnFlagUntilTimeout>
 800de8a:	4603      	mov	r3, r0
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d007      	beq.n	800dea0 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800de96:	f043 0220 	orr.w	r2, r3, #32
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800dea0:	68f8      	ldr	r0, [r7, #12]
 800dea2:	f000 fcf3 	bl	800e88c <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	2200      	movs	r2, #0
 800deaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	2201      	movs	r2, #1
 800deb2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800debc:	2b00      	cmp	r3, #0
 800debe:	d001      	beq.n	800dec4 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800dec0:	2301      	movs	r3, #1
 800dec2:	e000      	b.n	800dec6 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800dec4:	7efb      	ldrb	r3, [r7, #27]
}
 800dec6:	4618      	mov	r0, r3
 800dec8:	3720      	adds	r7, #32
 800deca:	46bd      	mov	sp, r7
 800decc:	bd80      	pop	{r7, pc}
 800dece:	bf00      	nop

0800ded0 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b08a      	sub	sp, #40	; 0x28
 800ded4:	af02      	add	r7, sp, #8
 800ded6:	60f8      	str	r0, [r7, #12]
 800ded8:	60b9      	str	r1, [r7, #8]
 800deda:	603b      	str	r3, [r7, #0]
 800dedc:	4613      	mov	r3, r2
 800dede:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800dee0:	2300      	movs	r3, #0
 800dee2:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	3330      	adds	r3, #48	; 0x30
 800deea:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	685b      	ldr	r3, [r3, #4]
 800def0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800def4:	d112      	bne.n	800df1c <HAL_SPI_Receive+0x4c>
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	689b      	ldr	r3, [r3, #8]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d10e      	bne.n	800df1c <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	2204      	movs	r2, #4
 800df02:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800df06:	88fa      	ldrh	r2, [r7, #6]
 800df08:	683b      	ldr	r3, [r7, #0]
 800df0a:	9300      	str	r3, [sp, #0]
 800df0c:	4613      	mov	r3, r2
 800df0e:	68ba      	ldr	r2, [r7, #8]
 800df10:	68b9      	ldr	r1, [r7, #8]
 800df12:	68f8      	ldr	r0, [r7, #12]
 800df14:	f000 f9ce 	bl	800e2b4 <HAL_SPI_TransmitReceive>
 800df18:	4603      	mov	r3, r0
 800df1a:	e1c7      	b.n	800e2ac <HAL_SPI_Receive+0x3dc>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800df22:	2b01      	cmp	r3, #1
 800df24:	d101      	bne.n	800df2a <HAL_SPI_Receive+0x5a>
 800df26:	2302      	movs	r3, #2
 800df28:	e1c0      	b.n	800e2ac <HAL_SPI_Receive+0x3dc>
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	2201      	movs	r2, #1
 800df2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800df32:	f7f7 fde3 	bl	8005afc <HAL_GetTick>
 800df36:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800df3e:	b2db      	uxtb	r3, r3
 800df40:	2b01      	cmp	r3, #1
 800df42:	d007      	beq.n	800df54 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800df44:	2302      	movs	r3, #2
 800df46:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	2200      	movs	r2, #0
 800df4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800df50:	7ffb      	ldrb	r3, [r7, #31]
 800df52:	e1ab      	b.n	800e2ac <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d002      	beq.n	800df60 <HAL_SPI_Receive+0x90>
 800df5a:	88fb      	ldrh	r3, [r7, #6]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d107      	bne.n	800df70 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800df60:	2301      	movs	r3, #1
 800df62:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	2200      	movs	r2, #0
 800df68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800df6c:	7ffb      	ldrb	r3, [r7, #31]
 800df6e:	e19d      	b.n	800e2ac <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	2204      	movs	r2, #4
 800df74:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	2200      	movs	r2, #0
 800df7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	68ba      	ldr	r2, [r7, #8]
 800df84:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	88fa      	ldrh	r2, [r7, #6]
 800df8a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	88fa      	ldrh	r2, [r7, #6]
 800df92:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	2200      	movs	r2, #0
 800df9a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	2200      	movs	r2, #0
 800dfa0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	2200      	movs	r2, #0
 800dfb0:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	689b      	ldr	r3, [r3, #8]
 800dfbc:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800dfc0:	d107      	bne.n	800dfd2 <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	681a      	ldr	r2, [r3, #0]
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dfd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	685a      	ldr	r2, [r3, #4]
 800dfd8:	4b94      	ldr	r3, [pc, #592]	; (800e22c <HAL_SPI_Receive+0x35c>)
 800dfda:	4013      	ands	r3, r2
 800dfdc:	88f9      	ldrh	r1, [r7, #6]
 800dfde:	68fa      	ldr	r2, [r7, #12]
 800dfe0:	6812      	ldr	r2, [r2, #0]
 800dfe2:	430b      	orrs	r3, r1
 800dfe4:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	681a      	ldr	r2, [r3, #0]
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	f042 0201 	orr.w	r2, r2, #1
 800dff4:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	685b      	ldr	r3, [r3, #4]
 800dffa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dffe:	d107      	bne.n	800e010 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	681a      	ldr	r2, [r3, #0]
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e00e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	68db      	ldr	r3, [r3, #12]
 800e014:	2b0f      	cmp	r3, #15
 800e016:	d948      	bls.n	800e0aa <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e018:	e040      	b.n	800e09c <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	695a      	ldr	r2, [r3, #20]
 800e020:	f248 0308 	movw	r3, #32776	; 0x8008
 800e024:	4013      	ands	r3, r2
 800e026:	2b00      	cmp	r3, #0
 800e028:	d014      	beq.n	800e054 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	681a      	ldr	r2, [r3, #0]
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e032:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e034:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e03a:	1d1a      	adds	r2, r3, #4
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e046:	b29b      	uxth	r3, r3
 800e048:	3b01      	subs	r3, #1
 800e04a:	b29a      	uxth	r2, r3
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e052:	e023      	b.n	800e09c <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e054:	f7f7 fd52 	bl	8005afc <HAL_GetTick>
 800e058:	4602      	mov	r2, r0
 800e05a:	697b      	ldr	r3, [r7, #20]
 800e05c:	1ad3      	subs	r3, r2, r3
 800e05e:	683a      	ldr	r2, [r7, #0]
 800e060:	429a      	cmp	r2, r3
 800e062:	d803      	bhi.n	800e06c <HAL_SPI_Receive+0x19c>
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e06a:	d102      	bne.n	800e072 <HAL_SPI_Receive+0x1a2>
 800e06c:	683b      	ldr	r3, [r7, #0]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d114      	bne.n	800e09c <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e072:	68f8      	ldr	r0, [r7, #12]
 800e074:	f000 fc0a 	bl	800e88c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	2200      	movs	r2, #0
 800e07c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e086:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	2201      	movs	r2, #1
 800e094:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800e098:	2301      	movs	r3, #1
 800e09a:	e107      	b.n	800e2ac <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e0a2:	b29b      	uxth	r3, r3
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d1b8      	bne.n	800e01a <HAL_SPI_Receive+0x14a>
 800e0a8:	e0ed      	b.n	800e286 <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	68db      	ldr	r3, [r3, #12]
 800e0ae:	2b07      	cmp	r3, #7
 800e0b0:	f240 80e2 	bls.w	800e278 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e0b4:	e05b      	b.n	800e16e <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	695b      	ldr	r3, [r3, #20]
 800e0bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d030      	beq.n	800e126 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	695b      	ldr	r3, [r3, #20]
 800e0ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d014      	beq.n	800e0fc <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	681a      	ldr	r2, [r3, #0]
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0da:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e0dc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0e2:	1d1a      	adds	r2, r3, #4
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e0ee:	b29b      	uxth	r3, r3
 800e0f0:	3b02      	subs	r3, #2
 800e0f2:	b29a      	uxth	r2, r3
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e0fa:	e038      	b.n	800e16e <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e100:	69ba      	ldr	r2, [r7, #24]
 800e102:	8812      	ldrh	r2, [r2, #0]
 800e104:	b292      	uxth	r2, r2
 800e106:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e10c:	1c9a      	adds	r2, r3, #2
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e118:	b29b      	uxth	r3, r3
 800e11a:	3b01      	subs	r3, #1
 800e11c:	b29a      	uxth	r2, r3
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e124:	e023      	b.n	800e16e <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e126:	f7f7 fce9 	bl	8005afc <HAL_GetTick>
 800e12a:	4602      	mov	r2, r0
 800e12c:	697b      	ldr	r3, [r7, #20]
 800e12e:	1ad3      	subs	r3, r2, r3
 800e130:	683a      	ldr	r2, [r7, #0]
 800e132:	429a      	cmp	r2, r3
 800e134:	d803      	bhi.n	800e13e <HAL_SPI_Receive+0x26e>
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e13c:	d102      	bne.n	800e144 <HAL_SPI_Receive+0x274>
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d114      	bne.n	800e16e <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e144:	68f8      	ldr	r0, [r7, #12]
 800e146:	f000 fba1 	bl	800e88c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	2200      	movs	r2, #0
 800e14e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e158:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	2201      	movs	r2, #1
 800e166:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800e16a:	2301      	movs	r3, #1
 800e16c:	e09e      	b.n	800e2ac <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e174:	b29b      	uxth	r3, r3
 800e176:	2b00      	cmp	r3, #0
 800e178:	d19d      	bne.n	800e0b6 <HAL_SPI_Receive+0x1e6>
 800e17a:	e084      	b.n	800e286 <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	695b      	ldr	r3, [r3, #20]
 800e182:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e186:	2b00      	cmp	r3, #0
 800e188:	d052      	beq.n	800e230 <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	695b      	ldr	r3, [r3, #20]
 800e190:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e194:	2b00      	cmp	r3, #0
 800e196:	d014      	beq.n	800e1c2 <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	681a      	ldr	r2, [r3, #0]
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e1a2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1a8:	1d1a      	adds	r2, r3, #4
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e1b4:	b29b      	uxth	r3, r3
 800e1b6:	3b04      	subs	r3, #4
 800e1b8:	b29a      	uxth	r2, r3
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e1c0:	e05a      	b.n	800e278 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	695b      	ldr	r3, [r3, #20]
 800e1c8:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800e1cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e1d0:	d914      	bls.n	800e1fc <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1d6:	69ba      	ldr	r2, [r7, #24]
 800e1d8:	8812      	ldrh	r2, [r2, #0]
 800e1da:	b292      	uxth	r2, r2
 800e1dc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1e2:	1c9a      	adds	r2, r3, #2
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e1ee:	b29b      	uxth	r3, r3
 800e1f0:	3b02      	subs	r3, #2
 800e1f2:	b29a      	uxth	r2, r3
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e1fa:	e03d      	b.n	800e278 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e208:	7812      	ldrb	r2, [r2, #0]
 800e20a:	b2d2      	uxtb	r2, r2
 800e20c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e212:	1c5a      	adds	r2, r3, #1
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e21e:	b29b      	uxth	r3, r3
 800e220:	3b01      	subs	r3, #1
 800e222:	b29a      	uxth	r2, r3
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e22a:	e025      	b.n	800e278 <HAL_SPI_Receive+0x3a8>
 800e22c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e230:	f7f7 fc64 	bl	8005afc <HAL_GetTick>
 800e234:	4602      	mov	r2, r0
 800e236:	697b      	ldr	r3, [r7, #20]
 800e238:	1ad3      	subs	r3, r2, r3
 800e23a:	683a      	ldr	r2, [r7, #0]
 800e23c:	429a      	cmp	r2, r3
 800e23e:	d803      	bhi.n	800e248 <HAL_SPI_Receive+0x378>
 800e240:	683b      	ldr	r3, [r7, #0]
 800e242:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e246:	d102      	bne.n	800e24e <HAL_SPI_Receive+0x37e>
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d114      	bne.n	800e278 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e24e:	68f8      	ldr	r0, [r7, #12]
 800e250:	f000 fb1c 	bl	800e88c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	2200      	movs	r2, #0
 800e258:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e262:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	2201      	movs	r2, #1
 800e270:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800e274:	2301      	movs	r3, #1
 800e276:	e019      	b.n	800e2ac <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e27e:	b29b      	uxth	r3, r3
 800e280:	2b00      	cmp	r3, #0
 800e282:	f47f af7b 	bne.w	800e17c <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e286:	68f8      	ldr	r0, [r7, #12]
 800e288:	f000 fb00 	bl	800e88c <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	2200      	movs	r2, #0
 800e290:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	2201      	movs	r2, #1
 800e298:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d001      	beq.n	800e2aa <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 800e2a6:	2301      	movs	r3, #1
 800e2a8:	e000      	b.n	800e2ac <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 800e2aa:	7ffb      	ldrb	r3, [r7, #31]
}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	3720      	adds	r7, #32
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bd80      	pop	{r7, pc}

0800e2b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b08e      	sub	sp, #56	; 0x38
 800e2b8:	af02      	add	r7, sp, #8
 800e2ba:	60f8      	str	r0, [r7, #12]
 800e2bc:	60b9      	str	r1, [r7, #8]
 800e2be:	607a      	str	r2, [r7, #4]
 800e2c0:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	3320      	adds	r3, #32
 800e2ce:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	3330      	adds	r3, #48	; 0x30
 800e2d6:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e2de:	2b01      	cmp	r3, #1
 800e2e0:	d101      	bne.n	800e2e6 <HAL_SPI_TransmitReceive+0x32>
 800e2e2:	2302      	movs	r3, #2
 800e2e4:	e2ce      	b.n	800e884 <HAL_SPI_TransmitReceive+0x5d0>
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	2201      	movs	r2, #1
 800e2ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e2ee:	f7f7 fc05 	bl	8005afc <HAL_GetTick>
 800e2f2:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800e2f4:	887b      	ldrh	r3, [r7, #2]
 800e2f6:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 800e2f8:	887b      	ldrh	r3, [r7, #2]
 800e2fa:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e302:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	685b      	ldr	r3, [r3, #4]
 800e308:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e30a:	7efb      	ldrb	r3, [r7, #27]
 800e30c:	2b01      	cmp	r3, #1
 800e30e:	d014      	beq.n	800e33a <HAL_SPI_TransmitReceive+0x86>
 800e310:	697b      	ldr	r3, [r7, #20]
 800e312:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e316:	d106      	bne.n	800e326 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	689b      	ldr	r3, [r3, #8]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d102      	bne.n	800e326 <HAL_SPI_TransmitReceive+0x72>
 800e320:	7efb      	ldrb	r3, [r7, #27]
 800e322:	2b04      	cmp	r3, #4
 800e324:	d009      	beq.n	800e33a <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 800e326:	2302      	movs	r3, #2
 800e328:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	2200      	movs	r2, #0
 800e330:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e334:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e338:	e2a4      	b.n	800e884 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800e33a:	68bb      	ldr	r3, [r7, #8]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d005      	beq.n	800e34c <HAL_SPI_TransmitReceive+0x98>
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d002      	beq.n	800e34c <HAL_SPI_TransmitReceive+0x98>
 800e346:	887b      	ldrh	r3, [r7, #2]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d109      	bne.n	800e360 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800e34c:	2301      	movs	r3, #1
 800e34e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	2200      	movs	r2, #0
 800e356:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e35a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e35e:	e291      	b.n	800e884 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e366:	b2db      	uxtb	r3, r3
 800e368:	2b04      	cmp	r3, #4
 800e36a:	d003      	beq.n	800e374 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	2205      	movs	r2, #5
 800e370:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	2200      	movs	r2, #0
 800e378:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	687a      	ldr	r2, [r7, #4]
 800e380:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	887a      	ldrh	r2, [r7, #2]
 800e386:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	887a      	ldrh	r2, [r7, #2]
 800e38e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	68ba      	ldr	r2, [r7, #8]
 800e396:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	887a      	ldrh	r2, [r7, #2]
 800e39c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	887a      	ldrh	r2, [r7, #2]
 800e3a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	2200      	movs	r2, #0
 800e3b2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	685a      	ldr	r2, [r3, #4]
 800e3ba:	4b9f      	ldr	r3, [pc, #636]	; (800e638 <HAL_SPI_TransmitReceive+0x384>)
 800e3bc:	4013      	ands	r3, r2
 800e3be:	8879      	ldrh	r1, [r7, #2]
 800e3c0:	68fa      	ldr	r2, [r7, #12]
 800e3c2:	6812      	ldr	r2, [r2, #0]
 800e3c4:	430b      	orrs	r3, r1
 800e3c6:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	681a      	ldr	r2, [r3, #0]
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	f042 0201 	orr.w	r2, r2, #1
 800e3d6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	685b      	ldr	r3, [r3, #4]
 800e3dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e3e0:	d107      	bne.n	800e3f2 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	681a      	ldr	r2, [r3, #0]
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e3f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	68db      	ldr	r3, [r3, #12]
 800e3f6:	2b0f      	cmp	r3, #15
 800e3f8:	d970      	bls.n	800e4dc <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e3fa:	e068      	b.n	800e4ce <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	695b      	ldr	r3, [r3, #20]
 800e402:	f003 0302 	and.w	r3, r3, #2
 800e406:	2b02      	cmp	r3, #2
 800e408:	d11a      	bne.n	800e440 <HAL_SPI_TransmitReceive+0x18c>
 800e40a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d017      	beq.n	800e440 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	6812      	ldr	r2, [r2, #0]
 800e41a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e420:	1d1a      	adds	r2, r3, #4
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e42c:	b29b      	uxth	r3, r3
 800e42e:	3b01      	subs	r3, #1
 800e430:	b29a      	uxth	r2, r3
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e43e:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	695a      	ldr	r2, [r3, #20]
 800e446:	f248 0308 	movw	r3, #32776	; 0x8008
 800e44a:	4013      	ands	r3, r2
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d01a      	beq.n	800e486 <HAL_SPI_TransmitReceive+0x1d2>
 800e450:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e452:	2b00      	cmp	r3, #0
 800e454:	d017      	beq.n	800e486 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	681a      	ldr	r2, [r3, #0]
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e45e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e460:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e466:	1d1a      	adds	r2, r3, #4
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e472:	b29b      	uxth	r3, r3
 800e474:	3b01      	subs	r3, #1
 800e476:	b29a      	uxth	r2, r3
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e484:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e486:	f7f7 fb39 	bl	8005afc <HAL_GetTick>
 800e48a:	4602      	mov	r2, r0
 800e48c:	69fb      	ldr	r3, [r7, #28]
 800e48e:	1ad3      	subs	r3, r2, r3
 800e490:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e492:	429a      	cmp	r2, r3
 800e494:	d803      	bhi.n	800e49e <HAL_SPI_TransmitReceive+0x1ea>
 800e496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e49c:	d102      	bne.n	800e4a4 <HAL_SPI_TransmitReceive+0x1f0>
 800e49e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d114      	bne.n	800e4ce <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800e4a4:	68f8      	ldr	r0, [r7, #12]
 800e4a6:	f000 f9f1 	bl	800e88c <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e4b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	2201      	movs	r2, #1
 800e4c6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800e4ca:	2301      	movs	r3, #1
 800e4cc:	e1da      	b.n	800e884 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e4ce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d193      	bne.n	800e3fc <HAL_SPI_TransmitReceive+0x148>
 800e4d4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d190      	bne.n	800e3fc <HAL_SPI_TransmitReceive+0x148>
 800e4da:	e1ac      	b.n	800e836 <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	68db      	ldr	r3, [r3, #12]
 800e4e0:	2b07      	cmp	r3, #7
 800e4e2:	f240 81a0 	bls.w	800e826 <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e4e6:	e0a9      	b.n	800e63c <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	695b      	ldr	r3, [r3, #20]
 800e4ee:	f003 0302 	and.w	r3, r3, #2
 800e4f2:	2b02      	cmp	r3, #2
 800e4f4:	d139      	bne.n	800e56a <HAL_SPI_TransmitReceive+0x2b6>
 800e4f6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d036      	beq.n	800e56a <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e4fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e4fe:	2b01      	cmp	r3, #1
 800e500:	d91c      	bls.n	800e53c <HAL_SPI_TransmitReceive+0x288>
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e506:	2b00      	cmp	r3, #0
 800e508:	d018      	beq.n	800e53c <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	6812      	ldr	r2, [r2, #0]
 800e514:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e51a:	1d1a      	adds	r2, r3, #4
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e526:	b29b      	uxth	r3, r3
 800e528:	3b02      	subs	r3, #2
 800e52a:	b29a      	uxth	r2, r3
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e538:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800e53a:	e016      	b.n	800e56a <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e540:	881a      	ldrh	r2, [r3, #0]
 800e542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e544:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e54a:	1c9a      	adds	r2, r3, #2
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e556:	b29b      	uxth	r3, r3
 800e558:	3b01      	subs	r3, #1
 800e55a:	b29a      	uxth	r2, r3
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e568:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	695b      	ldr	r3, [r3, #20]
 800e570:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e574:	2b00      	cmp	r3, #0
 800e576:	d03a      	beq.n	800e5ee <HAL_SPI_TransmitReceive+0x33a>
 800e578:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d037      	beq.n	800e5ee <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	695b      	ldr	r3, [r3, #20]
 800e584:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d018      	beq.n	800e5be <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	681a      	ldr	r2, [r3, #0]
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e594:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e596:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e59c:	1d1a      	adds	r2, r3, #4
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e5a8:	b29b      	uxth	r3, r3
 800e5aa:	3b02      	subs	r3, #2
 800e5ac:	b29a      	uxth	r2, r3
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e5ba:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800e5bc:	e017      	b.n	800e5ee <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e5c2:	6a3a      	ldr	r2, [r7, #32]
 800e5c4:	8812      	ldrh	r2, [r2, #0]
 800e5c6:	b292      	uxth	r2, r2
 800e5c8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e5ce:	1c9a      	adds	r2, r3, #2
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e5da:	b29b      	uxth	r3, r3
 800e5dc:	3b01      	subs	r3, #1
 800e5de:	b29a      	uxth	r2, r3
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e5ec:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e5ee:	f7f7 fa85 	bl	8005afc <HAL_GetTick>
 800e5f2:	4602      	mov	r2, r0
 800e5f4:	69fb      	ldr	r3, [r7, #28]
 800e5f6:	1ad3      	subs	r3, r2, r3
 800e5f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e5fa:	429a      	cmp	r2, r3
 800e5fc:	d803      	bhi.n	800e606 <HAL_SPI_TransmitReceive+0x352>
 800e5fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e600:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e604:	d102      	bne.n	800e60c <HAL_SPI_TransmitReceive+0x358>
 800e606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d117      	bne.n	800e63c <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800e60c:	68f8      	ldr	r0, [r7, #12]
 800e60e:	f000 f93d 	bl	800e88c <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	2200      	movs	r2, #0
 800e616:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e620:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	2201      	movs	r2, #1
 800e62e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800e632:	2301      	movs	r3, #1
 800e634:	e126      	b.n	800e884 <HAL_SPI_TransmitReceive+0x5d0>
 800e636:	bf00      	nop
 800e638:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e63c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e63e:	2b00      	cmp	r3, #0
 800e640:	f47f af52 	bne.w	800e4e8 <HAL_SPI_TransmitReceive+0x234>
 800e644:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e646:	2b00      	cmp	r3, #0
 800e648:	f47f af4e 	bne.w	800e4e8 <HAL_SPI_TransmitReceive+0x234>
 800e64c:	e0f3      	b.n	800e836 <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	695b      	ldr	r3, [r3, #20]
 800e654:	f003 0302 	and.w	r3, r3, #2
 800e658:	2b02      	cmp	r3, #2
 800e65a:	d15a      	bne.n	800e712 <HAL_SPI_TransmitReceive+0x45e>
 800e65c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d057      	beq.n	800e712 <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800e662:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e664:	2b03      	cmp	r3, #3
 800e666:	d91c      	bls.n	800e6a2 <HAL_SPI_TransmitReceive+0x3ee>
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e66c:	2b40      	cmp	r3, #64	; 0x40
 800e66e:	d918      	bls.n	800e6a2 <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	6812      	ldr	r2, [r2, #0]
 800e67a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e680:	1d1a      	adds	r2, r3, #4
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e68c:	b29b      	uxth	r3, r3
 800e68e:	3b04      	subs	r3, #4
 800e690:	b29a      	uxth	r2, r3
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e69e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800e6a0:	e037      	b.n	800e712 <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e6a2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e6a4:	2b01      	cmp	r3, #1
 800e6a6:	d91b      	bls.n	800e6e0 <HAL_SPI_TransmitReceive+0x42c>
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d017      	beq.n	800e6e0 <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e6b4:	881a      	ldrh	r2, [r3, #0]
 800e6b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6b8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e6be:	1c9a      	adds	r2, r3, #2
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e6ca:	b29b      	uxth	r3, r3
 800e6cc:	3b02      	subs	r3, #2
 800e6ce:	b29a      	uxth	r2, r3
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e6dc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800e6de:	e018      	b.n	800e712 <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	3320      	adds	r3, #32
 800e6ea:	7812      	ldrb	r2, [r2, #0]
 800e6ec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e6f2:	1c5a      	adds	r2, r3, #1
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e6fe:	b29b      	uxth	r3, r3
 800e700:	3b01      	subs	r3, #1
 800e702:	b29a      	uxth	r2, r3
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e710:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	695b      	ldr	r3, [r3, #20]
 800e718:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d05e      	beq.n	800e7de <HAL_SPI_TransmitReceive+0x52a>
 800e720:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e722:	2b00      	cmp	r3, #0
 800e724:	d05b      	beq.n	800e7de <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	695b      	ldr	r3, [r3, #20]
 800e72c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e730:	2b00      	cmp	r3, #0
 800e732:	d018      	beq.n	800e766 <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681a      	ldr	r2, [r3, #0]
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e73c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e73e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e744:	1d1a      	adds	r2, r3, #4
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e750:	b29b      	uxth	r3, r3
 800e752:	3b04      	subs	r3, #4
 800e754:	b29a      	uxth	r2, r3
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e762:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800e764:	e03b      	b.n	800e7de <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	695b      	ldr	r3, [r3, #20]
 800e76c:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800e770:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e774:	d918      	bls.n	800e7a8 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e77a:	6a3a      	ldr	r2, [r7, #32]
 800e77c:	8812      	ldrh	r2, [r2, #0]
 800e77e:	b292      	uxth	r2, r2
 800e780:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e786:	1c9a      	adds	r2, r3, #2
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e792:	b29b      	uxth	r3, r3
 800e794:	3b02      	subs	r3, #2
 800e796:	b29a      	uxth	r2, r3
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e7a4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800e7a6:	e01a      	b.n	800e7de <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e7b4:	7812      	ldrb	r2, [r2, #0]
 800e7b6:	b2d2      	uxtb	r2, r2
 800e7b8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e7be:	1c5a      	adds	r2, r3, #1
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e7ca:	b29b      	uxth	r3, r3
 800e7cc:	3b01      	subs	r3, #1
 800e7ce:	b29a      	uxth	r2, r3
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e7dc:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e7de:	f7f7 f98d 	bl	8005afc <HAL_GetTick>
 800e7e2:	4602      	mov	r2, r0
 800e7e4:	69fb      	ldr	r3, [r7, #28]
 800e7e6:	1ad3      	subs	r3, r2, r3
 800e7e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e7ea:	429a      	cmp	r2, r3
 800e7ec:	d803      	bhi.n	800e7f6 <HAL_SPI_TransmitReceive+0x542>
 800e7ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7f4:	d102      	bne.n	800e7fc <HAL_SPI_TransmitReceive+0x548>
 800e7f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d114      	bne.n	800e826 <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800e7fc:	68f8      	ldr	r0, [r7, #12]
 800e7fe:	f000 f845 	bl	800e88c <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	2200      	movs	r2, #0
 800e806:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e810:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	2201      	movs	r2, #1
 800e81e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800e822:	2301      	movs	r3, #1
 800e824:	e02e      	b.n	800e884 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e826:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e828:	2b00      	cmp	r3, #0
 800e82a:	f47f af10 	bne.w	800e64e <HAL_SPI_TransmitReceive+0x39a>
 800e82e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e830:	2b00      	cmp	r3, #0
 800e832:	f47f af0c 	bne.w	800e64e <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800e836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e838:	9300      	str	r3, [sp, #0]
 800e83a:	69fb      	ldr	r3, [r7, #28]
 800e83c:	2200      	movs	r2, #0
 800e83e:	2108      	movs	r1, #8
 800e840:	68f8      	ldr	r0, [r7, #12]
 800e842:	f000 f8c3 	bl	800e9cc <SPI_WaitOnFlagUntilTimeout>
 800e846:	4603      	mov	r3, r0
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d007      	beq.n	800e85c <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e852:	f043 0220 	orr.w	r2, r3, #32
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e85c:	68f8      	ldr	r0, [r7, #12]
 800e85e:	f000 f815 	bl	800e88c <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	2200      	movs	r2, #0
 800e866:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	2201      	movs	r2, #1
 800e86e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d001      	beq.n	800e880 <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 800e87c:	2301      	movs	r3, #1
 800e87e:	e001      	b.n	800e884 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 800e880:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800e884:	4618      	mov	r0, r3
 800e886:	3730      	adds	r7, #48	; 0x30
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}

0800e88c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e88c:	b480      	push	{r7}
 800e88e:	b085      	sub	sp, #20
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	695b      	ldr	r3, [r3, #20]
 800e89a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	699a      	ldr	r2, [r3, #24]
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	f042 0208 	orr.w	r2, r2, #8
 800e8aa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	699a      	ldr	r2, [r3, #24]
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	f042 0210 	orr.w	r2, r2, #16
 800e8ba:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	681a      	ldr	r2, [r3, #0]
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	f022 0201 	bic.w	r2, r2, #1
 800e8ca:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	6919      	ldr	r1, [r3, #16]
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681a      	ldr	r2, [r3, #0]
 800e8d6:	4b3c      	ldr	r3, [pc, #240]	; (800e9c8 <SPI_CloseTransfer+0x13c>)
 800e8d8:	400b      	ands	r3, r1
 800e8da:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	689a      	ldr	r2, [r3, #8]
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800e8ea:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e8f2:	b2db      	uxtb	r3, r3
 800e8f4:	2b04      	cmp	r3, #4
 800e8f6:	d014      	beq.n	800e922 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	f003 0320 	and.w	r3, r3, #32
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d00f      	beq.n	800e922 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e908:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	699a      	ldr	r2, [r3, #24]
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	f042 0220 	orr.w	r2, r2, #32
 800e920:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e928:	b2db      	uxtb	r3, r3
 800e92a:	2b03      	cmp	r3, #3
 800e92c:	d014      	beq.n	800e958 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e934:	2b00      	cmp	r3, #0
 800e936:	d00f      	beq.n	800e958 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e93e:	f043 0204 	orr.w	r2, r3, #4
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	699a      	ldr	r2, [r3, #24]
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e956:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d00f      	beq.n	800e982 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e968:	f043 0201 	orr.w	r2, r3, #1
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	699a      	ldr	r2, [r3, #24]
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e980:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d00f      	beq.n	800e9ac <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e992:	f043 0208 	orr.w	r2, r3, #8
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	699a      	ldr	r2, [r3, #24]
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e9aa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	2200      	movs	r2, #0
 800e9b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800e9bc:	bf00      	nop
 800e9be:	3714      	adds	r7, #20
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c6:	4770      	bx	lr
 800e9c8:	fffffc90 	.word	0xfffffc90

0800e9cc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b084      	sub	sp, #16
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	60f8      	str	r0, [r7, #12]
 800e9d4:	60b9      	str	r1, [r7, #8]
 800e9d6:	603b      	str	r3, [r7, #0]
 800e9d8:	4613      	mov	r3, r2
 800e9da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e9dc:	e010      	b.n	800ea00 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e9de:	f7f7 f88d 	bl	8005afc <HAL_GetTick>
 800e9e2:	4602      	mov	r2, r0
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	1ad3      	subs	r3, r2, r3
 800e9e8:	69ba      	ldr	r2, [r7, #24]
 800e9ea:	429a      	cmp	r2, r3
 800e9ec:	d803      	bhi.n	800e9f6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800e9ee:	69bb      	ldr	r3, [r7, #24]
 800e9f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9f4:	d102      	bne.n	800e9fc <SPI_WaitOnFlagUntilTimeout+0x30>
 800e9f6:	69bb      	ldr	r3, [r7, #24]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d101      	bne.n	800ea00 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800e9fc:	2303      	movs	r3, #3
 800e9fe:	e00f      	b.n	800ea20 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	695a      	ldr	r2, [r3, #20]
 800ea06:	68bb      	ldr	r3, [r7, #8]
 800ea08:	4013      	ands	r3, r2
 800ea0a:	68ba      	ldr	r2, [r7, #8]
 800ea0c:	429a      	cmp	r2, r3
 800ea0e:	bf0c      	ite	eq
 800ea10:	2301      	moveq	r3, #1
 800ea12:	2300      	movne	r3, #0
 800ea14:	b2db      	uxtb	r3, r3
 800ea16:	461a      	mov	r2, r3
 800ea18:	79fb      	ldrb	r3, [r7, #7]
 800ea1a:	429a      	cmp	r2, r3
 800ea1c:	d0df      	beq.n	800e9de <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800ea1e:	2300      	movs	r3, #0
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3710      	adds	r7, #16
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}

0800ea28 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800ea28:	b480      	push	{r7}
 800ea2a:	b085      	sub	sp, #20
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea34:	095b      	lsrs	r3, r3, #5
 800ea36:	3301      	adds	r3, #1
 800ea38:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	68db      	ldr	r3, [r3, #12]
 800ea3e:	3301      	adds	r3, #1
 800ea40:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ea42:	68bb      	ldr	r3, [r7, #8]
 800ea44:	3307      	adds	r3, #7
 800ea46:	08db      	lsrs	r3, r3, #3
 800ea48:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ea4a:	68bb      	ldr	r3, [r7, #8]
 800ea4c:	68fa      	ldr	r2, [r7, #12]
 800ea4e:	fb02 f303 	mul.w	r3, r2, r3
}
 800ea52:	4618      	mov	r0, r3
 800ea54:	3714      	adds	r7, #20
 800ea56:	46bd      	mov	sp, r7
 800ea58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5c:	4770      	bx	lr

0800ea5e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ea5e:	b580      	push	{r7, lr}
 800ea60:	b082      	sub	sp, #8
 800ea62:	af00      	add	r7, sp, #0
 800ea64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d101      	bne.n	800ea70 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	e049      	b.n	800eb04 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ea76:	b2db      	uxtb	r3, r3
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d106      	bne.n	800ea8a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	2200      	movs	r2, #0
 800ea80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ea84:	6878      	ldr	r0, [r7, #4]
 800ea86:	f7f5 fdf3 	bl	8004670 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	2202      	movs	r2, #2
 800ea8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681a      	ldr	r2, [r3, #0]
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	3304      	adds	r3, #4
 800ea9a:	4619      	mov	r1, r3
 800ea9c:	4610      	mov	r0, r2
 800ea9e:	f000 fda1 	bl	800f5e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	2201      	movs	r2, #1
 800eaa6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	2201      	movs	r2, #1
 800eaae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	2201      	movs	r2, #1
 800eab6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	2201      	movs	r2, #1
 800eabe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2201      	movs	r2, #1
 800eac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	2201      	movs	r2, #1
 800eace:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	2201      	movs	r2, #1
 800ead6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	2201      	movs	r2, #1
 800eade:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	2201      	movs	r2, #1
 800eae6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	2201      	movs	r2, #1
 800eaee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2201      	movs	r2, #1
 800eaf6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	2201      	movs	r2, #1
 800eafe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800eb02:	2300      	movs	r3, #0
}
 800eb04:	4618      	mov	r0, r3
 800eb06:	3708      	adds	r7, #8
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bd80      	pop	{r7, pc}

0800eb0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800eb0c:	b480      	push	{r7}
 800eb0e:	b085      	sub	sp, #20
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eb1a:	b2db      	uxtb	r3, r3
 800eb1c:	2b01      	cmp	r3, #1
 800eb1e:	d001      	beq.n	800eb24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800eb20:	2301      	movs	r3, #1
 800eb22:	e04f      	b.n	800ebc4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2202      	movs	r2, #2
 800eb28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	68da      	ldr	r2, [r3, #12]
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	f042 0201 	orr.w	r2, r2, #1
 800eb3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	4a23      	ldr	r2, [pc, #140]	; (800ebd0 <HAL_TIM_Base_Start_IT+0xc4>)
 800eb42:	4293      	cmp	r3, r2
 800eb44:	d01d      	beq.n	800eb82 <HAL_TIM_Base_Start_IT+0x76>
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eb4e:	d018      	beq.n	800eb82 <HAL_TIM_Base_Start_IT+0x76>
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	4a1f      	ldr	r2, [pc, #124]	; (800ebd4 <HAL_TIM_Base_Start_IT+0xc8>)
 800eb56:	4293      	cmp	r3, r2
 800eb58:	d013      	beq.n	800eb82 <HAL_TIM_Base_Start_IT+0x76>
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	4a1e      	ldr	r2, [pc, #120]	; (800ebd8 <HAL_TIM_Base_Start_IT+0xcc>)
 800eb60:	4293      	cmp	r3, r2
 800eb62:	d00e      	beq.n	800eb82 <HAL_TIM_Base_Start_IT+0x76>
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	4a1c      	ldr	r2, [pc, #112]	; (800ebdc <HAL_TIM_Base_Start_IT+0xd0>)
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	d009      	beq.n	800eb82 <HAL_TIM_Base_Start_IT+0x76>
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	4a1b      	ldr	r2, [pc, #108]	; (800ebe0 <HAL_TIM_Base_Start_IT+0xd4>)
 800eb74:	4293      	cmp	r3, r2
 800eb76:	d004      	beq.n	800eb82 <HAL_TIM_Base_Start_IT+0x76>
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	4a19      	ldr	r2, [pc, #100]	; (800ebe4 <HAL_TIM_Base_Start_IT+0xd8>)
 800eb7e:	4293      	cmp	r3, r2
 800eb80:	d115      	bne.n	800ebae <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	689a      	ldr	r2, [r3, #8]
 800eb88:	4b17      	ldr	r3, [pc, #92]	; (800ebe8 <HAL_TIM_Base_Start_IT+0xdc>)
 800eb8a:	4013      	ands	r3, r2
 800eb8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	2b06      	cmp	r3, #6
 800eb92:	d015      	beq.n	800ebc0 <HAL_TIM_Base_Start_IT+0xb4>
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb9a:	d011      	beq.n	800ebc0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	681a      	ldr	r2, [r3, #0]
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	f042 0201 	orr.w	r2, r2, #1
 800ebaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebac:	e008      	b.n	800ebc0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	681a      	ldr	r2, [r3, #0]
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	f042 0201 	orr.w	r2, r2, #1
 800ebbc:	601a      	str	r2, [r3, #0]
 800ebbe:	e000      	b.n	800ebc2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebc0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ebc2:	2300      	movs	r3, #0
}
 800ebc4:	4618      	mov	r0, r3
 800ebc6:	3714      	adds	r7, #20
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebce:	4770      	bx	lr
 800ebd0:	40010000 	.word	0x40010000
 800ebd4:	40000400 	.word	0x40000400
 800ebd8:	40000800 	.word	0x40000800
 800ebdc:	40000c00 	.word	0x40000c00
 800ebe0:	40010400 	.word	0x40010400
 800ebe4:	40001800 	.word	0x40001800
 800ebe8:	00010007 	.word	0x00010007

0800ebec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b082      	sub	sp, #8
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d101      	bne.n	800ebfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ebfa:	2301      	movs	r3, #1
 800ebfc:	e049      	b.n	800ec92 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ec04:	b2db      	uxtb	r3, r3
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d106      	bne.n	800ec18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	2200      	movs	r2, #0
 800ec0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ec12:	6878      	ldr	r0, [r7, #4]
 800ec14:	f000 f841 	bl	800ec9a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	2202      	movs	r2, #2
 800ec1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681a      	ldr	r2, [r3, #0]
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	3304      	adds	r3, #4
 800ec28:	4619      	mov	r1, r3
 800ec2a:	4610      	mov	r0, r2
 800ec2c:	f000 fcda 	bl	800f5e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	2201      	movs	r2, #1
 800ec34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	2201      	movs	r2, #1
 800ec3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	2201      	movs	r2, #1
 800ec44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	2201      	movs	r2, #1
 800ec4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	2201      	movs	r2, #1
 800ec54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	2201      	movs	r2, #1
 800ec5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	2201      	movs	r2, #1
 800ec64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2201      	movs	r2, #1
 800ec6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	2201      	movs	r2, #1
 800ec74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	2201      	movs	r2, #1
 800ec7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	2201      	movs	r2, #1
 800ec84:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	2201      	movs	r2, #1
 800ec8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ec90:	2300      	movs	r3, #0
}
 800ec92:	4618      	mov	r0, r3
 800ec94:	3708      	adds	r7, #8
 800ec96:	46bd      	mov	sp, r7
 800ec98:	bd80      	pop	{r7, pc}

0800ec9a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ec9a:	b480      	push	{r7}
 800ec9c:	b083      	sub	sp, #12
 800ec9e:	af00      	add	r7, sp, #0
 800eca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800eca2:	bf00      	nop
 800eca4:	370c      	adds	r7, #12
 800eca6:	46bd      	mov	sp, r7
 800eca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecac:	4770      	bx	lr
	...

0800ecb0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ecb0:	b580      	push	{r7, lr}
 800ecb2:	b084      	sub	sp, #16
 800ecb4:	af00      	add	r7, sp, #0
 800ecb6:	6078      	str	r0, [r7, #4]
 800ecb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d109      	bne.n	800ecd4 <HAL_TIM_PWM_Start_IT+0x24>
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ecc6:	b2db      	uxtb	r3, r3
 800ecc8:	2b01      	cmp	r3, #1
 800ecca:	bf14      	ite	ne
 800eccc:	2301      	movne	r3, #1
 800ecce:	2300      	moveq	r3, #0
 800ecd0:	b2db      	uxtb	r3, r3
 800ecd2:	e03c      	b.n	800ed4e <HAL_TIM_PWM_Start_IT+0x9e>
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	2b04      	cmp	r3, #4
 800ecd8:	d109      	bne.n	800ecee <HAL_TIM_PWM_Start_IT+0x3e>
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ece0:	b2db      	uxtb	r3, r3
 800ece2:	2b01      	cmp	r3, #1
 800ece4:	bf14      	ite	ne
 800ece6:	2301      	movne	r3, #1
 800ece8:	2300      	moveq	r3, #0
 800ecea:	b2db      	uxtb	r3, r3
 800ecec:	e02f      	b.n	800ed4e <HAL_TIM_PWM_Start_IT+0x9e>
 800ecee:	683b      	ldr	r3, [r7, #0]
 800ecf0:	2b08      	cmp	r3, #8
 800ecf2:	d109      	bne.n	800ed08 <HAL_TIM_PWM_Start_IT+0x58>
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ecfa:	b2db      	uxtb	r3, r3
 800ecfc:	2b01      	cmp	r3, #1
 800ecfe:	bf14      	ite	ne
 800ed00:	2301      	movne	r3, #1
 800ed02:	2300      	moveq	r3, #0
 800ed04:	b2db      	uxtb	r3, r3
 800ed06:	e022      	b.n	800ed4e <HAL_TIM_PWM_Start_IT+0x9e>
 800ed08:	683b      	ldr	r3, [r7, #0]
 800ed0a:	2b0c      	cmp	r3, #12
 800ed0c:	d109      	bne.n	800ed22 <HAL_TIM_PWM_Start_IT+0x72>
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ed14:	b2db      	uxtb	r3, r3
 800ed16:	2b01      	cmp	r3, #1
 800ed18:	bf14      	ite	ne
 800ed1a:	2301      	movne	r3, #1
 800ed1c:	2300      	moveq	r3, #0
 800ed1e:	b2db      	uxtb	r3, r3
 800ed20:	e015      	b.n	800ed4e <HAL_TIM_PWM_Start_IT+0x9e>
 800ed22:	683b      	ldr	r3, [r7, #0]
 800ed24:	2b10      	cmp	r3, #16
 800ed26:	d109      	bne.n	800ed3c <HAL_TIM_PWM_Start_IT+0x8c>
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ed2e:	b2db      	uxtb	r3, r3
 800ed30:	2b01      	cmp	r3, #1
 800ed32:	bf14      	ite	ne
 800ed34:	2301      	movne	r3, #1
 800ed36:	2300      	moveq	r3, #0
 800ed38:	b2db      	uxtb	r3, r3
 800ed3a:	e008      	b.n	800ed4e <HAL_TIM_PWM_Start_IT+0x9e>
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ed42:	b2db      	uxtb	r3, r3
 800ed44:	2b01      	cmp	r3, #1
 800ed46:	bf14      	ite	ne
 800ed48:	2301      	movne	r3, #1
 800ed4a:	2300      	moveq	r3, #0
 800ed4c:	b2db      	uxtb	r3, r3
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d001      	beq.n	800ed56 <HAL_TIM_PWM_Start_IT+0xa6>
  {
    return HAL_ERROR;
 800ed52:	2301      	movs	r3, #1
 800ed54:	e0e2      	b.n	800ef1c <HAL_TIM_PWM_Start_IT+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ed56:	683b      	ldr	r3, [r7, #0]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d104      	bne.n	800ed66 <HAL_TIM_PWM_Start_IT+0xb6>
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2202      	movs	r2, #2
 800ed60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ed64:	e023      	b.n	800edae <HAL_TIM_PWM_Start_IT+0xfe>
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	2b04      	cmp	r3, #4
 800ed6a:	d104      	bne.n	800ed76 <HAL_TIM_PWM_Start_IT+0xc6>
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2202      	movs	r2, #2
 800ed70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ed74:	e01b      	b.n	800edae <HAL_TIM_PWM_Start_IT+0xfe>
 800ed76:	683b      	ldr	r3, [r7, #0]
 800ed78:	2b08      	cmp	r3, #8
 800ed7a:	d104      	bne.n	800ed86 <HAL_TIM_PWM_Start_IT+0xd6>
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2202      	movs	r2, #2
 800ed80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ed84:	e013      	b.n	800edae <HAL_TIM_PWM_Start_IT+0xfe>
 800ed86:	683b      	ldr	r3, [r7, #0]
 800ed88:	2b0c      	cmp	r3, #12
 800ed8a:	d104      	bne.n	800ed96 <HAL_TIM_PWM_Start_IT+0xe6>
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	2202      	movs	r2, #2
 800ed90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ed94:	e00b      	b.n	800edae <HAL_TIM_PWM_Start_IT+0xfe>
 800ed96:	683b      	ldr	r3, [r7, #0]
 800ed98:	2b10      	cmp	r3, #16
 800ed9a:	d104      	bne.n	800eda6 <HAL_TIM_PWM_Start_IT+0xf6>
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	2202      	movs	r2, #2
 800eda0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800eda4:	e003      	b.n	800edae <HAL_TIM_PWM_Start_IT+0xfe>
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	2202      	movs	r2, #2
 800edaa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	2b0c      	cmp	r3, #12
 800edb2:	d841      	bhi.n	800ee38 <HAL_TIM_PWM_Start_IT+0x188>
 800edb4:	a201      	add	r2, pc, #4	; (adr r2, 800edbc <HAL_TIM_PWM_Start_IT+0x10c>)
 800edb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edba:	bf00      	nop
 800edbc:	0800edf1 	.word	0x0800edf1
 800edc0:	0800ee39 	.word	0x0800ee39
 800edc4:	0800ee39 	.word	0x0800ee39
 800edc8:	0800ee39 	.word	0x0800ee39
 800edcc:	0800ee03 	.word	0x0800ee03
 800edd0:	0800ee39 	.word	0x0800ee39
 800edd4:	0800ee39 	.word	0x0800ee39
 800edd8:	0800ee39 	.word	0x0800ee39
 800eddc:	0800ee15 	.word	0x0800ee15
 800ede0:	0800ee39 	.word	0x0800ee39
 800ede4:	0800ee39 	.word	0x0800ee39
 800ede8:	0800ee39 	.word	0x0800ee39
 800edec:	0800ee27 	.word	0x0800ee27
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	68da      	ldr	r2, [r3, #12]
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	f042 0202 	orr.w	r2, r2, #2
 800edfe:	60da      	str	r2, [r3, #12]
      break;
 800ee00:	e01b      	b.n	800ee3a <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	68da      	ldr	r2, [r3, #12]
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	f042 0204 	orr.w	r2, r2, #4
 800ee10:	60da      	str	r2, [r3, #12]
      break;
 800ee12:	e012      	b.n	800ee3a <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	68da      	ldr	r2, [r3, #12]
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	f042 0208 	orr.w	r2, r2, #8
 800ee22:	60da      	str	r2, [r3, #12]
      break;
 800ee24:	e009      	b.n	800ee3a <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	68da      	ldr	r2, [r3, #12]
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	f042 0210 	orr.w	r2, r2, #16
 800ee34:	60da      	str	r2, [r3, #12]
      break;
 800ee36:	e000      	b.n	800ee3a <HAL_TIM_PWM_Start_IT+0x18a>
    }

    default:
      break;
 800ee38:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	2201      	movs	r2, #1
 800ee40:	6839      	ldr	r1, [r7, #0]
 800ee42:	4618      	mov	r0, r3
 800ee44:	f000 ffd4 	bl	800fdf0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	4a35      	ldr	r2, [pc, #212]	; (800ef24 <HAL_TIM_PWM_Start_IT+0x274>)
 800ee4e:	4293      	cmp	r3, r2
 800ee50:	d013      	beq.n	800ee7a <HAL_TIM_PWM_Start_IT+0x1ca>
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	4a34      	ldr	r2, [pc, #208]	; (800ef28 <HAL_TIM_PWM_Start_IT+0x278>)
 800ee58:	4293      	cmp	r3, r2
 800ee5a:	d00e      	beq.n	800ee7a <HAL_TIM_PWM_Start_IT+0x1ca>
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	4a32      	ldr	r2, [pc, #200]	; (800ef2c <HAL_TIM_PWM_Start_IT+0x27c>)
 800ee62:	4293      	cmp	r3, r2
 800ee64:	d009      	beq.n	800ee7a <HAL_TIM_PWM_Start_IT+0x1ca>
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	4a31      	ldr	r2, [pc, #196]	; (800ef30 <HAL_TIM_PWM_Start_IT+0x280>)
 800ee6c:	4293      	cmp	r3, r2
 800ee6e:	d004      	beq.n	800ee7a <HAL_TIM_PWM_Start_IT+0x1ca>
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	4a2f      	ldr	r2, [pc, #188]	; (800ef34 <HAL_TIM_PWM_Start_IT+0x284>)
 800ee76:	4293      	cmp	r3, r2
 800ee78:	d101      	bne.n	800ee7e <HAL_TIM_PWM_Start_IT+0x1ce>
 800ee7a:	2301      	movs	r3, #1
 800ee7c:	e000      	b.n	800ee80 <HAL_TIM_PWM_Start_IT+0x1d0>
 800ee7e:	2300      	movs	r3, #0
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d007      	beq.n	800ee94 <HAL_TIM_PWM_Start_IT+0x1e4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ee92:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	4a22      	ldr	r2, [pc, #136]	; (800ef24 <HAL_TIM_PWM_Start_IT+0x274>)
 800ee9a:	4293      	cmp	r3, r2
 800ee9c:	d01d      	beq.n	800eeda <HAL_TIM_PWM_Start_IT+0x22a>
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eea6:	d018      	beq.n	800eeda <HAL_TIM_PWM_Start_IT+0x22a>
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	4a22      	ldr	r2, [pc, #136]	; (800ef38 <HAL_TIM_PWM_Start_IT+0x288>)
 800eeae:	4293      	cmp	r3, r2
 800eeb0:	d013      	beq.n	800eeda <HAL_TIM_PWM_Start_IT+0x22a>
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	4a21      	ldr	r2, [pc, #132]	; (800ef3c <HAL_TIM_PWM_Start_IT+0x28c>)
 800eeb8:	4293      	cmp	r3, r2
 800eeba:	d00e      	beq.n	800eeda <HAL_TIM_PWM_Start_IT+0x22a>
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	4a1f      	ldr	r2, [pc, #124]	; (800ef40 <HAL_TIM_PWM_Start_IT+0x290>)
 800eec2:	4293      	cmp	r3, r2
 800eec4:	d009      	beq.n	800eeda <HAL_TIM_PWM_Start_IT+0x22a>
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	4a17      	ldr	r2, [pc, #92]	; (800ef28 <HAL_TIM_PWM_Start_IT+0x278>)
 800eecc:	4293      	cmp	r3, r2
 800eece:	d004      	beq.n	800eeda <HAL_TIM_PWM_Start_IT+0x22a>
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	4a1b      	ldr	r2, [pc, #108]	; (800ef44 <HAL_TIM_PWM_Start_IT+0x294>)
 800eed6:	4293      	cmp	r3, r2
 800eed8:	d115      	bne.n	800ef06 <HAL_TIM_PWM_Start_IT+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	689a      	ldr	r2, [r3, #8]
 800eee0:	4b19      	ldr	r3, [pc, #100]	; (800ef48 <HAL_TIM_PWM_Start_IT+0x298>)
 800eee2:	4013      	ands	r3, r2
 800eee4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	2b06      	cmp	r3, #6
 800eeea:	d015      	beq.n	800ef18 <HAL_TIM_PWM_Start_IT+0x268>
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eef2:	d011      	beq.n	800ef18 <HAL_TIM_PWM_Start_IT+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	681a      	ldr	r2, [r3, #0]
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	f042 0201 	orr.w	r2, r2, #1
 800ef02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ef04:	e008      	b.n	800ef18 <HAL_TIM_PWM_Start_IT+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	681a      	ldr	r2, [r3, #0]
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f042 0201 	orr.w	r2, r2, #1
 800ef14:	601a      	str	r2, [r3, #0]
 800ef16:	e000      	b.n	800ef1a <HAL_TIM_PWM_Start_IT+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ef18:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ef1a:	2300      	movs	r3, #0
}
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	3710      	adds	r7, #16
 800ef20:	46bd      	mov	sp, r7
 800ef22:	bd80      	pop	{r7, pc}
 800ef24:	40010000 	.word	0x40010000
 800ef28:	40010400 	.word	0x40010400
 800ef2c:	40014000 	.word	0x40014000
 800ef30:	40014400 	.word	0x40014400
 800ef34:	40014800 	.word	0x40014800
 800ef38:	40000400 	.word	0x40000400
 800ef3c:	40000800 	.word	0x40000800
 800ef40:	40000c00 	.word	0x40000c00
 800ef44:	40001800 	.word	0x40001800
 800ef48:	00010007 	.word	0x00010007

0800ef4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	691b      	ldr	r3, [r3, #16]
 800ef5a:	f003 0302 	and.w	r3, r3, #2
 800ef5e:	2b02      	cmp	r3, #2
 800ef60:	d122      	bne.n	800efa8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	68db      	ldr	r3, [r3, #12]
 800ef68:	f003 0302 	and.w	r3, r3, #2
 800ef6c:	2b02      	cmp	r3, #2
 800ef6e:	d11b      	bne.n	800efa8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	f06f 0202 	mvn.w	r2, #2
 800ef78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	2201      	movs	r2, #1
 800ef7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	699b      	ldr	r3, [r3, #24]
 800ef86:	f003 0303 	and.w	r3, r3, #3
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d003      	beq.n	800ef96 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f000 fb0a 	bl	800f5a8 <HAL_TIM_IC_CaptureCallback>
 800ef94:	e005      	b.n	800efa2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef96:	6878      	ldr	r0, [r7, #4]
 800ef98:	f000 fafc 	bl	800f594 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef9c:	6878      	ldr	r0, [r7, #4]
 800ef9e:	f000 fb0d 	bl	800f5bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	2200      	movs	r2, #0
 800efa6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	691b      	ldr	r3, [r3, #16]
 800efae:	f003 0304 	and.w	r3, r3, #4
 800efb2:	2b04      	cmp	r3, #4
 800efb4:	d122      	bne.n	800effc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	68db      	ldr	r3, [r3, #12]
 800efbc:	f003 0304 	and.w	r3, r3, #4
 800efc0:	2b04      	cmp	r3, #4
 800efc2:	d11b      	bne.n	800effc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	f06f 0204 	mvn.w	r2, #4
 800efcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	2202      	movs	r2, #2
 800efd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	699b      	ldr	r3, [r3, #24]
 800efda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d003      	beq.n	800efea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800efe2:	6878      	ldr	r0, [r7, #4]
 800efe4:	f000 fae0 	bl	800f5a8 <HAL_TIM_IC_CaptureCallback>
 800efe8:	e005      	b.n	800eff6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800efea:	6878      	ldr	r0, [r7, #4]
 800efec:	f000 fad2 	bl	800f594 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eff0:	6878      	ldr	r0, [r7, #4]
 800eff2:	f000 fae3 	bl	800f5bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	2200      	movs	r2, #0
 800effa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	691b      	ldr	r3, [r3, #16]
 800f002:	f003 0308 	and.w	r3, r3, #8
 800f006:	2b08      	cmp	r3, #8
 800f008:	d122      	bne.n	800f050 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	68db      	ldr	r3, [r3, #12]
 800f010:	f003 0308 	and.w	r3, r3, #8
 800f014:	2b08      	cmp	r3, #8
 800f016:	d11b      	bne.n	800f050 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	f06f 0208 	mvn.w	r2, #8
 800f020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2204      	movs	r2, #4
 800f026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	69db      	ldr	r3, [r3, #28]
 800f02e:	f003 0303 	and.w	r3, r3, #3
 800f032:	2b00      	cmp	r3, #0
 800f034:	d003      	beq.n	800f03e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f036:	6878      	ldr	r0, [r7, #4]
 800f038:	f000 fab6 	bl	800f5a8 <HAL_TIM_IC_CaptureCallback>
 800f03c:	e005      	b.n	800f04a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f03e:	6878      	ldr	r0, [r7, #4]
 800f040:	f000 faa8 	bl	800f594 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f044:	6878      	ldr	r0, [r7, #4]
 800f046:	f000 fab9 	bl	800f5bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	2200      	movs	r2, #0
 800f04e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	691b      	ldr	r3, [r3, #16]
 800f056:	f003 0310 	and.w	r3, r3, #16
 800f05a:	2b10      	cmp	r3, #16
 800f05c:	d122      	bne.n	800f0a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	68db      	ldr	r3, [r3, #12]
 800f064:	f003 0310 	and.w	r3, r3, #16
 800f068:	2b10      	cmp	r3, #16
 800f06a:	d11b      	bne.n	800f0a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	f06f 0210 	mvn.w	r2, #16
 800f074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	2208      	movs	r2, #8
 800f07a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	69db      	ldr	r3, [r3, #28]
 800f082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f086:	2b00      	cmp	r3, #0
 800f088:	d003      	beq.n	800f092 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f08a:	6878      	ldr	r0, [r7, #4]
 800f08c:	f000 fa8c 	bl	800f5a8 <HAL_TIM_IC_CaptureCallback>
 800f090:	e005      	b.n	800f09e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f092:	6878      	ldr	r0, [r7, #4]
 800f094:	f000 fa7e 	bl	800f594 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f098:	6878      	ldr	r0, [r7, #4]
 800f09a:	f000 fa8f 	bl	800f5bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	2200      	movs	r2, #0
 800f0a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	691b      	ldr	r3, [r3, #16]
 800f0aa:	f003 0301 	and.w	r3, r3, #1
 800f0ae:	2b01      	cmp	r3, #1
 800f0b0:	d10e      	bne.n	800f0d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	68db      	ldr	r3, [r3, #12]
 800f0b8:	f003 0301 	and.w	r3, r3, #1
 800f0bc:	2b01      	cmp	r3, #1
 800f0be:	d107      	bne.n	800f0d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	f06f 0201 	mvn.w	r2, #1
 800f0c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f0ca:	6878      	ldr	r0, [r7, #4]
 800f0cc:	f7f5 fd50 	bl	8004b70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	691b      	ldr	r3, [r3, #16]
 800f0d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f0da:	2b80      	cmp	r3, #128	; 0x80
 800f0dc:	d10e      	bne.n	800f0fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	68db      	ldr	r3, [r3, #12]
 800f0e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f0e8:	2b80      	cmp	r3, #128	; 0x80
 800f0ea:	d107      	bne.n	800f0fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f0f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f0f6:	6878      	ldr	r0, [r7, #4]
 800f0f8:	f000 ff32 	bl	800ff60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	691b      	ldr	r3, [r3, #16]
 800f102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f106:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f10a:	d10e      	bne.n	800f12a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	68db      	ldr	r3, [r3, #12]
 800f112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f116:	2b80      	cmp	r3, #128	; 0x80
 800f118:	d107      	bne.n	800f12a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f122:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f124:	6878      	ldr	r0, [r7, #4]
 800f126:	f000 ff25 	bl	800ff74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	691b      	ldr	r3, [r3, #16]
 800f130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f134:	2b40      	cmp	r3, #64	; 0x40
 800f136:	d10e      	bne.n	800f156 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	68db      	ldr	r3, [r3, #12]
 800f13e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f142:	2b40      	cmp	r3, #64	; 0x40
 800f144:	d107      	bne.n	800f156 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f14e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f150:	6878      	ldr	r0, [r7, #4]
 800f152:	f000 fa3d 	bl	800f5d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	691b      	ldr	r3, [r3, #16]
 800f15c:	f003 0320 	and.w	r3, r3, #32
 800f160:	2b20      	cmp	r3, #32
 800f162:	d10e      	bne.n	800f182 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	68db      	ldr	r3, [r3, #12]
 800f16a:	f003 0320 	and.w	r3, r3, #32
 800f16e:	2b20      	cmp	r3, #32
 800f170:	d107      	bne.n	800f182 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	f06f 0220 	mvn.w	r2, #32
 800f17a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f17c:	6878      	ldr	r0, [r7, #4]
 800f17e:	f000 fee5 	bl	800ff4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f182:	bf00      	nop
 800f184:	3708      	adds	r7, #8
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
	...

0800f18c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	b084      	sub	sp, #16
 800f190:	af00      	add	r7, sp, #0
 800f192:	60f8      	str	r0, [r7, #12]
 800f194:	60b9      	str	r1, [r7, #8]
 800f196:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f19e:	2b01      	cmp	r3, #1
 800f1a0:	d101      	bne.n	800f1a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f1a2:	2302      	movs	r3, #2
 800f1a4:	e0fd      	b.n	800f3a2 <HAL_TIM_PWM_ConfigChannel+0x216>
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	2201      	movs	r2, #1
 800f1aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	2b14      	cmp	r3, #20
 800f1b2:	f200 80f0 	bhi.w	800f396 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800f1b6:	a201      	add	r2, pc, #4	; (adr r2, 800f1bc <HAL_TIM_PWM_ConfigChannel+0x30>)
 800f1b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1bc:	0800f211 	.word	0x0800f211
 800f1c0:	0800f397 	.word	0x0800f397
 800f1c4:	0800f397 	.word	0x0800f397
 800f1c8:	0800f397 	.word	0x0800f397
 800f1cc:	0800f251 	.word	0x0800f251
 800f1d0:	0800f397 	.word	0x0800f397
 800f1d4:	0800f397 	.word	0x0800f397
 800f1d8:	0800f397 	.word	0x0800f397
 800f1dc:	0800f293 	.word	0x0800f293
 800f1e0:	0800f397 	.word	0x0800f397
 800f1e4:	0800f397 	.word	0x0800f397
 800f1e8:	0800f397 	.word	0x0800f397
 800f1ec:	0800f2d3 	.word	0x0800f2d3
 800f1f0:	0800f397 	.word	0x0800f397
 800f1f4:	0800f397 	.word	0x0800f397
 800f1f8:	0800f397 	.word	0x0800f397
 800f1fc:	0800f315 	.word	0x0800f315
 800f200:	0800f397 	.word	0x0800f397
 800f204:	0800f397 	.word	0x0800f397
 800f208:	0800f397 	.word	0x0800f397
 800f20c:	0800f355 	.word	0x0800f355
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	68b9      	ldr	r1, [r7, #8]
 800f216:	4618      	mov	r0, r3
 800f218:	f000 fa7e 	bl	800f718 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	699a      	ldr	r2, [r3, #24]
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	f042 0208 	orr.w	r2, r2, #8
 800f22a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	699a      	ldr	r2, [r3, #24]
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	f022 0204 	bic.w	r2, r2, #4
 800f23a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	6999      	ldr	r1, [r3, #24]
 800f242:	68bb      	ldr	r3, [r7, #8]
 800f244:	691a      	ldr	r2, [r3, #16]
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	430a      	orrs	r2, r1
 800f24c:	619a      	str	r2, [r3, #24]
      break;
 800f24e:	e0a3      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	68b9      	ldr	r1, [r7, #8]
 800f256:	4618      	mov	r0, r3
 800f258:	f000 faee 	bl	800f838 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	699a      	ldr	r2, [r3, #24]
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f26a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	699a      	ldr	r2, [r3, #24]
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f27a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	6999      	ldr	r1, [r3, #24]
 800f282:	68bb      	ldr	r3, [r7, #8]
 800f284:	691b      	ldr	r3, [r3, #16]
 800f286:	021a      	lsls	r2, r3, #8
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	430a      	orrs	r2, r1
 800f28e:	619a      	str	r2, [r3, #24]
      break;
 800f290:	e082      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	68b9      	ldr	r1, [r7, #8]
 800f298:	4618      	mov	r0, r3
 800f29a:	f000 fb57 	bl	800f94c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	69da      	ldr	r2, [r3, #28]
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	f042 0208 	orr.w	r2, r2, #8
 800f2ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	69da      	ldr	r2, [r3, #28]
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	f022 0204 	bic.w	r2, r2, #4
 800f2bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	69d9      	ldr	r1, [r3, #28]
 800f2c4:	68bb      	ldr	r3, [r7, #8]
 800f2c6:	691a      	ldr	r2, [r3, #16]
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	430a      	orrs	r2, r1
 800f2ce:	61da      	str	r2, [r3, #28]
      break;
 800f2d0:	e062      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	68b9      	ldr	r1, [r7, #8]
 800f2d8:	4618      	mov	r0, r3
 800f2da:	f000 fbbd 	bl	800fa58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	69da      	ldr	r2, [r3, #28]
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f2ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	69da      	ldr	r2, [r3, #28]
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f2fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	69d9      	ldr	r1, [r3, #28]
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	691b      	ldr	r3, [r3, #16]
 800f308:	021a      	lsls	r2, r3, #8
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	430a      	orrs	r2, r1
 800f310:	61da      	str	r2, [r3, #28]
      break;
 800f312:	e041      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	68b9      	ldr	r1, [r7, #8]
 800f31a:	4618      	mov	r0, r3
 800f31c:	f000 fc04 	bl	800fb28 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	f042 0208 	orr.w	r2, r2, #8
 800f32e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	f022 0204 	bic.w	r2, r2, #4
 800f33e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	691a      	ldr	r2, [r3, #16]
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	430a      	orrs	r2, r1
 800f350:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f352:	e021      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	68b9      	ldr	r1, [r7, #8]
 800f35a:	4618      	mov	r0, r3
 800f35c:	f000 fc46 	bl	800fbec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f36e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f37e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f386:	68bb      	ldr	r3, [r7, #8]
 800f388:	691b      	ldr	r3, [r3, #16]
 800f38a:	021a      	lsls	r2, r3, #8
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	430a      	orrs	r2, r1
 800f392:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f394:	e000      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800f396:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	2200      	movs	r2, #0
 800f39c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f3a0:	2300      	movs	r3, #0
}
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	3710      	adds	r7, #16
 800f3a6:	46bd      	mov	sp, r7
 800f3a8:	bd80      	pop	{r7, pc}
 800f3aa:	bf00      	nop

0800f3ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b084      	sub	sp, #16
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f3bc:	2b01      	cmp	r3, #1
 800f3be:	d101      	bne.n	800f3c4 <HAL_TIM_ConfigClockSource+0x18>
 800f3c0:	2302      	movs	r3, #2
 800f3c2:	e0db      	b.n	800f57c <HAL_TIM_ConfigClockSource+0x1d0>
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	2201      	movs	r2, #1
 800f3c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	2202      	movs	r2, #2
 800f3d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	689b      	ldr	r3, [r3, #8]
 800f3da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f3dc:	68fa      	ldr	r2, [r7, #12]
 800f3de:	4b69      	ldr	r3, [pc, #420]	; (800f584 <HAL_TIM_ConfigClockSource+0x1d8>)
 800f3e0:	4013      	ands	r3, r2
 800f3e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f3ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	68fa      	ldr	r2, [r7, #12]
 800f3f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f3f4:	683b      	ldr	r3, [r7, #0]
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	4a63      	ldr	r2, [pc, #396]	; (800f588 <HAL_TIM_ConfigClockSource+0x1dc>)
 800f3fa:	4293      	cmp	r3, r2
 800f3fc:	f000 80a9 	beq.w	800f552 <HAL_TIM_ConfigClockSource+0x1a6>
 800f400:	4a61      	ldr	r2, [pc, #388]	; (800f588 <HAL_TIM_ConfigClockSource+0x1dc>)
 800f402:	4293      	cmp	r3, r2
 800f404:	f200 80ae 	bhi.w	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f408:	4a60      	ldr	r2, [pc, #384]	; (800f58c <HAL_TIM_ConfigClockSource+0x1e0>)
 800f40a:	4293      	cmp	r3, r2
 800f40c:	f000 80a1 	beq.w	800f552 <HAL_TIM_ConfigClockSource+0x1a6>
 800f410:	4a5e      	ldr	r2, [pc, #376]	; (800f58c <HAL_TIM_ConfigClockSource+0x1e0>)
 800f412:	4293      	cmp	r3, r2
 800f414:	f200 80a6 	bhi.w	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f418:	4a5d      	ldr	r2, [pc, #372]	; (800f590 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f41a:	4293      	cmp	r3, r2
 800f41c:	f000 8099 	beq.w	800f552 <HAL_TIM_ConfigClockSource+0x1a6>
 800f420:	4a5b      	ldr	r2, [pc, #364]	; (800f590 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f422:	4293      	cmp	r3, r2
 800f424:	f200 809e 	bhi.w	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f428:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f42c:	f000 8091 	beq.w	800f552 <HAL_TIM_ConfigClockSource+0x1a6>
 800f430:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f434:	f200 8096 	bhi.w	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f438:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f43c:	f000 8089 	beq.w	800f552 <HAL_TIM_ConfigClockSource+0x1a6>
 800f440:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f444:	f200 808e 	bhi.w	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f448:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f44c:	d03e      	beq.n	800f4cc <HAL_TIM_ConfigClockSource+0x120>
 800f44e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f452:	f200 8087 	bhi.w	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f456:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f45a:	f000 8085 	beq.w	800f568 <HAL_TIM_ConfigClockSource+0x1bc>
 800f45e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f462:	d87f      	bhi.n	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f464:	2b70      	cmp	r3, #112	; 0x70
 800f466:	d01a      	beq.n	800f49e <HAL_TIM_ConfigClockSource+0xf2>
 800f468:	2b70      	cmp	r3, #112	; 0x70
 800f46a:	d87b      	bhi.n	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f46c:	2b60      	cmp	r3, #96	; 0x60
 800f46e:	d050      	beq.n	800f512 <HAL_TIM_ConfigClockSource+0x166>
 800f470:	2b60      	cmp	r3, #96	; 0x60
 800f472:	d877      	bhi.n	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f474:	2b50      	cmp	r3, #80	; 0x50
 800f476:	d03c      	beq.n	800f4f2 <HAL_TIM_ConfigClockSource+0x146>
 800f478:	2b50      	cmp	r3, #80	; 0x50
 800f47a:	d873      	bhi.n	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f47c:	2b40      	cmp	r3, #64	; 0x40
 800f47e:	d058      	beq.n	800f532 <HAL_TIM_ConfigClockSource+0x186>
 800f480:	2b40      	cmp	r3, #64	; 0x40
 800f482:	d86f      	bhi.n	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f484:	2b30      	cmp	r3, #48	; 0x30
 800f486:	d064      	beq.n	800f552 <HAL_TIM_ConfigClockSource+0x1a6>
 800f488:	2b30      	cmp	r3, #48	; 0x30
 800f48a:	d86b      	bhi.n	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f48c:	2b20      	cmp	r3, #32
 800f48e:	d060      	beq.n	800f552 <HAL_TIM_ConfigClockSource+0x1a6>
 800f490:	2b20      	cmp	r3, #32
 800f492:	d867      	bhi.n	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
 800f494:	2b00      	cmp	r3, #0
 800f496:	d05c      	beq.n	800f552 <HAL_TIM_ConfigClockSource+0x1a6>
 800f498:	2b10      	cmp	r3, #16
 800f49a:	d05a      	beq.n	800f552 <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800f49c:	e062      	b.n	800f564 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	6818      	ldr	r0, [r3, #0]
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	6899      	ldr	r1, [r3, #8]
 800f4a6:	683b      	ldr	r3, [r7, #0]
 800f4a8:	685a      	ldr	r2, [r3, #4]
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	68db      	ldr	r3, [r3, #12]
 800f4ae:	f000 fc7f 	bl	800fdb0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	689b      	ldr	r3, [r3, #8]
 800f4b8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f4c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	68fa      	ldr	r2, [r7, #12]
 800f4c8:	609a      	str	r2, [r3, #8]
      break;
 800f4ca:	e04e      	b.n	800f56a <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	6818      	ldr	r0, [r3, #0]
 800f4d0:	683b      	ldr	r3, [r7, #0]
 800f4d2:	6899      	ldr	r1, [r3, #8]
 800f4d4:	683b      	ldr	r3, [r7, #0]
 800f4d6:	685a      	ldr	r2, [r3, #4]
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	68db      	ldr	r3, [r3, #12]
 800f4dc:	f000 fc68 	bl	800fdb0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	689a      	ldr	r2, [r3, #8]
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f4ee:	609a      	str	r2, [r3, #8]
      break;
 800f4f0:	e03b      	b.n	800f56a <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	6818      	ldr	r0, [r3, #0]
 800f4f6:	683b      	ldr	r3, [r7, #0]
 800f4f8:	6859      	ldr	r1, [r3, #4]
 800f4fa:	683b      	ldr	r3, [r7, #0]
 800f4fc:	68db      	ldr	r3, [r3, #12]
 800f4fe:	461a      	mov	r2, r3
 800f500:	f000 fbd8 	bl	800fcb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	2150      	movs	r1, #80	; 0x50
 800f50a:	4618      	mov	r0, r3
 800f50c:	f000 fc32 	bl	800fd74 <TIM_ITRx_SetConfig>
      break;
 800f510:	e02b      	b.n	800f56a <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	6818      	ldr	r0, [r3, #0]
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	6859      	ldr	r1, [r3, #4]
 800f51a:	683b      	ldr	r3, [r7, #0]
 800f51c:	68db      	ldr	r3, [r3, #12]
 800f51e:	461a      	mov	r2, r3
 800f520:	f000 fbf7 	bl	800fd12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	2160      	movs	r1, #96	; 0x60
 800f52a:	4618      	mov	r0, r3
 800f52c:	f000 fc22 	bl	800fd74 <TIM_ITRx_SetConfig>
      break;
 800f530:	e01b      	b.n	800f56a <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	6818      	ldr	r0, [r3, #0]
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	6859      	ldr	r1, [r3, #4]
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	68db      	ldr	r3, [r3, #12]
 800f53e:	461a      	mov	r2, r3
 800f540:	f000 fbb8 	bl	800fcb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	2140      	movs	r1, #64	; 0x40
 800f54a:	4618      	mov	r0, r3
 800f54c:	f000 fc12 	bl	800fd74 <TIM_ITRx_SetConfig>
      break;
 800f550:	e00b      	b.n	800f56a <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681a      	ldr	r2, [r3, #0]
 800f556:	683b      	ldr	r3, [r7, #0]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	4619      	mov	r1, r3
 800f55c:	4610      	mov	r0, r2
 800f55e:	f000 fc09 	bl	800fd74 <TIM_ITRx_SetConfig>
        break;
 800f562:	e002      	b.n	800f56a <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800f564:	bf00      	nop
 800f566:	e000      	b.n	800f56a <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800f568:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	2201      	movs	r2, #1
 800f56e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	2200      	movs	r2, #0
 800f576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f57a:	2300      	movs	r3, #0
}
 800f57c:	4618      	mov	r0, r3
 800f57e:	3710      	adds	r7, #16
 800f580:	46bd      	mov	sp, r7
 800f582:	bd80      	pop	{r7, pc}
 800f584:	ffceff88 	.word	0xffceff88
 800f588:	00100040 	.word	0x00100040
 800f58c:	00100030 	.word	0x00100030
 800f590:	00100020 	.word	0x00100020

0800f594 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f594:	b480      	push	{r7}
 800f596:	b083      	sub	sp, #12
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f59c:	bf00      	nop
 800f59e:	370c      	adds	r7, #12
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a6:	4770      	bx	lr

0800f5a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f5a8:	b480      	push	{r7}
 800f5aa:	b083      	sub	sp, #12
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f5b0:	bf00      	nop
 800f5b2:	370c      	adds	r7, #12
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ba:	4770      	bx	lr

0800f5bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f5bc:	b480      	push	{r7}
 800f5be:	b083      	sub	sp, #12
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f5c4:	bf00      	nop
 800f5c6:	370c      	adds	r7, #12
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ce:	4770      	bx	lr

0800f5d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f5d0:	b480      	push	{r7}
 800f5d2:	b083      	sub	sp, #12
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f5d8:	bf00      	nop
 800f5da:	370c      	adds	r7, #12
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e2:	4770      	bx	lr

0800f5e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f5e4:	b480      	push	{r7}
 800f5e6:	b085      	sub	sp, #20
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]
 800f5ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	4a40      	ldr	r2, [pc, #256]	; (800f6f8 <TIM_Base_SetConfig+0x114>)
 800f5f8:	4293      	cmp	r3, r2
 800f5fa:	d013      	beq.n	800f624 <TIM_Base_SetConfig+0x40>
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f602:	d00f      	beq.n	800f624 <TIM_Base_SetConfig+0x40>
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	4a3d      	ldr	r2, [pc, #244]	; (800f6fc <TIM_Base_SetConfig+0x118>)
 800f608:	4293      	cmp	r3, r2
 800f60a:	d00b      	beq.n	800f624 <TIM_Base_SetConfig+0x40>
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	4a3c      	ldr	r2, [pc, #240]	; (800f700 <TIM_Base_SetConfig+0x11c>)
 800f610:	4293      	cmp	r3, r2
 800f612:	d007      	beq.n	800f624 <TIM_Base_SetConfig+0x40>
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	4a3b      	ldr	r2, [pc, #236]	; (800f704 <TIM_Base_SetConfig+0x120>)
 800f618:	4293      	cmp	r3, r2
 800f61a:	d003      	beq.n	800f624 <TIM_Base_SetConfig+0x40>
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	4a3a      	ldr	r2, [pc, #232]	; (800f708 <TIM_Base_SetConfig+0x124>)
 800f620:	4293      	cmp	r3, r2
 800f622:	d108      	bne.n	800f636 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f62a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	685b      	ldr	r3, [r3, #4]
 800f630:	68fa      	ldr	r2, [r7, #12]
 800f632:	4313      	orrs	r3, r2
 800f634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	4a2f      	ldr	r2, [pc, #188]	; (800f6f8 <TIM_Base_SetConfig+0x114>)
 800f63a:	4293      	cmp	r3, r2
 800f63c:	d01f      	beq.n	800f67e <TIM_Base_SetConfig+0x9a>
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f644:	d01b      	beq.n	800f67e <TIM_Base_SetConfig+0x9a>
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	4a2c      	ldr	r2, [pc, #176]	; (800f6fc <TIM_Base_SetConfig+0x118>)
 800f64a:	4293      	cmp	r3, r2
 800f64c:	d017      	beq.n	800f67e <TIM_Base_SetConfig+0x9a>
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	4a2b      	ldr	r2, [pc, #172]	; (800f700 <TIM_Base_SetConfig+0x11c>)
 800f652:	4293      	cmp	r3, r2
 800f654:	d013      	beq.n	800f67e <TIM_Base_SetConfig+0x9a>
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	4a2a      	ldr	r2, [pc, #168]	; (800f704 <TIM_Base_SetConfig+0x120>)
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d00f      	beq.n	800f67e <TIM_Base_SetConfig+0x9a>
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	4a29      	ldr	r2, [pc, #164]	; (800f708 <TIM_Base_SetConfig+0x124>)
 800f662:	4293      	cmp	r3, r2
 800f664:	d00b      	beq.n	800f67e <TIM_Base_SetConfig+0x9a>
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	4a28      	ldr	r2, [pc, #160]	; (800f70c <TIM_Base_SetConfig+0x128>)
 800f66a:	4293      	cmp	r3, r2
 800f66c:	d007      	beq.n	800f67e <TIM_Base_SetConfig+0x9a>
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	4a27      	ldr	r2, [pc, #156]	; (800f710 <TIM_Base_SetConfig+0x12c>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d003      	beq.n	800f67e <TIM_Base_SetConfig+0x9a>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	4a26      	ldr	r2, [pc, #152]	; (800f714 <TIM_Base_SetConfig+0x130>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d108      	bne.n	800f690 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f684:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f686:	683b      	ldr	r3, [r7, #0]
 800f688:	68db      	ldr	r3, [r3, #12]
 800f68a:	68fa      	ldr	r2, [r7, #12]
 800f68c:	4313      	orrs	r3, r2
 800f68e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f696:	683b      	ldr	r3, [r7, #0]
 800f698:	695b      	ldr	r3, [r3, #20]
 800f69a:	4313      	orrs	r3, r2
 800f69c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	68fa      	ldr	r2, [r7, #12]
 800f6a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	689a      	ldr	r2, [r3, #8]
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f6ac:	683b      	ldr	r3, [r7, #0]
 800f6ae:	681a      	ldr	r2, [r3, #0]
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	4a10      	ldr	r2, [pc, #64]	; (800f6f8 <TIM_Base_SetConfig+0x114>)
 800f6b8:	4293      	cmp	r3, r2
 800f6ba:	d00f      	beq.n	800f6dc <TIM_Base_SetConfig+0xf8>
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	4a12      	ldr	r2, [pc, #72]	; (800f708 <TIM_Base_SetConfig+0x124>)
 800f6c0:	4293      	cmp	r3, r2
 800f6c2:	d00b      	beq.n	800f6dc <TIM_Base_SetConfig+0xf8>
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	4a11      	ldr	r2, [pc, #68]	; (800f70c <TIM_Base_SetConfig+0x128>)
 800f6c8:	4293      	cmp	r3, r2
 800f6ca:	d007      	beq.n	800f6dc <TIM_Base_SetConfig+0xf8>
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	4a10      	ldr	r2, [pc, #64]	; (800f710 <TIM_Base_SetConfig+0x12c>)
 800f6d0:	4293      	cmp	r3, r2
 800f6d2:	d003      	beq.n	800f6dc <TIM_Base_SetConfig+0xf8>
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	4a0f      	ldr	r2, [pc, #60]	; (800f714 <TIM_Base_SetConfig+0x130>)
 800f6d8:	4293      	cmp	r3, r2
 800f6da:	d103      	bne.n	800f6e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f6dc:	683b      	ldr	r3, [r7, #0]
 800f6de:	691a      	ldr	r2, [r3, #16]
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	2201      	movs	r2, #1
 800f6e8:	615a      	str	r2, [r3, #20]
}
 800f6ea:	bf00      	nop
 800f6ec:	3714      	adds	r7, #20
 800f6ee:	46bd      	mov	sp, r7
 800f6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f4:	4770      	bx	lr
 800f6f6:	bf00      	nop
 800f6f8:	40010000 	.word	0x40010000
 800f6fc:	40000400 	.word	0x40000400
 800f700:	40000800 	.word	0x40000800
 800f704:	40000c00 	.word	0x40000c00
 800f708:	40010400 	.word	0x40010400
 800f70c:	40014000 	.word	0x40014000
 800f710:	40014400 	.word	0x40014400
 800f714:	40014800 	.word	0x40014800

0800f718 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f718:	b480      	push	{r7}
 800f71a:	b087      	sub	sp, #28
 800f71c:	af00      	add	r7, sp, #0
 800f71e:	6078      	str	r0, [r7, #4]
 800f720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	6a1b      	ldr	r3, [r3, #32]
 800f726:	f023 0201 	bic.w	r2, r3, #1
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6a1b      	ldr	r3, [r3, #32]
 800f732:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	685b      	ldr	r3, [r3, #4]
 800f738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	699b      	ldr	r3, [r3, #24]
 800f73e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f740:	68fa      	ldr	r2, [r7, #12]
 800f742:	4b37      	ldr	r3, [pc, #220]	; (800f820 <TIM_OC1_SetConfig+0x108>)
 800f744:	4013      	ands	r3, r2
 800f746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	f023 0303 	bic.w	r3, r3, #3
 800f74e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	68fa      	ldr	r2, [r7, #12]
 800f756:	4313      	orrs	r3, r2
 800f758:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f75a:	697b      	ldr	r3, [r7, #20]
 800f75c:	f023 0302 	bic.w	r3, r3, #2
 800f760:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f762:	683b      	ldr	r3, [r7, #0]
 800f764:	689b      	ldr	r3, [r3, #8]
 800f766:	697a      	ldr	r2, [r7, #20]
 800f768:	4313      	orrs	r3, r2
 800f76a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	4a2d      	ldr	r2, [pc, #180]	; (800f824 <TIM_OC1_SetConfig+0x10c>)
 800f770:	4293      	cmp	r3, r2
 800f772:	d00f      	beq.n	800f794 <TIM_OC1_SetConfig+0x7c>
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	4a2c      	ldr	r2, [pc, #176]	; (800f828 <TIM_OC1_SetConfig+0x110>)
 800f778:	4293      	cmp	r3, r2
 800f77a:	d00b      	beq.n	800f794 <TIM_OC1_SetConfig+0x7c>
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	4a2b      	ldr	r2, [pc, #172]	; (800f82c <TIM_OC1_SetConfig+0x114>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d007      	beq.n	800f794 <TIM_OC1_SetConfig+0x7c>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	4a2a      	ldr	r2, [pc, #168]	; (800f830 <TIM_OC1_SetConfig+0x118>)
 800f788:	4293      	cmp	r3, r2
 800f78a:	d003      	beq.n	800f794 <TIM_OC1_SetConfig+0x7c>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	4a29      	ldr	r2, [pc, #164]	; (800f834 <TIM_OC1_SetConfig+0x11c>)
 800f790:	4293      	cmp	r3, r2
 800f792:	d10c      	bne.n	800f7ae <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	f023 0308 	bic.w	r3, r3, #8
 800f79a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f79c:	683b      	ldr	r3, [r7, #0]
 800f79e:	68db      	ldr	r3, [r3, #12]
 800f7a0:	697a      	ldr	r2, [r7, #20]
 800f7a2:	4313      	orrs	r3, r2
 800f7a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f7a6:	697b      	ldr	r3, [r7, #20]
 800f7a8:	f023 0304 	bic.w	r3, r3, #4
 800f7ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	4a1c      	ldr	r2, [pc, #112]	; (800f824 <TIM_OC1_SetConfig+0x10c>)
 800f7b2:	4293      	cmp	r3, r2
 800f7b4:	d00f      	beq.n	800f7d6 <TIM_OC1_SetConfig+0xbe>
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	4a1b      	ldr	r2, [pc, #108]	; (800f828 <TIM_OC1_SetConfig+0x110>)
 800f7ba:	4293      	cmp	r3, r2
 800f7bc:	d00b      	beq.n	800f7d6 <TIM_OC1_SetConfig+0xbe>
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	4a1a      	ldr	r2, [pc, #104]	; (800f82c <TIM_OC1_SetConfig+0x114>)
 800f7c2:	4293      	cmp	r3, r2
 800f7c4:	d007      	beq.n	800f7d6 <TIM_OC1_SetConfig+0xbe>
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	4a19      	ldr	r2, [pc, #100]	; (800f830 <TIM_OC1_SetConfig+0x118>)
 800f7ca:	4293      	cmp	r3, r2
 800f7cc:	d003      	beq.n	800f7d6 <TIM_OC1_SetConfig+0xbe>
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	4a18      	ldr	r2, [pc, #96]	; (800f834 <TIM_OC1_SetConfig+0x11c>)
 800f7d2:	4293      	cmp	r3, r2
 800f7d4:	d111      	bne.n	800f7fa <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f7d6:	693b      	ldr	r3, [r7, #16]
 800f7d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f7dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f7de:	693b      	ldr	r3, [r7, #16]
 800f7e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f7e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f7e6:	683b      	ldr	r3, [r7, #0]
 800f7e8:	695b      	ldr	r3, [r3, #20]
 800f7ea:	693a      	ldr	r2, [r7, #16]
 800f7ec:	4313      	orrs	r3, r2
 800f7ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	699b      	ldr	r3, [r3, #24]
 800f7f4:	693a      	ldr	r2, [r7, #16]
 800f7f6:	4313      	orrs	r3, r2
 800f7f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	693a      	ldr	r2, [r7, #16]
 800f7fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	68fa      	ldr	r2, [r7, #12]
 800f804:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	685a      	ldr	r2, [r3, #4]
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	697a      	ldr	r2, [r7, #20]
 800f812:	621a      	str	r2, [r3, #32]
}
 800f814:	bf00      	nop
 800f816:	371c      	adds	r7, #28
 800f818:	46bd      	mov	sp, r7
 800f81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81e:	4770      	bx	lr
 800f820:	fffeff8f 	.word	0xfffeff8f
 800f824:	40010000 	.word	0x40010000
 800f828:	40010400 	.word	0x40010400
 800f82c:	40014000 	.word	0x40014000
 800f830:	40014400 	.word	0x40014400
 800f834:	40014800 	.word	0x40014800

0800f838 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f838:	b480      	push	{r7}
 800f83a:	b087      	sub	sp, #28
 800f83c:	af00      	add	r7, sp, #0
 800f83e:	6078      	str	r0, [r7, #4]
 800f840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	6a1b      	ldr	r3, [r3, #32]
 800f846:	f023 0210 	bic.w	r2, r3, #16
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	6a1b      	ldr	r3, [r3, #32]
 800f852:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	685b      	ldr	r3, [r3, #4]
 800f858:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	699b      	ldr	r3, [r3, #24]
 800f85e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f860:	68fa      	ldr	r2, [r7, #12]
 800f862:	4b34      	ldr	r3, [pc, #208]	; (800f934 <TIM_OC2_SetConfig+0xfc>)
 800f864:	4013      	ands	r3, r2
 800f866:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f86e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f870:	683b      	ldr	r3, [r7, #0]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	021b      	lsls	r3, r3, #8
 800f876:	68fa      	ldr	r2, [r7, #12]
 800f878:	4313      	orrs	r3, r2
 800f87a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f87c:	697b      	ldr	r3, [r7, #20]
 800f87e:	f023 0320 	bic.w	r3, r3, #32
 800f882:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	689b      	ldr	r3, [r3, #8]
 800f888:	011b      	lsls	r3, r3, #4
 800f88a:	697a      	ldr	r2, [r7, #20]
 800f88c:	4313      	orrs	r3, r2
 800f88e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	4a29      	ldr	r2, [pc, #164]	; (800f938 <TIM_OC2_SetConfig+0x100>)
 800f894:	4293      	cmp	r3, r2
 800f896:	d003      	beq.n	800f8a0 <TIM_OC2_SetConfig+0x68>
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	4a28      	ldr	r2, [pc, #160]	; (800f93c <TIM_OC2_SetConfig+0x104>)
 800f89c:	4293      	cmp	r3, r2
 800f89e:	d10d      	bne.n	800f8bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f8a0:	697b      	ldr	r3, [r7, #20]
 800f8a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f8a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f8a8:	683b      	ldr	r3, [r7, #0]
 800f8aa:	68db      	ldr	r3, [r3, #12]
 800f8ac:	011b      	lsls	r3, r3, #4
 800f8ae:	697a      	ldr	r2, [r7, #20]
 800f8b0:	4313      	orrs	r3, r2
 800f8b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f8b4:	697b      	ldr	r3, [r7, #20]
 800f8b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f8ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	4a1e      	ldr	r2, [pc, #120]	; (800f938 <TIM_OC2_SetConfig+0x100>)
 800f8c0:	4293      	cmp	r3, r2
 800f8c2:	d00f      	beq.n	800f8e4 <TIM_OC2_SetConfig+0xac>
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	4a1d      	ldr	r2, [pc, #116]	; (800f93c <TIM_OC2_SetConfig+0x104>)
 800f8c8:	4293      	cmp	r3, r2
 800f8ca:	d00b      	beq.n	800f8e4 <TIM_OC2_SetConfig+0xac>
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	4a1c      	ldr	r2, [pc, #112]	; (800f940 <TIM_OC2_SetConfig+0x108>)
 800f8d0:	4293      	cmp	r3, r2
 800f8d2:	d007      	beq.n	800f8e4 <TIM_OC2_SetConfig+0xac>
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	4a1b      	ldr	r2, [pc, #108]	; (800f944 <TIM_OC2_SetConfig+0x10c>)
 800f8d8:	4293      	cmp	r3, r2
 800f8da:	d003      	beq.n	800f8e4 <TIM_OC2_SetConfig+0xac>
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	4a1a      	ldr	r2, [pc, #104]	; (800f948 <TIM_OC2_SetConfig+0x110>)
 800f8e0:	4293      	cmp	r3, r2
 800f8e2:	d113      	bne.n	800f90c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f8e4:	693b      	ldr	r3, [r7, #16]
 800f8e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f8ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f8ec:	693b      	ldr	r3, [r7, #16]
 800f8ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f8f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f8f4:	683b      	ldr	r3, [r7, #0]
 800f8f6:	695b      	ldr	r3, [r3, #20]
 800f8f8:	009b      	lsls	r3, r3, #2
 800f8fa:	693a      	ldr	r2, [r7, #16]
 800f8fc:	4313      	orrs	r3, r2
 800f8fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f900:	683b      	ldr	r3, [r7, #0]
 800f902:	699b      	ldr	r3, [r3, #24]
 800f904:	009b      	lsls	r3, r3, #2
 800f906:	693a      	ldr	r2, [r7, #16]
 800f908:	4313      	orrs	r3, r2
 800f90a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	693a      	ldr	r2, [r7, #16]
 800f910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	68fa      	ldr	r2, [r7, #12]
 800f916:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f918:	683b      	ldr	r3, [r7, #0]
 800f91a:	685a      	ldr	r2, [r3, #4]
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	697a      	ldr	r2, [r7, #20]
 800f924:	621a      	str	r2, [r3, #32]
}
 800f926:	bf00      	nop
 800f928:	371c      	adds	r7, #28
 800f92a:	46bd      	mov	sp, r7
 800f92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f930:	4770      	bx	lr
 800f932:	bf00      	nop
 800f934:	feff8fff 	.word	0xfeff8fff
 800f938:	40010000 	.word	0x40010000
 800f93c:	40010400 	.word	0x40010400
 800f940:	40014000 	.word	0x40014000
 800f944:	40014400 	.word	0x40014400
 800f948:	40014800 	.word	0x40014800

0800f94c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f94c:	b480      	push	{r7}
 800f94e:	b087      	sub	sp, #28
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
 800f954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	6a1b      	ldr	r3, [r3, #32]
 800f95a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	6a1b      	ldr	r3, [r3, #32]
 800f966:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	685b      	ldr	r3, [r3, #4]
 800f96c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	69db      	ldr	r3, [r3, #28]
 800f972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f97a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	f023 0303 	bic.w	r3, r3, #3
 800f982:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f984:	683b      	ldr	r3, [r7, #0]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	68fa      	ldr	r2, [r7, #12]
 800f98a:	4313      	orrs	r3, r2
 800f98c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f98e:	697b      	ldr	r3, [r7, #20]
 800f990:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f994:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f996:	683b      	ldr	r3, [r7, #0]
 800f998:	689b      	ldr	r3, [r3, #8]
 800f99a:	021b      	lsls	r3, r3, #8
 800f99c:	697a      	ldr	r2, [r7, #20]
 800f99e:	4313      	orrs	r3, r2
 800f9a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	4a27      	ldr	r2, [pc, #156]	; (800fa44 <TIM_OC3_SetConfig+0xf8>)
 800f9a6:	4293      	cmp	r3, r2
 800f9a8:	d003      	beq.n	800f9b2 <TIM_OC3_SetConfig+0x66>
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	4a26      	ldr	r2, [pc, #152]	; (800fa48 <TIM_OC3_SetConfig+0xfc>)
 800f9ae:	4293      	cmp	r3, r2
 800f9b0:	d10d      	bne.n	800f9ce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f9b2:	697b      	ldr	r3, [r7, #20]
 800f9b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f9b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f9ba:	683b      	ldr	r3, [r7, #0]
 800f9bc:	68db      	ldr	r3, [r3, #12]
 800f9be:	021b      	lsls	r3, r3, #8
 800f9c0:	697a      	ldr	r2, [r7, #20]
 800f9c2:	4313      	orrs	r3, r2
 800f9c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f9c6:	697b      	ldr	r3, [r7, #20]
 800f9c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f9cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	4a1c      	ldr	r2, [pc, #112]	; (800fa44 <TIM_OC3_SetConfig+0xf8>)
 800f9d2:	4293      	cmp	r3, r2
 800f9d4:	d00f      	beq.n	800f9f6 <TIM_OC3_SetConfig+0xaa>
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	4a1b      	ldr	r2, [pc, #108]	; (800fa48 <TIM_OC3_SetConfig+0xfc>)
 800f9da:	4293      	cmp	r3, r2
 800f9dc:	d00b      	beq.n	800f9f6 <TIM_OC3_SetConfig+0xaa>
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	4a1a      	ldr	r2, [pc, #104]	; (800fa4c <TIM_OC3_SetConfig+0x100>)
 800f9e2:	4293      	cmp	r3, r2
 800f9e4:	d007      	beq.n	800f9f6 <TIM_OC3_SetConfig+0xaa>
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	4a19      	ldr	r2, [pc, #100]	; (800fa50 <TIM_OC3_SetConfig+0x104>)
 800f9ea:	4293      	cmp	r3, r2
 800f9ec:	d003      	beq.n	800f9f6 <TIM_OC3_SetConfig+0xaa>
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	4a18      	ldr	r2, [pc, #96]	; (800fa54 <TIM_OC3_SetConfig+0x108>)
 800f9f2:	4293      	cmp	r3, r2
 800f9f4:	d113      	bne.n	800fa1e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f9f6:	693b      	ldr	r3, [r7, #16]
 800f9f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f9fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f9fe:	693b      	ldr	r3, [r7, #16]
 800fa00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fa04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fa06:	683b      	ldr	r3, [r7, #0]
 800fa08:	695b      	ldr	r3, [r3, #20]
 800fa0a:	011b      	lsls	r3, r3, #4
 800fa0c:	693a      	ldr	r2, [r7, #16]
 800fa0e:	4313      	orrs	r3, r2
 800fa10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	699b      	ldr	r3, [r3, #24]
 800fa16:	011b      	lsls	r3, r3, #4
 800fa18:	693a      	ldr	r2, [r7, #16]
 800fa1a:	4313      	orrs	r3, r2
 800fa1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	693a      	ldr	r2, [r7, #16]
 800fa22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	68fa      	ldr	r2, [r7, #12]
 800fa28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	685a      	ldr	r2, [r3, #4]
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	697a      	ldr	r2, [r7, #20]
 800fa36:	621a      	str	r2, [r3, #32]
}
 800fa38:	bf00      	nop
 800fa3a:	371c      	adds	r7, #28
 800fa3c:	46bd      	mov	sp, r7
 800fa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa42:	4770      	bx	lr
 800fa44:	40010000 	.word	0x40010000
 800fa48:	40010400 	.word	0x40010400
 800fa4c:	40014000 	.word	0x40014000
 800fa50:	40014400 	.word	0x40014400
 800fa54:	40014800 	.word	0x40014800

0800fa58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fa58:	b480      	push	{r7}
 800fa5a:	b087      	sub	sp, #28
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
 800fa60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	6a1b      	ldr	r3, [r3, #32]
 800fa66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6a1b      	ldr	r3, [r3, #32]
 800fa72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	685b      	ldr	r3, [r3, #4]
 800fa78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	69db      	ldr	r3, [r3, #28]
 800fa7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fa86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fa8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	021b      	lsls	r3, r3, #8
 800fa96:	68fa      	ldr	r2, [r7, #12]
 800fa98:	4313      	orrs	r3, r2
 800fa9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fa9c:	693b      	ldr	r3, [r7, #16]
 800fa9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800faa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800faa4:	683b      	ldr	r3, [r7, #0]
 800faa6:	689b      	ldr	r3, [r3, #8]
 800faa8:	031b      	lsls	r3, r3, #12
 800faaa:	693a      	ldr	r2, [r7, #16]
 800faac:	4313      	orrs	r3, r2
 800faae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	4a18      	ldr	r2, [pc, #96]	; (800fb14 <TIM_OC4_SetConfig+0xbc>)
 800fab4:	4293      	cmp	r3, r2
 800fab6:	d00f      	beq.n	800fad8 <TIM_OC4_SetConfig+0x80>
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	4a17      	ldr	r2, [pc, #92]	; (800fb18 <TIM_OC4_SetConfig+0xc0>)
 800fabc:	4293      	cmp	r3, r2
 800fabe:	d00b      	beq.n	800fad8 <TIM_OC4_SetConfig+0x80>
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	4a16      	ldr	r2, [pc, #88]	; (800fb1c <TIM_OC4_SetConfig+0xc4>)
 800fac4:	4293      	cmp	r3, r2
 800fac6:	d007      	beq.n	800fad8 <TIM_OC4_SetConfig+0x80>
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	4a15      	ldr	r2, [pc, #84]	; (800fb20 <TIM_OC4_SetConfig+0xc8>)
 800facc:	4293      	cmp	r3, r2
 800face:	d003      	beq.n	800fad8 <TIM_OC4_SetConfig+0x80>
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	4a14      	ldr	r2, [pc, #80]	; (800fb24 <TIM_OC4_SetConfig+0xcc>)
 800fad4:	4293      	cmp	r3, r2
 800fad6:	d109      	bne.n	800faec <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800fade:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fae0:	683b      	ldr	r3, [r7, #0]
 800fae2:	695b      	ldr	r3, [r3, #20]
 800fae4:	019b      	lsls	r3, r3, #6
 800fae6:	697a      	ldr	r2, [r7, #20]
 800fae8:	4313      	orrs	r3, r2
 800faea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	697a      	ldr	r2, [r7, #20]
 800faf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	68fa      	ldr	r2, [r7, #12]
 800faf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800faf8:	683b      	ldr	r3, [r7, #0]
 800fafa:	685a      	ldr	r2, [r3, #4]
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	693a      	ldr	r2, [r7, #16]
 800fb04:	621a      	str	r2, [r3, #32]
}
 800fb06:	bf00      	nop
 800fb08:	371c      	adds	r7, #28
 800fb0a:	46bd      	mov	sp, r7
 800fb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb10:	4770      	bx	lr
 800fb12:	bf00      	nop
 800fb14:	40010000 	.word	0x40010000
 800fb18:	40010400 	.word	0x40010400
 800fb1c:	40014000 	.word	0x40014000
 800fb20:	40014400 	.word	0x40014400
 800fb24:	40014800 	.word	0x40014800

0800fb28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800fb28:	b480      	push	{r7}
 800fb2a:	b087      	sub	sp, #28
 800fb2c:	af00      	add	r7, sp, #0
 800fb2e:	6078      	str	r0, [r7, #4]
 800fb30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	6a1b      	ldr	r3, [r3, #32]
 800fb36:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	6a1b      	ldr	r3, [r3, #32]
 800fb42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	685b      	ldr	r3, [r3, #4]
 800fb48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fb56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fb58:	683b      	ldr	r3, [r7, #0]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	68fa      	ldr	r2, [r7, #12]
 800fb5e:	4313      	orrs	r3, r2
 800fb60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800fb62:	693b      	ldr	r3, [r7, #16]
 800fb64:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800fb68:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800fb6a:	683b      	ldr	r3, [r7, #0]
 800fb6c:	689b      	ldr	r3, [r3, #8]
 800fb6e:	041b      	lsls	r3, r3, #16
 800fb70:	693a      	ldr	r2, [r7, #16]
 800fb72:	4313      	orrs	r3, r2
 800fb74:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	4a17      	ldr	r2, [pc, #92]	; (800fbd8 <TIM_OC5_SetConfig+0xb0>)
 800fb7a:	4293      	cmp	r3, r2
 800fb7c:	d00f      	beq.n	800fb9e <TIM_OC5_SetConfig+0x76>
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	4a16      	ldr	r2, [pc, #88]	; (800fbdc <TIM_OC5_SetConfig+0xb4>)
 800fb82:	4293      	cmp	r3, r2
 800fb84:	d00b      	beq.n	800fb9e <TIM_OC5_SetConfig+0x76>
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	4a15      	ldr	r2, [pc, #84]	; (800fbe0 <TIM_OC5_SetConfig+0xb8>)
 800fb8a:	4293      	cmp	r3, r2
 800fb8c:	d007      	beq.n	800fb9e <TIM_OC5_SetConfig+0x76>
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	4a14      	ldr	r2, [pc, #80]	; (800fbe4 <TIM_OC5_SetConfig+0xbc>)
 800fb92:	4293      	cmp	r3, r2
 800fb94:	d003      	beq.n	800fb9e <TIM_OC5_SetConfig+0x76>
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	4a13      	ldr	r2, [pc, #76]	; (800fbe8 <TIM_OC5_SetConfig+0xc0>)
 800fb9a:	4293      	cmp	r3, r2
 800fb9c:	d109      	bne.n	800fbb2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fb9e:	697b      	ldr	r3, [r7, #20]
 800fba0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fba4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fba6:	683b      	ldr	r3, [r7, #0]
 800fba8:	695b      	ldr	r3, [r3, #20]
 800fbaa:	021b      	lsls	r3, r3, #8
 800fbac:	697a      	ldr	r2, [r7, #20]
 800fbae:	4313      	orrs	r3, r2
 800fbb0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	697a      	ldr	r2, [r7, #20]
 800fbb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	68fa      	ldr	r2, [r7, #12]
 800fbbc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fbbe:	683b      	ldr	r3, [r7, #0]
 800fbc0:	685a      	ldr	r2, [r3, #4]
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	693a      	ldr	r2, [r7, #16]
 800fbca:	621a      	str	r2, [r3, #32]
}
 800fbcc:	bf00      	nop
 800fbce:	371c      	adds	r7, #28
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd6:	4770      	bx	lr
 800fbd8:	40010000 	.word	0x40010000
 800fbdc:	40010400 	.word	0x40010400
 800fbe0:	40014000 	.word	0x40014000
 800fbe4:	40014400 	.word	0x40014400
 800fbe8:	40014800 	.word	0x40014800

0800fbec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800fbec:	b480      	push	{r7}
 800fbee:	b087      	sub	sp, #28
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	6078      	str	r0, [r7, #4]
 800fbf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	6a1b      	ldr	r3, [r3, #32]
 800fbfa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	6a1b      	ldr	r3, [r3, #32]
 800fc06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	685b      	ldr	r3, [r3, #4]
 800fc0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fc12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fc1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fc1c:	683b      	ldr	r3, [r7, #0]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	021b      	lsls	r3, r3, #8
 800fc22:	68fa      	ldr	r2, [r7, #12]
 800fc24:	4313      	orrs	r3, r2
 800fc26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800fc28:	693b      	ldr	r3, [r7, #16]
 800fc2a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fc2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800fc30:	683b      	ldr	r3, [r7, #0]
 800fc32:	689b      	ldr	r3, [r3, #8]
 800fc34:	051b      	lsls	r3, r3, #20
 800fc36:	693a      	ldr	r2, [r7, #16]
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	4a18      	ldr	r2, [pc, #96]	; (800fca0 <TIM_OC6_SetConfig+0xb4>)
 800fc40:	4293      	cmp	r3, r2
 800fc42:	d00f      	beq.n	800fc64 <TIM_OC6_SetConfig+0x78>
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	4a17      	ldr	r2, [pc, #92]	; (800fca4 <TIM_OC6_SetConfig+0xb8>)
 800fc48:	4293      	cmp	r3, r2
 800fc4a:	d00b      	beq.n	800fc64 <TIM_OC6_SetConfig+0x78>
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	4a16      	ldr	r2, [pc, #88]	; (800fca8 <TIM_OC6_SetConfig+0xbc>)
 800fc50:	4293      	cmp	r3, r2
 800fc52:	d007      	beq.n	800fc64 <TIM_OC6_SetConfig+0x78>
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	4a15      	ldr	r2, [pc, #84]	; (800fcac <TIM_OC6_SetConfig+0xc0>)
 800fc58:	4293      	cmp	r3, r2
 800fc5a:	d003      	beq.n	800fc64 <TIM_OC6_SetConfig+0x78>
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	4a14      	ldr	r2, [pc, #80]	; (800fcb0 <TIM_OC6_SetConfig+0xc4>)
 800fc60:	4293      	cmp	r3, r2
 800fc62:	d109      	bne.n	800fc78 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800fc64:	697b      	ldr	r3, [r7, #20]
 800fc66:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800fc6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fc6c:	683b      	ldr	r3, [r7, #0]
 800fc6e:	695b      	ldr	r3, [r3, #20]
 800fc70:	029b      	lsls	r3, r3, #10
 800fc72:	697a      	ldr	r2, [r7, #20]
 800fc74:	4313      	orrs	r3, r2
 800fc76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	697a      	ldr	r2, [r7, #20]
 800fc7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	68fa      	ldr	r2, [r7, #12]
 800fc82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fc84:	683b      	ldr	r3, [r7, #0]
 800fc86:	685a      	ldr	r2, [r3, #4]
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	693a      	ldr	r2, [r7, #16]
 800fc90:	621a      	str	r2, [r3, #32]
}
 800fc92:	bf00      	nop
 800fc94:	371c      	adds	r7, #28
 800fc96:	46bd      	mov	sp, r7
 800fc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9c:	4770      	bx	lr
 800fc9e:	bf00      	nop
 800fca0:	40010000 	.word	0x40010000
 800fca4:	40010400 	.word	0x40010400
 800fca8:	40014000 	.word	0x40014000
 800fcac:	40014400 	.word	0x40014400
 800fcb0:	40014800 	.word	0x40014800

0800fcb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fcb4:	b480      	push	{r7}
 800fcb6:	b087      	sub	sp, #28
 800fcb8:	af00      	add	r7, sp, #0
 800fcba:	60f8      	str	r0, [r7, #12]
 800fcbc:	60b9      	str	r1, [r7, #8]
 800fcbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	6a1b      	ldr	r3, [r3, #32]
 800fcc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	6a1b      	ldr	r3, [r3, #32]
 800fcca:	f023 0201 	bic.w	r2, r3, #1
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	699b      	ldr	r3, [r3, #24]
 800fcd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fcd8:	693b      	ldr	r3, [r7, #16]
 800fcda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fcde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	011b      	lsls	r3, r3, #4
 800fce4:	693a      	ldr	r2, [r7, #16]
 800fce6:	4313      	orrs	r3, r2
 800fce8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fcea:	697b      	ldr	r3, [r7, #20]
 800fcec:	f023 030a 	bic.w	r3, r3, #10
 800fcf0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fcf2:	697a      	ldr	r2, [r7, #20]
 800fcf4:	68bb      	ldr	r3, [r7, #8]
 800fcf6:	4313      	orrs	r3, r2
 800fcf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	693a      	ldr	r2, [r7, #16]
 800fcfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	697a      	ldr	r2, [r7, #20]
 800fd04:	621a      	str	r2, [r3, #32]
}
 800fd06:	bf00      	nop
 800fd08:	371c      	adds	r7, #28
 800fd0a:	46bd      	mov	sp, r7
 800fd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd10:	4770      	bx	lr

0800fd12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fd12:	b480      	push	{r7}
 800fd14:	b087      	sub	sp, #28
 800fd16:	af00      	add	r7, sp, #0
 800fd18:	60f8      	str	r0, [r7, #12]
 800fd1a:	60b9      	str	r1, [r7, #8]
 800fd1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	6a1b      	ldr	r3, [r3, #32]
 800fd22:	f023 0210 	bic.w	r2, r3, #16
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	699b      	ldr	r3, [r3, #24]
 800fd2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	6a1b      	ldr	r3, [r3, #32]
 800fd34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fd36:	697b      	ldr	r3, [r7, #20]
 800fd38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fd3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	031b      	lsls	r3, r3, #12
 800fd42:	697a      	ldr	r2, [r7, #20]
 800fd44:	4313      	orrs	r3, r2
 800fd46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fd48:	693b      	ldr	r3, [r7, #16]
 800fd4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800fd4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fd50:	68bb      	ldr	r3, [r7, #8]
 800fd52:	011b      	lsls	r3, r3, #4
 800fd54:	693a      	ldr	r2, [r7, #16]
 800fd56:	4313      	orrs	r3, r2
 800fd58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	697a      	ldr	r2, [r7, #20]
 800fd5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	693a      	ldr	r2, [r7, #16]
 800fd64:	621a      	str	r2, [r3, #32]
}
 800fd66:	bf00      	nop
 800fd68:	371c      	adds	r7, #28
 800fd6a:	46bd      	mov	sp, r7
 800fd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd70:	4770      	bx	lr
	...

0800fd74 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fd74:	b480      	push	{r7}
 800fd76:	b085      	sub	sp, #20
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	6078      	str	r0, [r7, #4]
 800fd7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	689b      	ldr	r3, [r3, #8]
 800fd82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fd84:	68fa      	ldr	r2, [r7, #12]
 800fd86:	4b09      	ldr	r3, [pc, #36]	; (800fdac <TIM_ITRx_SetConfig+0x38>)
 800fd88:	4013      	ands	r3, r2
 800fd8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fd8c:	683a      	ldr	r2, [r7, #0]
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	4313      	orrs	r3, r2
 800fd92:	f043 0307 	orr.w	r3, r3, #7
 800fd96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	68fa      	ldr	r2, [r7, #12]
 800fd9c:	609a      	str	r2, [r3, #8]
}
 800fd9e:	bf00      	nop
 800fda0:	3714      	adds	r7, #20
 800fda2:	46bd      	mov	sp, r7
 800fda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda8:	4770      	bx	lr
 800fdaa:	bf00      	nop
 800fdac:	ffcfff8f 	.word	0xffcfff8f

0800fdb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fdb0:	b480      	push	{r7}
 800fdb2:	b087      	sub	sp, #28
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	60f8      	str	r0, [r7, #12]
 800fdb8:	60b9      	str	r1, [r7, #8]
 800fdba:	607a      	str	r2, [r7, #4]
 800fdbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	689b      	ldr	r3, [r3, #8]
 800fdc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fdc4:	697b      	ldr	r3, [r7, #20]
 800fdc6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fdca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fdcc:	683b      	ldr	r3, [r7, #0]
 800fdce:	021a      	lsls	r2, r3, #8
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	431a      	orrs	r2, r3
 800fdd4:	68bb      	ldr	r3, [r7, #8]
 800fdd6:	4313      	orrs	r3, r2
 800fdd8:	697a      	ldr	r2, [r7, #20]
 800fdda:	4313      	orrs	r3, r2
 800fddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	697a      	ldr	r2, [r7, #20]
 800fde2:	609a      	str	r2, [r3, #8]
}
 800fde4:	bf00      	nop
 800fde6:	371c      	adds	r7, #28
 800fde8:	46bd      	mov	sp, r7
 800fdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdee:	4770      	bx	lr

0800fdf0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fdf0:	b480      	push	{r7}
 800fdf2:	b087      	sub	sp, #28
 800fdf4:	af00      	add	r7, sp, #0
 800fdf6:	60f8      	str	r0, [r7, #12]
 800fdf8:	60b9      	str	r1, [r7, #8]
 800fdfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fdfc:	68bb      	ldr	r3, [r7, #8]
 800fdfe:	f003 031f 	and.w	r3, r3, #31
 800fe02:	2201      	movs	r2, #1
 800fe04:	fa02 f303 	lsl.w	r3, r2, r3
 800fe08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	6a1a      	ldr	r2, [r3, #32]
 800fe0e:	697b      	ldr	r3, [r7, #20]
 800fe10:	43db      	mvns	r3, r3
 800fe12:	401a      	ands	r2, r3
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	6a1a      	ldr	r2, [r3, #32]
 800fe1c:	68bb      	ldr	r3, [r7, #8]
 800fe1e:	f003 031f 	and.w	r3, r3, #31
 800fe22:	6879      	ldr	r1, [r7, #4]
 800fe24:	fa01 f303 	lsl.w	r3, r1, r3
 800fe28:	431a      	orrs	r2, r3
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	621a      	str	r2, [r3, #32]
}
 800fe2e:	bf00      	nop
 800fe30:	371c      	adds	r7, #28
 800fe32:	46bd      	mov	sp, r7
 800fe34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe38:	4770      	bx	lr
	...

0800fe3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fe3c:	b480      	push	{r7}
 800fe3e:	b085      	sub	sp, #20
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	6078      	str	r0, [r7, #4]
 800fe44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe4c:	2b01      	cmp	r3, #1
 800fe4e:	d101      	bne.n	800fe54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fe50:	2302      	movs	r3, #2
 800fe52:	e068      	b.n	800ff26 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2201      	movs	r2, #1
 800fe58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	2202      	movs	r2, #2
 800fe60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	685b      	ldr	r3, [r3, #4]
 800fe6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	689b      	ldr	r3, [r3, #8]
 800fe72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	4a2e      	ldr	r2, [pc, #184]	; (800ff34 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800fe7a:	4293      	cmp	r3, r2
 800fe7c:	d004      	beq.n	800fe88 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	4a2d      	ldr	r2, [pc, #180]	; (800ff38 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800fe84:	4293      	cmp	r3, r2
 800fe86:	d108      	bne.n	800fe9a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800fe8e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fe90:	683b      	ldr	r3, [r7, #0]
 800fe92:	685b      	ldr	r3, [r3, #4]
 800fe94:	68fa      	ldr	r2, [r7, #12]
 800fe96:	4313      	orrs	r3, r2
 800fe98:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fea0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	68fa      	ldr	r2, [r7, #12]
 800fea8:	4313      	orrs	r3, r2
 800feaa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	68fa      	ldr	r2, [r7, #12]
 800feb2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	4a1e      	ldr	r2, [pc, #120]	; (800ff34 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800feba:	4293      	cmp	r3, r2
 800febc:	d01d      	beq.n	800fefa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fec6:	d018      	beq.n	800fefa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	4a1b      	ldr	r2, [pc, #108]	; (800ff3c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fece:	4293      	cmp	r3, r2
 800fed0:	d013      	beq.n	800fefa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	4a1a      	ldr	r2, [pc, #104]	; (800ff40 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fed8:	4293      	cmp	r3, r2
 800feda:	d00e      	beq.n	800fefa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	4a18      	ldr	r2, [pc, #96]	; (800ff44 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fee2:	4293      	cmp	r3, r2
 800fee4:	d009      	beq.n	800fefa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	4a13      	ldr	r2, [pc, #76]	; (800ff38 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800feec:	4293      	cmp	r3, r2
 800feee:	d004      	beq.n	800fefa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	4a14      	ldr	r2, [pc, #80]	; (800ff48 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fef6:	4293      	cmp	r3, r2
 800fef8:	d10c      	bne.n	800ff14 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fefa:	68bb      	ldr	r3, [r7, #8]
 800fefc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ff00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ff02:	683b      	ldr	r3, [r7, #0]
 800ff04:	689b      	ldr	r3, [r3, #8]
 800ff06:	68ba      	ldr	r2, [r7, #8]
 800ff08:	4313      	orrs	r3, r2
 800ff0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	68ba      	ldr	r2, [r7, #8]
 800ff12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	2201      	movs	r2, #1
 800ff18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	2200      	movs	r2, #0
 800ff20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ff24:	2300      	movs	r3, #0
}
 800ff26:	4618      	mov	r0, r3
 800ff28:	3714      	adds	r7, #20
 800ff2a:	46bd      	mov	sp, r7
 800ff2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff30:	4770      	bx	lr
 800ff32:	bf00      	nop
 800ff34:	40010000 	.word	0x40010000
 800ff38:	40010400 	.word	0x40010400
 800ff3c:	40000400 	.word	0x40000400
 800ff40:	40000800 	.word	0x40000800
 800ff44:	40000c00 	.word	0x40000c00
 800ff48:	40001800 	.word	0x40001800

0800ff4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ff4c:	b480      	push	{r7}
 800ff4e:	b083      	sub	sp, #12
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ff54:	bf00      	nop
 800ff56:	370c      	adds	r7, #12
 800ff58:	46bd      	mov	sp, r7
 800ff5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff5e:	4770      	bx	lr

0800ff60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ff60:	b480      	push	{r7}
 800ff62:	b083      	sub	sp, #12
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ff68:	bf00      	nop
 800ff6a:	370c      	adds	r7, #12
 800ff6c:	46bd      	mov	sp, r7
 800ff6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff72:	4770      	bx	lr

0800ff74 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ff74:	b480      	push	{r7}
 800ff76:	b083      	sub	sp, #12
 800ff78:	af00      	add	r7, sp, #0
 800ff7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ff7c:	bf00      	nop
 800ff7e:	370c      	adds	r7, #12
 800ff80:	46bd      	mov	sp, r7
 800ff82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff86:	4770      	bx	lr

0800ff88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	b082      	sub	sp, #8
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d101      	bne.n	800ff9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ff96:	2301      	movs	r3, #1
 800ff98:	e042      	b.n	8010020 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d106      	bne.n	800ffb2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ffac:	6878      	ldr	r0, [r7, #4]
 800ffae:	f7f4 fc03 	bl	80047b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	2224      	movs	r2, #36	; 0x24
 800ffb6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	681a      	ldr	r2, [r3, #0]
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	f022 0201 	bic.w	r2, r2, #1
 800ffc8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ffca:	6878      	ldr	r0, [r7, #4]
 800ffcc:	f000 fbe0 	bl	8010790 <UART_SetConfig>
 800ffd0:	4603      	mov	r3, r0
 800ffd2:	2b01      	cmp	r3, #1
 800ffd4:	d101      	bne.n	800ffda <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800ffd6:	2301      	movs	r3, #1
 800ffd8:	e022      	b.n	8010020 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d002      	beq.n	800ffe8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800ffe2:	6878      	ldr	r0, [r7, #4]
 800ffe4:	f001 f934 	bl	8011250 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	685a      	ldr	r2, [r3, #4]
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fff6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	689a      	ldr	r2, [r3, #8]
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010006:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	681a      	ldr	r2, [r3, #0]
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	f042 0201 	orr.w	r2, r2, #1
 8010016:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010018:	6878      	ldr	r0, [r7, #4]
 801001a:	f001 f9bb 	bl	8011394 <UART_CheckIdleState>
 801001e:	4603      	mov	r3, r0
}
 8010020:	4618      	mov	r0, r3
 8010022:	3708      	adds	r7, #8
 8010024:	46bd      	mov	sp, r7
 8010026:	bd80      	pop	{r7, pc}

08010028 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010028:	b580      	push	{r7, lr}
 801002a:	b084      	sub	sp, #16
 801002c:	af00      	add	r7, sp, #0
 801002e:	60f8      	str	r0, [r7, #12]
 8010030:	60b9      	str	r1, [r7, #8]
 8010032:	4613      	mov	r3, r2
 8010034:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801003c:	2b20      	cmp	r3, #32
 801003e:	d168      	bne.n	8010112 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8010040:	68bb      	ldr	r3, [r7, #8]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d002      	beq.n	801004c <HAL_UART_Transmit_DMA+0x24>
 8010046:	88fb      	ldrh	r3, [r7, #6]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d101      	bne.n	8010050 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 801004c:	2301      	movs	r3, #1
 801004e:	e061      	b.n	8010114 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010056:	2b01      	cmp	r3, #1
 8010058:	d101      	bne.n	801005e <HAL_UART_Transmit_DMA+0x36>
 801005a:	2302      	movs	r3, #2
 801005c:	e05a      	b.n	8010114 <HAL_UART_Transmit_DMA+0xec>
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	2201      	movs	r2, #1
 8010062:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	68ba      	ldr	r2, [r7, #8]
 801006a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	88fa      	ldrh	r2, [r7, #6]
 8010070:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	88fa      	ldrh	r2, [r7, #6]
 8010078:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	2200      	movs	r2, #0
 8010080:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	2221      	movs	r2, #33	; 0x21
 8010088:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010090:	2b00      	cmp	r3, #0
 8010092:	d02c      	beq.n	80100ee <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010098:	4a20      	ldr	r2, [pc, #128]	; (801011c <HAL_UART_Transmit_DMA+0xf4>)
 801009a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80100a0:	4a1f      	ldr	r2, [pc, #124]	; (8010120 <HAL_UART_Transmit_DMA+0xf8>)
 80100a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80100a8:	4a1e      	ldr	r2, [pc, #120]	; (8010124 <HAL_UART_Transmit_DMA+0xfc>)
 80100aa:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80100b0:	2200      	movs	r2, #0
 80100b2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80100bc:	4619      	mov	r1, r3
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	3328      	adds	r3, #40	; 0x28
 80100c4:	461a      	mov	r2, r3
 80100c6:	88fb      	ldrh	r3, [r7, #6]
 80100c8:	f7f6 f9c0 	bl	800644c <HAL_DMA_Start_IT>
 80100cc:	4603      	mov	r3, r0
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d00d      	beq.n	80100ee <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	2210      	movs	r2, #16
 80100d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	2200      	movs	r2, #0
 80100de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	2220      	movs	r2, #32
 80100e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 80100ea:	2301      	movs	r3, #1
 80100ec:	e012      	b.n	8010114 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	2240      	movs	r2, #64	; 0x40
 80100f4:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	2200      	movs	r2, #0
 80100fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	689a      	ldr	r2, [r3, #8]
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801010c:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 801010e:	2300      	movs	r3, #0
 8010110:	e000      	b.n	8010114 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8010112:	2302      	movs	r3, #2
  }
}
 8010114:	4618      	mov	r0, r3
 8010116:	3710      	adds	r7, #16
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}
 801011c:	080116a9 	.word	0x080116a9
 8010120:	080116f9 	.word	0x080116f9
 8010124:	080117e3 	.word	0x080117e3

08010128 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010128:	b580      	push	{r7, lr}
 801012a:	b084      	sub	sp, #16
 801012c:	af00      	add	r7, sp, #0
 801012e:	60f8      	str	r0, [r7, #12]
 8010130:	60b9      	str	r1, [r7, #8]
 8010132:	4613      	mov	r3, r2
 8010134:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801013c:	2b20      	cmp	r3, #32
 801013e:	d131      	bne.n	80101a4 <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8010140:	68bb      	ldr	r3, [r7, #8]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d002      	beq.n	801014c <HAL_UART_Receive_DMA+0x24>
 8010146:	88fb      	ldrh	r3, [r7, #6]
 8010148:	2b00      	cmp	r3, #0
 801014a:	d101      	bne.n	8010150 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 801014c:	2301      	movs	r3, #1
 801014e:	e02a      	b.n	80101a6 <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010156:	2b01      	cmp	r3, #1
 8010158:	d101      	bne.n	801015e <HAL_UART_Receive_DMA+0x36>
 801015a:	2302      	movs	r3, #2
 801015c:	e023      	b.n	80101a6 <HAL_UART_Receive_DMA+0x7e>
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	2201      	movs	r2, #1
 8010162:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	2200      	movs	r2, #0
 801016a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	4a0f      	ldr	r2, [pc, #60]	; (80101b0 <HAL_UART_Receive_DMA+0x88>)
 8010172:	4293      	cmp	r3, r2
 8010174:	d00e      	beq.n	8010194 <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	685b      	ldr	r3, [r3, #4]
 801017c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010180:	2b00      	cmp	r3, #0
 8010182:	d007      	beq.n	8010194 <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	681a      	ldr	r2, [r3, #0]
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8010192:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8010194:	88fb      	ldrh	r3, [r7, #6]
 8010196:	461a      	mov	r2, r3
 8010198:	68b9      	ldr	r1, [r7, #8]
 801019a:	68f8      	ldr	r0, [r7, #12]
 801019c:	f001 f9c6 	bl	801152c <UART_Start_Receive_DMA>
 80101a0:	4603      	mov	r3, r0
 80101a2:	e000      	b.n	80101a6 <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80101a4:	2302      	movs	r3, #2
  }
}
 80101a6:	4618      	mov	r0, r3
 80101a8:	3710      	adds	r7, #16
 80101aa:	46bd      	mov	sp, r7
 80101ac:	bd80      	pop	{r7, pc}
 80101ae:	bf00      	nop
 80101b0:	58000c00 	.word	0x58000c00

080101b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b088      	sub	sp, #32
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	69db      	ldr	r3, [r3, #28]
 80101c2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	689b      	ldr	r3, [r3, #8]
 80101d2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80101d4:	69fa      	ldr	r2, [r7, #28]
 80101d6:	f640 030f 	movw	r3, #2063	; 0x80f
 80101da:	4013      	ands	r3, r2
 80101dc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80101de:	693b      	ldr	r3, [r7, #16]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d118      	bne.n	8010216 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80101e4:	69fb      	ldr	r3, [r7, #28]
 80101e6:	f003 0320 	and.w	r3, r3, #32
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d013      	beq.n	8010216 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80101ee:	69bb      	ldr	r3, [r7, #24]
 80101f0:	f003 0320 	and.w	r3, r3, #32
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d104      	bne.n	8010202 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80101f8:	697b      	ldr	r3, [r7, #20]
 80101fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d009      	beq.n	8010216 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010206:	2b00      	cmp	r3, #0
 8010208:	f000 8282 	beq.w	8010710 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	4798      	blx	r3
      }
      return;
 8010214:	e27c      	b.n	8010710 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010216:	693b      	ldr	r3, [r7, #16]
 8010218:	2b00      	cmp	r3, #0
 801021a:	f000 80ef 	beq.w	80103fc <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801021e:	697a      	ldr	r2, [r7, #20]
 8010220:	4b73      	ldr	r3, [pc, #460]	; (80103f0 <HAL_UART_IRQHandler+0x23c>)
 8010222:	4013      	ands	r3, r2
 8010224:	2b00      	cmp	r3, #0
 8010226:	d105      	bne.n	8010234 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010228:	69ba      	ldr	r2, [r7, #24]
 801022a:	4b72      	ldr	r3, [pc, #456]	; (80103f4 <HAL_UART_IRQHandler+0x240>)
 801022c:	4013      	ands	r3, r2
 801022e:	2b00      	cmp	r3, #0
 8010230:	f000 80e4 	beq.w	80103fc <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010234:	69fb      	ldr	r3, [r7, #28]
 8010236:	f003 0301 	and.w	r3, r3, #1
 801023a:	2b00      	cmp	r3, #0
 801023c:	d010      	beq.n	8010260 <HAL_UART_IRQHandler+0xac>
 801023e:	69bb      	ldr	r3, [r7, #24]
 8010240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010244:	2b00      	cmp	r3, #0
 8010246:	d00b      	beq.n	8010260 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	2201      	movs	r2, #1
 801024e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010256:	f043 0201 	orr.w	r2, r3, #1
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010260:	69fb      	ldr	r3, [r7, #28]
 8010262:	f003 0302 	and.w	r3, r3, #2
 8010266:	2b00      	cmp	r3, #0
 8010268:	d010      	beq.n	801028c <HAL_UART_IRQHandler+0xd8>
 801026a:	697b      	ldr	r3, [r7, #20]
 801026c:	f003 0301 	and.w	r3, r3, #1
 8010270:	2b00      	cmp	r3, #0
 8010272:	d00b      	beq.n	801028c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	2202      	movs	r2, #2
 801027a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010282:	f043 0204 	orr.w	r2, r3, #4
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801028c:	69fb      	ldr	r3, [r7, #28]
 801028e:	f003 0304 	and.w	r3, r3, #4
 8010292:	2b00      	cmp	r3, #0
 8010294:	d010      	beq.n	80102b8 <HAL_UART_IRQHandler+0x104>
 8010296:	697b      	ldr	r3, [r7, #20]
 8010298:	f003 0301 	and.w	r3, r3, #1
 801029c:	2b00      	cmp	r3, #0
 801029e:	d00b      	beq.n	80102b8 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	2204      	movs	r2, #4
 80102a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80102ae:	f043 0202 	orr.w	r2, r3, #2
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80102b8:	69fb      	ldr	r3, [r7, #28]
 80102ba:	f003 0308 	and.w	r3, r3, #8
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d015      	beq.n	80102ee <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80102c2:	69bb      	ldr	r3, [r7, #24]
 80102c4:	f003 0320 	and.w	r3, r3, #32
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d104      	bne.n	80102d6 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80102cc:	697a      	ldr	r2, [r7, #20]
 80102ce:	4b48      	ldr	r3, [pc, #288]	; (80103f0 <HAL_UART_IRQHandler+0x23c>)
 80102d0:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d00b      	beq.n	80102ee <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	2208      	movs	r2, #8
 80102dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80102e4:	f043 0208 	orr.w	r2, r3, #8
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80102ee:	69fb      	ldr	r3, [r7, #28]
 80102f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d011      	beq.n	801031c <HAL_UART_IRQHandler+0x168>
 80102f8:	69bb      	ldr	r3, [r7, #24]
 80102fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d00c      	beq.n	801031c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801030a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010312:	f043 0220 	orr.w	r2, r3, #32
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010322:	2b00      	cmp	r3, #0
 8010324:	f000 81f6 	beq.w	8010714 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010328:	69fb      	ldr	r3, [r7, #28]
 801032a:	f003 0320 	and.w	r3, r3, #32
 801032e:	2b00      	cmp	r3, #0
 8010330:	d011      	beq.n	8010356 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010332:	69bb      	ldr	r3, [r7, #24]
 8010334:	f003 0320 	and.w	r3, r3, #32
 8010338:	2b00      	cmp	r3, #0
 801033a:	d104      	bne.n	8010346 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801033c:	697b      	ldr	r3, [r7, #20]
 801033e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010342:	2b00      	cmp	r3, #0
 8010344:	d007      	beq.n	8010356 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801034a:	2b00      	cmp	r3, #0
 801034c:	d003      	beq.n	8010356 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010352:	6878      	ldr	r0, [r7, #4]
 8010354:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801035c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	689b      	ldr	r3, [r3, #8]
 8010364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010368:	2b40      	cmp	r3, #64	; 0x40
 801036a:	d004      	beq.n	8010376 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010372:	2b00      	cmp	r3, #0
 8010374:	d031      	beq.n	80103da <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010376:	6878      	ldr	r0, [r7, #4]
 8010378:	f001 f964 	bl	8011644 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	689b      	ldr	r3, [r3, #8]
 8010382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010386:	2b40      	cmp	r3, #64	; 0x40
 8010388:	d123      	bne.n	80103d2 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	689a      	ldr	r2, [r3, #8]
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010398:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d013      	beq.n	80103ca <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80103a6:	4a14      	ldr	r2, [pc, #80]	; (80103f8 <HAL_UART_IRQHandler+0x244>)
 80103a8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80103ae:	4618      	mov	r0, r3
 80103b0:	f7f6 fdd4 	bl	8006f5c <HAL_DMA_Abort_IT>
 80103b4:	4603      	mov	r3, r0
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d017      	beq.n	80103ea <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80103be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80103c0:	687a      	ldr	r2, [r7, #4]
 80103c2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80103c4:	4610      	mov	r0, r2
 80103c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103c8:	e00f      	b.n	80103ea <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80103ca:	6878      	ldr	r0, [r7, #4]
 80103cc:	f000 f9ca 	bl	8010764 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103d0:	e00b      	b.n	80103ea <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80103d2:	6878      	ldr	r0, [r7, #4]
 80103d4:	f000 f9c6 	bl	8010764 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103d8:	e007      	b.n	80103ea <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80103da:	6878      	ldr	r0, [r7, #4]
 80103dc:	f000 f9c2 	bl	8010764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	2200      	movs	r2, #0
 80103e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80103e8:	e194      	b.n	8010714 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103ea:	bf00      	nop
    return;
 80103ec:	e192      	b.n	8010714 <HAL_UART_IRQHandler+0x560>
 80103ee:	bf00      	nop
 80103f0:	10000001 	.word	0x10000001
 80103f4:	04000120 	.word	0x04000120
 80103f8:	08011863 	.word	0x08011863

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010400:	2b01      	cmp	r3, #1
 8010402:	f040 810f 	bne.w	8010624 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010406:	69fb      	ldr	r3, [r7, #28]
 8010408:	f003 0310 	and.w	r3, r3, #16
 801040c:	2b00      	cmp	r3, #0
 801040e:	f000 8109 	beq.w	8010624 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010412:	69bb      	ldr	r3, [r7, #24]
 8010414:	f003 0310 	and.w	r3, r3, #16
 8010418:	2b00      	cmp	r3, #0
 801041a:	f000 8103 	beq.w	8010624 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	2210      	movs	r2, #16
 8010424:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	689b      	ldr	r3, [r3, #8]
 801042c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010430:	2b40      	cmp	r3, #64	; 0x40
 8010432:	f040 80bb 	bne.w	80105ac <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	4a96      	ldr	r2, [pc, #600]	; (8010698 <HAL_UART_IRQHandler+0x4e4>)
 801043e:	4293      	cmp	r3, r2
 8010440:	d059      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	4a94      	ldr	r2, [pc, #592]	; (801069c <HAL_UART_IRQHandler+0x4e8>)
 801044a:	4293      	cmp	r3, r2
 801044c:	d053      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	4a92      	ldr	r2, [pc, #584]	; (80106a0 <HAL_UART_IRQHandler+0x4ec>)
 8010456:	4293      	cmp	r3, r2
 8010458:	d04d      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	4a90      	ldr	r2, [pc, #576]	; (80106a4 <HAL_UART_IRQHandler+0x4f0>)
 8010462:	4293      	cmp	r3, r2
 8010464:	d047      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	4a8e      	ldr	r2, [pc, #568]	; (80106a8 <HAL_UART_IRQHandler+0x4f4>)
 801046e:	4293      	cmp	r3, r2
 8010470:	d041      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	4a8c      	ldr	r2, [pc, #560]	; (80106ac <HAL_UART_IRQHandler+0x4f8>)
 801047a:	4293      	cmp	r3, r2
 801047c:	d03b      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	4a8a      	ldr	r2, [pc, #552]	; (80106b0 <HAL_UART_IRQHandler+0x4fc>)
 8010486:	4293      	cmp	r3, r2
 8010488:	d035      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	4a88      	ldr	r2, [pc, #544]	; (80106b4 <HAL_UART_IRQHandler+0x500>)
 8010492:	4293      	cmp	r3, r2
 8010494:	d02f      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	4a86      	ldr	r2, [pc, #536]	; (80106b8 <HAL_UART_IRQHandler+0x504>)
 801049e:	4293      	cmp	r3, r2
 80104a0:	d029      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	4a84      	ldr	r2, [pc, #528]	; (80106bc <HAL_UART_IRQHandler+0x508>)
 80104aa:	4293      	cmp	r3, r2
 80104ac:	d023      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	4a82      	ldr	r2, [pc, #520]	; (80106c0 <HAL_UART_IRQHandler+0x50c>)
 80104b6:	4293      	cmp	r3, r2
 80104b8:	d01d      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	4a80      	ldr	r2, [pc, #512]	; (80106c4 <HAL_UART_IRQHandler+0x510>)
 80104c2:	4293      	cmp	r3, r2
 80104c4:	d017      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	4a7e      	ldr	r2, [pc, #504]	; (80106c8 <HAL_UART_IRQHandler+0x514>)
 80104ce:	4293      	cmp	r3, r2
 80104d0:	d011      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	4a7c      	ldr	r2, [pc, #496]	; (80106cc <HAL_UART_IRQHandler+0x518>)
 80104da:	4293      	cmp	r3, r2
 80104dc:	d00b      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	4a7a      	ldr	r2, [pc, #488]	; (80106d0 <HAL_UART_IRQHandler+0x51c>)
 80104e6:	4293      	cmp	r3, r2
 80104e8:	d005      	beq.n	80104f6 <HAL_UART_IRQHandler+0x342>
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	4a78      	ldr	r2, [pc, #480]	; (80106d4 <HAL_UART_IRQHandler+0x520>)
 80104f2:	4293      	cmp	r3, r2
 80104f4:	d105      	bne.n	8010502 <HAL_UART_IRQHandler+0x34e>
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	685b      	ldr	r3, [r3, #4]
 80104fe:	b29b      	uxth	r3, r3
 8010500:	e004      	b.n	801050c <HAL_UART_IRQHandler+0x358>
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	685b      	ldr	r3, [r3, #4]
 801050a:	b29b      	uxth	r3, r3
 801050c:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 801050e:	893b      	ldrh	r3, [r7, #8]
 8010510:	2b00      	cmp	r3, #0
 8010512:	f000 8101 	beq.w	8010718 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801051c:	893a      	ldrh	r2, [r7, #8]
 801051e:	429a      	cmp	r2, r3
 8010520:	f080 80fa 	bcs.w	8010718 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	893a      	ldrh	r2, [r7, #8]
 8010528:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010530:	69db      	ldr	r3, [r3, #28]
 8010532:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010536:	d02b      	beq.n	8010590 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	681a      	ldr	r2, [r3, #0]
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010546:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	689a      	ldr	r2, [r3, #8]
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	f022 0201 	bic.w	r2, r2, #1
 8010556:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	689a      	ldr	r2, [r3, #8]
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010566:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	2220      	movs	r2, #32
 801056c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	2200      	movs	r2, #0
 8010574:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	681a      	ldr	r2, [r3, #0]
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	f022 0210 	bic.w	r2, r2, #16
 8010584:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801058a:	4618      	mov	r0, r3
 801058c:	f7f6 f9c8 	bl	8006920 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801059c:	b29b      	uxth	r3, r3
 801059e:	1ad3      	subs	r3, r2, r3
 80105a0:	b29b      	uxth	r3, r3
 80105a2:	4619      	mov	r1, r3
 80105a4:	6878      	ldr	r0, [r7, #4]
 80105a6:	f000 f8e7 	bl	8010778 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80105aa:	e0b5      	b.n	8010718 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80105b8:	b29b      	uxth	r3, r3
 80105ba:	1ad3      	subs	r3, r2, r3
 80105bc:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80105c4:	b29b      	uxth	r3, r3
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	f000 80a8 	beq.w	801071c <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 80105cc:	897b      	ldrh	r3, [r7, #10]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	f000 80a4 	beq.w	801071c <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	681a      	ldr	r2, [r3, #0]
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80105e2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	6899      	ldr	r1, [r3, #8]
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	681a      	ldr	r2, [r3, #0]
 80105ee:	4b3a      	ldr	r3, [pc, #232]	; (80106d8 <HAL_UART_IRQHandler+0x524>)
 80105f0:	400b      	ands	r3, r1
 80105f2:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	2220      	movs	r2, #32
 80105f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	2200      	movs	r2, #0
 8010600:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	2200      	movs	r2, #0
 8010606:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	681a      	ldr	r2, [r3, #0]
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	f022 0210 	bic.w	r2, r2, #16
 8010616:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010618:	897b      	ldrh	r3, [r7, #10]
 801061a:	4619      	mov	r1, r3
 801061c:	6878      	ldr	r0, [r7, #4]
 801061e:	f000 f8ab 	bl	8010778 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010622:	e07b      	b.n	801071c <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010624:	69fb      	ldr	r3, [r7, #28]
 8010626:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801062a:	2b00      	cmp	r3, #0
 801062c:	d00d      	beq.n	801064a <HAL_UART_IRQHandler+0x496>
 801062e:	697b      	ldr	r3, [r7, #20]
 8010630:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010634:	2b00      	cmp	r3, #0
 8010636:	d008      	beq.n	801064a <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8010640:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010642:	6878      	ldr	r0, [r7, #4]
 8010644:	f001 f93d 	bl	80118c2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010648:	e06b      	b.n	8010722 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801064a:	69fb      	ldr	r3, [r7, #28]
 801064c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010650:	2b00      	cmp	r3, #0
 8010652:	d012      	beq.n	801067a <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010654:	69bb      	ldr	r3, [r7, #24]
 8010656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801065a:	2b00      	cmp	r3, #0
 801065c:	d104      	bne.n	8010668 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801065e:	697b      	ldr	r3, [r7, #20]
 8010660:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010664:	2b00      	cmp	r3, #0
 8010666:	d008      	beq.n	801067a <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801066c:	2b00      	cmp	r3, #0
 801066e:	d057      	beq.n	8010720 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010674:	6878      	ldr	r0, [r7, #4]
 8010676:	4798      	blx	r3
    }
    return;
 8010678:	e052      	b.n	8010720 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801067a:	69fb      	ldr	r3, [r7, #28]
 801067c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010680:	2b00      	cmp	r3, #0
 8010682:	d02b      	beq.n	80106dc <HAL_UART_IRQHandler+0x528>
 8010684:	69bb      	ldr	r3, [r7, #24]
 8010686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801068a:	2b00      	cmp	r3, #0
 801068c:	d026      	beq.n	80106dc <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 801068e:	6878      	ldr	r0, [r7, #4]
 8010690:	f001 f8fd 	bl	801188e <UART_EndTransmit_IT>
    return;
 8010694:	e045      	b.n	8010722 <HAL_UART_IRQHandler+0x56e>
 8010696:	bf00      	nop
 8010698:	40020010 	.word	0x40020010
 801069c:	40020028 	.word	0x40020028
 80106a0:	40020040 	.word	0x40020040
 80106a4:	40020058 	.word	0x40020058
 80106a8:	40020070 	.word	0x40020070
 80106ac:	40020088 	.word	0x40020088
 80106b0:	400200a0 	.word	0x400200a0
 80106b4:	400200b8 	.word	0x400200b8
 80106b8:	40020410 	.word	0x40020410
 80106bc:	40020428 	.word	0x40020428
 80106c0:	40020440 	.word	0x40020440
 80106c4:	40020458 	.word	0x40020458
 80106c8:	40020470 	.word	0x40020470
 80106cc:	40020488 	.word	0x40020488
 80106d0:	400204a0 	.word	0x400204a0
 80106d4:	400204b8 	.word	0x400204b8
 80106d8:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80106dc:	69fb      	ldr	r3, [r7, #28]
 80106de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d008      	beq.n	80106f8 <HAL_UART_IRQHandler+0x544>
 80106e6:	69bb      	ldr	r3, [r7, #24]
 80106e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d003      	beq.n	80106f8 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80106f0:	6878      	ldr	r0, [r7, #4]
 80106f2:	f001 f8fa 	bl	80118ea <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80106f6:	e014      	b.n	8010722 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80106f8:	69fb      	ldr	r3, [r7, #28]
 80106fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d00f      	beq.n	8010722 <HAL_UART_IRQHandler+0x56e>
 8010702:	69bb      	ldr	r3, [r7, #24]
 8010704:	2b00      	cmp	r3, #0
 8010706:	da0c      	bge.n	8010722 <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010708:	6878      	ldr	r0, [r7, #4]
 801070a:	f001 f8e4 	bl	80118d6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801070e:	e008      	b.n	8010722 <HAL_UART_IRQHandler+0x56e>
      return;
 8010710:	bf00      	nop
 8010712:	e006      	b.n	8010722 <HAL_UART_IRQHandler+0x56e>
    return;
 8010714:	bf00      	nop
 8010716:	e004      	b.n	8010722 <HAL_UART_IRQHandler+0x56e>
      return;
 8010718:	bf00      	nop
 801071a:	e002      	b.n	8010722 <HAL_UART_IRQHandler+0x56e>
      return;
 801071c:	bf00      	nop
 801071e:	e000      	b.n	8010722 <HAL_UART_IRQHandler+0x56e>
    return;
 8010720:	bf00      	nop
  }
}
 8010722:	3720      	adds	r7, #32
 8010724:	46bd      	mov	sp, r7
 8010726:	bd80      	pop	{r7, pc}

08010728 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010728:	b480      	push	{r7}
 801072a:	b083      	sub	sp, #12
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8010730:	bf00      	nop
 8010732:	370c      	adds	r7, #12
 8010734:	46bd      	mov	sp, r7
 8010736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073a:	4770      	bx	lr

0801073c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801073c:	b480      	push	{r7}
 801073e:	b083      	sub	sp, #12
 8010740:	af00      	add	r7, sp, #0
 8010742:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010744:	bf00      	nop
 8010746:	370c      	adds	r7, #12
 8010748:	46bd      	mov	sp, r7
 801074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801074e:	4770      	bx	lr

08010750 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010750:	b480      	push	{r7}
 8010752:	b083      	sub	sp, #12
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8010758:	bf00      	nop
 801075a:	370c      	adds	r7, #12
 801075c:	46bd      	mov	sp, r7
 801075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010762:	4770      	bx	lr

08010764 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010764:	b480      	push	{r7}
 8010766:	b083      	sub	sp, #12
 8010768:	af00      	add	r7, sp, #0
 801076a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801076c:	bf00      	nop
 801076e:	370c      	adds	r7, #12
 8010770:	46bd      	mov	sp, r7
 8010772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010776:	4770      	bx	lr

08010778 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010778:	b480      	push	{r7}
 801077a:	b083      	sub	sp, #12
 801077c:	af00      	add	r7, sp, #0
 801077e:	6078      	str	r0, [r7, #4]
 8010780:	460b      	mov	r3, r1
 8010782:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010784:	bf00      	nop
 8010786:	370c      	adds	r7, #12
 8010788:	46bd      	mov	sp, r7
 801078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801078e:	4770      	bx	lr

08010790 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010790:	b5b0      	push	{r4, r5, r7, lr}
 8010792:	b08e      	sub	sp, #56	; 0x38
 8010794:	af00      	add	r7, sp, #0
 8010796:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010798:	2300      	movs	r3, #0
 801079a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	689a      	ldr	r2, [r3, #8]
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	691b      	ldr	r3, [r3, #16]
 80107a6:	431a      	orrs	r2, r3
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	695b      	ldr	r3, [r3, #20]
 80107ac:	431a      	orrs	r2, r3
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	69db      	ldr	r3, [r3, #28]
 80107b2:	4313      	orrs	r3, r2
 80107b4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	681a      	ldr	r2, [r3, #0]
 80107bc:	4bbf      	ldr	r3, [pc, #764]	; (8010abc <UART_SetConfig+0x32c>)
 80107be:	4013      	ands	r3, r2
 80107c0:	687a      	ldr	r2, [r7, #4]
 80107c2:	6812      	ldr	r2, [r2, #0]
 80107c4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80107c6:	430b      	orrs	r3, r1
 80107c8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	685b      	ldr	r3, [r3, #4]
 80107d0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	68da      	ldr	r2, [r3, #12]
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	430a      	orrs	r2, r1
 80107de:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	699b      	ldr	r3, [r3, #24]
 80107e4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	4ab5      	ldr	r2, [pc, #724]	; (8010ac0 <UART_SetConfig+0x330>)
 80107ec:	4293      	cmp	r3, r2
 80107ee:	d004      	beq.n	80107fa <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	6a1b      	ldr	r3, [r3, #32]
 80107f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80107f6:	4313      	orrs	r3, r2
 80107f8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	689a      	ldr	r2, [r3, #8]
 8010800:	4bb0      	ldr	r3, [pc, #704]	; (8010ac4 <UART_SetConfig+0x334>)
 8010802:	4013      	ands	r3, r2
 8010804:	687a      	ldr	r2, [r7, #4]
 8010806:	6812      	ldr	r2, [r2, #0]
 8010808:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801080a:	430b      	orrs	r3, r1
 801080c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010814:	f023 010f 	bic.w	r1, r3, #15
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	430a      	orrs	r2, r1
 8010822:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	4aa7      	ldr	r2, [pc, #668]	; (8010ac8 <UART_SetConfig+0x338>)
 801082a:	4293      	cmp	r3, r2
 801082c:	d176      	bne.n	801091c <UART_SetConfig+0x18c>
 801082e:	4ba7      	ldr	r3, [pc, #668]	; (8010acc <UART_SetConfig+0x33c>)
 8010830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010832:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010836:	2b28      	cmp	r3, #40	; 0x28
 8010838:	d86c      	bhi.n	8010914 <UART_SetConfig+0x184>
 801083a:	a201      	add	r2, pc, #4	; (adr r2, 8010840 <UART_SetConfig+0xb0>)
 801083c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010840:	080108e5 	.word	0x080108e5
 8010844:	08010915 	.word	0x08010915
 8010848:	08010915 	.word	0x08010915
 801084c:	08010915 	.word	0x08010915
 8010850:	08010915 	.word	0x08010915
 8010854:	08010915 	.word	0x08010915
 8010858:	08010915 	.word	0x08010915
 801085c:	08010915 	.word	0x08010915
 8010860:	080108ed 	.word	0x080108ed
 8010864:	08010915 	.word	0x08010915
 8010868:	08010915 	.word	0x08010915
 801086c:	08010915 	.word	0x08010915
 8010870:	08010915 	.word	0x08010915
 8010874:	08010915 	.word	0x08010915
 8010878:	08010915 	.word	0x08010915
 801087c:	08010915 	.word	0x08010915
 8010880:	080108f5 	.word	0x080108f5
 8010884:	08010915 	.word	0x08010915
 8010888:	08010915 	.word	0x08010915
 801088c:	08010915 	.word	0x08010915
 8010890:	08010915 	.word	0x08010915
 8010894:	08010915 	.word	0x08010915
 8010898:	08010915 	.word	0x08010915
 801089c:	08010915 	.word	0x08010915
 80108a0:	080108fd 	.word	0x080108fd
 80108a4:	08010915 	.word	0x08010915
 80108a8:	08010915 	.word	0x08010915
 80108ac:	08010915 	.word	0x08010915
 80108b0:	08010915 	.word	0x08010915
 80108b4:	08010915 	.word	0x08010915
 80108b8:	08010915 	.word	0x08010915
 80108bc:	08010915 	.word	0x08010915
 80108c0:	08010905 	.word	0x08010905
 80108c4:	08010915 	.word	0x08010915
 80108c8:	08010915 	.word	0x08010915
 80108cc:	08010915 	.word	0x08010915
 80108d0:	08010915 	.word	0x08010915
 80108d4:	08010915 	.word	0x08010915
 80108d8:	08010915 	.word	0x08010915
 80108dc:	08010915 	.word	0x08010915
 80108e0:	0801090d 	.word	0x0801090d
 80108e4:	2301      	movs	r3, #1
 80108e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108ea:	e222      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80108ec:	2304      	movs	r3, #4
 80108ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108f2:	e21e      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80108f4:	2308      	movs	r3, #8
 80108f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108fa:	e21a      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80108fc:	2310      	movs	r3, #16
 80108fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010902:	e216      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010904:	2320      	movs	r3, #32
 8010906:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801090a:	e212      	b.n	8010d32 <UART_SetConfig+0x5a2>
 801090c:	2340      	movs	r3, #64	; 0x40
 801090e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010912:	e20e      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010914:	2380      	movs	r3, #128	; 0x80
 8010916:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801091a:	e20a      	b.n	8010d32 <UART_SetConfig+0x5a2>
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	4a6b      	ldr	r2, [pc, #428]	; (8010ad0 <UART_SetConfig+0x340>)
 8010922:	4293      	cmp	r3, r2
 8010924:	d130      	bne.n	8010988 <UART_SetConfig+0x1f8>
 8010926:	4b69      	ldr	r3, [pc, #420]	; (8010acc <UART_SetConfig+0x33c>)
 8010928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801092a:	f003 0307 	and.w	r3, r3, #7
 801092e:	2b05      	cmp	r3, #5
 8010930:	d826      	bhi.n	8010980 <UART_SetConfig+0x1f0>
 8010932:	a201      	add	r2, pc, #4	; (adr r2, 8010938 <UART_SetConfig+0x1a8>)
 8010934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010938:	08010951 	.word	0x08010951
 801093c:	08010959 	.word	0x08010959
 8010940:	08010961 	.word	0x08010961
 8010944:	08010969 	.word	0x08010969
 8010948:	08010971 	.word	0x08010971
 801094c:	08010979 	.word	0x08010979
 8010950:	2300      	movs	r3, #0
 8010952:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010956:	e1ec      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010958:	2304      	movs	r3, #4
 801095a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801095e:	e1e8      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010960:	2308      	movs	r3, #8
 8010962:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010966:	e1e4      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010968:	2310      	movs	r3, #16
 801096a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801096e:	e1e0      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010970:	2320      	movs	r3, #32
 8010972:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010976:	e1dc      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010978:	2340      	movs	r3, #64	; 0x40
 801097a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801097e:	e1d8      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010980:	2380      	movs	r3, #128	; 0x80
 8010982:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010986:	e1d4      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	4a51      	ldr	r2, [pc, #324]	; (8010ad4 <UART_SetConfig+0x344>)
 801098e:	4293      	cmp	r3, r2
 8010990:	d130      	bne.n	80109f4 <UART_SetConfig+0x264>
 8010992:	4b4e      	ldr	r3, [pc, #312]	; (8010acc <UART_SetConfig+0x33c>)
 8010994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010996:	f003 0307 	and.w	r3, r3, #7
 801099a:	2b05      	cmp	r3, #5
 801099c:	d826      	bhi.n	80109ec <UART_SetConfig+0x25c>
 801099e:	a201      	add	r2, pc, #4	; (adr r2, 80109a4 <UART_SetConfig+0x214>)
 80109a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109a4:	080109bd 	.word	0x080109bd
 80109a8:	080109c5 	.word	0x080109c5
 80109ac:	080109cd 	.word	0x080109cd
 80109b0:	080109d5 	.word	0x080109d5
 80109b4:	080109dd 	.word	0x080109dd
 80109b8:	080109e5 	.word	0x080109e5
 80109bc:	2300      	movs	r3, #0
 80109be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109c2:	e1b6      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80109c4:	2304      	movs	r3, #4
 80109c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109ca:	e1b2      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80109cc:	2308      	movs	r3, #8
 80109ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109d2:	e1ae      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80109d4:	2310      	movs	r3, #16
 80109d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109da:	e1aa      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80109dc:	2320      	movs	r3, #32
 80109de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109e2:	e1a6      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80109e4:	2340      	movs	r3, #64	; 0x40
 80109e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109ea:	e1a2      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80109ec:	2380      	movs	r3, #128	; 0x80
 80109ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109f2:	e19e      	b.n	8010d32 <UART_SetConfig+0x5a2>
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	4a37      	ldr	r2, [pc, #220]	; (8010ad8 <UART_SetConfig+0x348>)
 80109fa:	4293      	cmp	r3, r2
 80109fc:	d130      	bne.n	8010a60 <UART_SetConfig+0x2d0>
 80109fe:	4b33      	ldr	r3, [pc, #204]	; (8010acc <UART_SetConfig+0x33c>)
 8010a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010a02:	f003 0307 	and.w	r3, r3, #7
 8010a06:	2b05      	cmp	r3, #5
 8010a08:	d826      	bhi.n	8010a58 <UART_SetConfig+0x2c8>
 8010a0a:	a201      	add	r2, pc, #4	; (adr r2, 8010a10 <UART_SetConfig+0x280>)
 8010a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a10:	08010a29 	.word	0x08010a29
 8010a14:	08010a31 	.word	0x08010a31
 8010a18:	08010a39 	.word	0x08010a39
 8010a1c:	08010a41 	.word	0x08010a41
 8010a20:	08010a49 	.word	0x08010a49
 8010a24:	08010a51 	.word	0x08010a51
 8010a28:	2300      	movs	r3, #0
 8010a2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a2e:	e180      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010a30:	2304      	movs	r3, #4
 8010a32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a36:	e17c      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010a38:	2308      	movs	r3, #8
 8010a3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a3e:	e178      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010a40:	2310      	movs	r3, #16
 8010a42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a46:	e174      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010a48:	2320      	movs	r3, #32
 8010a4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a4e:	e170      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010a50:	2340      	movs	r3, #64	; 0x40
 8010a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a56:	e16c      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010a58:	2380      	movs	r3, #128	; 0x80
 8010a5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a5e:	e168      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	4a1d      	ldr	r2, [pc, #116]	; (8010adc <UART_SetConfig+0x34c>)
 8010a66:	4293      	cmp	r3, r2
 8010a68:	d142      	bne.n	8010af0 <UART_SetConfig+0x360>
 8010a6a:	4b18      	ldr	r3, [pc, #96]	; (8010acc <UART_SetConfig+0x33c>)
 8010a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010a6e:	f003 0307 	and.w	r3, r3, #7
 8010a72:	2b05      	cmp	r3, #5
 8010a74:	d838      	bhi.n	8010ae8 <UART_SetConfig+0x358>
 8010a76:	a201      	add	r2, pc, #4	; (adr r2, 8010a7c <UART_SetConfig+0x2ec>)
 8010a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a7c:	08010a95 	.word	0x08010a95
 8010a80:	08010a9d 	.word	0x08010a9d
 8010a84:	08010aa5 	.word	0x08010aa5
 8010a88:	08010aad 	.word	0x08010aad
 8010a8c:	08010ab5 	.word	0x08010ab5
 8010a90:	08010ae1 	.word	0x08010ae1
 8010a94:	2300      	movs	r3, #0
 8010a96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a9a:	e14a      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010a9c:	2304      	movs	r3, #4
 8010a9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010aa2:	e146      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010aa4:	2308      	movs	r3, #8
 8010aa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010aaa:	e142      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010aac:	2310      	movs	r3, #16
 8010aae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010ab2:	e13e      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010ab4:	2320      	movs	r3, #32
 8010ab6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010aba:	e13a      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010abc:	cfff69f3 	.word	0xcfff69f3
 8010ac0:	58000c00 	.word	0x58000c00
 8010ac4:	11fff4ff 	.word	0x11fff4ff
 8010ac8:	40011000 	.word	0x40011000
 8010acc:	58024400 	.word	0x58024400
 8010ad0:	40004400 	.word	0x40004400
 8010ad4:	40004800 	.word	0x40004800
 8010ad8:	40004c00 	.word	0x40004c00
 8010adc:	40005000 	.word	0x40005000
 8010ae0:	2340      	movs	r3, #64	; 0x40
 8010ae2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010ae6:	e124      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010ae8:	2380      	movs	r3, #128	; 0x80
 8010aea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010aee:	e120      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	4acc      	ldr	r2, [pc, #816]	; (8010e28 <UART_SetConfig+0x698>)
 8010af6:	4293      	cmp	r3, r2
 8010af8:	d176      	bne.n	8010be8 <UART_SetConfig+0x458>
 8010afa:	4bcc      	ldr	r3, [pc, #816]	; (8010e2c <UART_SetConfig+0x69c>)
 8010afc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010afe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010b02:	2b28      	cmp	r3, #40	; 0x28
 8010b04:	d86c      	bhi.n	8010be0 <UART_SetConfig+0x450>
 8010b06:	a201      	add	r2, pc, #4	; (adr r2, 8010b0c <UART_SetConfig+0x37c>)
 8010b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b0c:	08010bb1 	.word	0x08010bb1
 8010b10:	08010be1 	.word	0x08010be1
 8010b14:	08010be1 	.word	0x08010be1
 8010b18:	08010be1 	.word	0x08010be1
 8010b1c:	08010be1 	.word	0x08010be1
 8010b20:	08010be1 	.word	0x08010be1
 8010b24:	08010be1 	.word	0x08010be1
 8010b28:	08010be1 	.word	0x08010be1
 8010b2c:	08010bb9 	.word	0x08010bb9
 8010b30:	08010be1 	.word	0x08010be1
 8010b34:	08010be1 	.word	0x08010be1
 8010b38:	08010be1 	.word	0x08010be1
 8010b3c:	08010be1 	.word	0x08010be1
 8010b40:	08010be1 	.word	0x08010be1
 8010b44:	08010be1 	.word	0x08010be1
 8010b48:	08010be1 	.word	0x08010be1
 8010b4c:	08010bc1 	.word	0x08010bc1
 8010b50:	08010be1 	.word	0x08010be1
 8010b54:	08010be1 	.word	0x08010be1
 8010b58:	08010be1 	.word	0x08010be1
 8010b5c:	08010be1 	.word	0x08010be1
 8010b60:	08010be1 	.word	0x08010be1
 8010b64:	08010be1 	.word	0x08010be1
 8010b68:	08010be1 	.word	0x08010be1
 8010b6c:	08010bc9 	.word	0x08010bc9
 8010b70:	08010be1 	.word	0x08010be1
 8010b74:	08010be1 	.word	0x08010be1
 8010b78:	08010be1 	.word	0x08010be1
 8010b7c:	08010be1 	.word	0x08010be1
 8010b80:	08010be1 	.word	0x08010be1
 8010b84:	08010be1 	.word	0x08010be1
 8010b88:	08010be1 	.word	0x08010be1
 8010b8c:	08010bd1 	.word	0x08010bd1
 8010b90:	08010be1 	.word	0x08010be1
 8010b94:	08010be1 	.word	0x08010be1
 8010b98:	08010be1 	.word	0x08010be1
 8010b9c:	08010be1 	.word	0x08010be1
 8010ba0:	08010be1 	.word	0x08010be1
 8010ba4:	08010be1 	.word	0x08010be1
 8010ba8:	08010be1 	.word	0x08010be1
 8010bac:	08010bd9 	.word	0x08010bd9
 8010bb0:	2301      	movs	r3, #1
 8010bb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bb6:	e0bc      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010bb8:	2304      	movs	r3, #4
 8010bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bbe:	e0b8      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010bc0:	2308      	movs	r3, #8
 8010bc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bc6:	e0b4      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010bc8:	2310      	movs	r3, #16
 8010bca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bce:	e0b0      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010bd0:	2320      	movs	r3, #32
 8010bd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bd6:	e0ac      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010bd8:	2340      	movs	r3, #64	; 0x40
 8010bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bde:	e0a8      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010be0:	2380      	movs	r3, #128	; 0x80
 8010be2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010be6:	e0a4      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	4a90      	ldr	r2, [pc, #576]	; (8010e30 <UART_SetConfig+0x6a0>)
 8010bee:	4293      	cmp	r3, r2
 8010bf0:	d130      	bne.n	8010c54 <UART_SetConfig+0x4c4>
 8010bf2:	4b8e      	ldr	r3, [pc, #568]	; (8010e2c <UART_SetConfig+0x69c>)
 8010bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010bf6:	f003 0307 	and.w	r3, r3, #7
 8010bfa:	2b05      	cmp	r3, #5
 8010bfc:	d826      	bhi.n	8010c4c <UART_SetConfig+0x4bc>
 8010bfe:	a201      	add	r2, pc, #4	; (adr r2, 8010c04 <UART_SetConfig+0x474>)
 8010c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c04:	08010c1d 	.word	0x08010c1d
 8010c08:	08010c25 	.word	0x08010c25
 8010c0c:	08010c2d 	.word	0x08010c2d
 8010c10:	08010c35 	.word	0x08010c35
 8010c14:	08010c3d 	.word	0x08010c3d
 8010c18:	08010c45 	.word	0x08010c45
 8010c1c:	2300      	movs	r3, #0
 8010c1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c22:	e086      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010c24:	2304      	movs	r3, #4
 8010c26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c2a:	e082      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010c2c:	2308      	movs	r3, #8
 8010c2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c32:	e07e      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010c34:	2310      	movs	r3, #16
 8010c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c3a:	e07a      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010c3c:	2320      	movs	r3, #32
 8010c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c42:	e076      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010c44:	2340      	movs	r3, #64	; 0x40
 8010c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c4a:	e072      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010c4c:	2380      	movs	r3, #128	; 0x80
 8010c4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c52:	e06e      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	4a76      	ldr	r2, [pc, #472]	; (8010e34 <UART_SetConfig+0x6a4>)
 8010c5a:	4293      	cmp	r3, r2
 8010c5c:	d130      	bne.n	8010cc0 <UART_SetConfig+0x530>
 8010c5e:	4b73      	ldr	r3, [pc, #460]	; (8010e2c <UART_SetConfig+0x69c>)
 8010c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c62:	f003 0307 	and.w	r3, r3, #7
 8010c66:	2b05      	cmp	r3, #5
 8010c68:	d826      	bhi.n	8010cb8 <UART_SetConfig+0x528>
 8010c6a:	a201      	add	r2, pc, #4	; (adr r2, 8010c70 <UART_SetConfig+0x4e0>)
 8010c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c70:	08010c89 	.word	0x08010c89
 8010c74:	08010c91 	.word	0x08010c91
 8010c78:	08010c99 	.word	0x08010c99
 8010c7c:	08010ca1 	.word	0x08010ca1
 8010c80:	08010ca9 	.word	0x08010ca9
 8010c84:	08010cb1 	.word	0x08010cb1
 8010c88:	2300      	movs	r3, #0
 8010c8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c8e:	e050      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010c90:	2304      	movs	r3, #4
 8010c92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c96:	e04c      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010c98:	2308      	movs	r3, #8
 8010c9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c9e:	e048      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010ca0:	2310      	movs	r3, #16
 8010ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010ca6:	e044      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010ca8:	2320      	movs	r3, #32
 8010caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cae:	e040      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010cb0:	2340      	movs	r3, #64	; 0x40
 8010cb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cb6:	e03c      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010cb8:	2380      	movs	r3, #128	; 0x80
 8010cba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cbe:	e038      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	4a5c      	ldr	r2, [pc, #368]	; (8010e38 <UART_SetConfig+0x6a8>)
 8010cc6:	4293      	cmp	r3, r2
 8010cc8:	d130      	bne.n	8010d2c <UART_SetConfig+0x59c>
 8010cca:	4b58      	ldr	r3, [pc, #352]	; (8010e2c <UART_SetConfig+0x69c>)
 8010ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010cce:	f003 0307 	and.w	r3, r3, #7
 8010cd2:	2b05      	cmp	r3, #5
 8010cd4:	d826      	bhi.n	8010d24 <UART_SetConfig+0x594>
 8010cd6:	a201      	add	r2, pc, #4	; (adr r2, 8010cdc <UART_SetConfig+0x54c>)
 8010cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cdc:	08010cf5 	.word	0x08010cf5
 8010ce0:	08010cfd 	.word	0x08010cfd
 8010ce4:	08010d05 	.word	0x08010d05
 8010ce8:	08010d0d 	.word	0x08010d0d
 8010cec:	08010d15 	.word	0x08010d15
 8010cf0:	08010d1d 	.word	0x08010d1d
 8010cf4:	2302      	movs	r3, #2
 8010cf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cfa:	e01a      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010cfc:	2304      	movs	r3, #4
 8010cfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010d02:	e016      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010d04:	2308      	movs	r3, #8
 8010d06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010d0a:	e012      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010d0c:	2310      	movs	r3, #16
 8010d0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010d12:	e00e      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010d14:	2320      	movs	r3, #32
 8010d16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010d1a:	e00a      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010d1c:	2340      	movs	r3, #64	; 0x40
 8010d1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010d22:	e006      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010d24:	2380      	movs	r3, #128	; 0x80
 8010d26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010d2a:	e002      	b.n	8010d32 <UART_SetConfig+0x5a2>
 8010d2c:	2380      	movs	r3, #128	; 0x80
 8010d2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	4a40      	ldr	r2, [pc, #256]	; (8010e38 <UART_SetConfig+0x6a8>)
 8010d38:	4293      	cmp	r3, r2
 8010d3a:	f040 80ef 	bne.w	8010f1c <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010d3e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010d42:	2b20      	cmp	r3, #32
 8010d44:	dc46      	bgt.n	8010dd4 <UART_SetConfig+0x644>
 8010d46:	2b02      	cmp	r3, #2
 8010d48:	f2c0 8081 	blt.w	8010e4e <UART_SetConfig+0x6be>
 8010d4c:	3b02      	subs	r3, #2
 8010d4e:	2b1e      	cmp	r3, #30
 8010d50:	d87d      	bhi.n	8010e4e <UART_SetConfig+0x6be>
 8010d52:	a201      	add	r2, pc, #4	; (adr r2, 8010d58 <UART_SetConfig+0x5c8>)
 8010d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d58:	08010ddb 	.word	0x08010ddb
 8010d5c:	08010e4f 	.word	0x08010e4f
 8010d60:	08010de3 	.word	0x08010de3
 8010d64:	08010e4f 	.word	0x08010e4f
 8010d68:	08010e4f 	.word	0x08010e4f
 8010d6c:	08010e4f 	.word	0x08010e4f
 8010d70:	08010df3 	.word	0x08010df3
 8010d74:	08010e4f 	.word	0x08010e4f
 8010d78:	08010e4f 	.word	0x08010e4f
 8010d7c:	08010e4f 	.word	0x08010e4f
 8010d80:	08010e4f 	.word	0x08010e4f
 8010d84:	08010e4f 	.word	0x08010e4f
 8010d88:	08010e4f 	.word	0x08010e4f
 8010d8c:	08010e4f 	.word	0x08010e4f
 8010d90:	08010e03 	.word	0x08010e03
 8010d94:	08010e4f 	.word	0x08010e4f
 8010d98:	08010e4f 	.word	0x08010e4f
 8010d9c:	08010e4f 	.word	0x08010e4f
 8010da0:	08010e4f 	.word	0x08010e4f
 8010da4:	08010e4f 	.word	0x08010e4f
 8010da8:	08010e4f 	.word	0x08010e4f
 8010dac:	08010e4f 	.word	0x08010e4f
 8010db0:	08010e4f 	.word	0x08010e4f
 8010db4:	08010e4f 	.word	0x08010e4f
 8010db8:	08010e4f 	.word	0x08010e4f
 8010dbc:	08010e4f 	.word	0x08010e4f
 8010dc0:	08010e4f 	.word	0x08010e4f
 8010dc4:	08010e4f 	.word	0x08010e4f
 8010dc8:	08010e4f 	.word	0x08010e4f
 8010dcc:	08010e4f 	.word	0x08010e4f
 8010dd0:	08010e41 	.word	0x08010e41
 8010dd4:	2b40      	cmp	r3, #64	; 0x40
 8010dd6:	d036      	beq.n	8010e46 <UART_SetConfig+0x6b6>
 8010dd8:	e039      	b.n	8010e4e <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010dda:	f7fc f963 	bl	800d0a4 <HAL_RCCEx_GetD3PCLK1Freq>
 8010dde:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010de0:	e03b      	b.n	8010e5a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010de2:	f107 0314 	add.w	r3, r7, #20
 8010de6:	4618      	mov	r0, r3
 8010de8:	f7fc f972 	bl	800d0d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010dec:	69bb      	ldr	r3, [r7, #24]
 8010dee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010df0:	e033      	b.n	8010e5a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010df2:	f107 0308 	add.w	r3, r7, #8
 8010df6:	4618      	mov	r0, r3
 8010df8:	f7fc fabe 	bl	800d378 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010dfc:	68fb      	ldr	r3, [r7, #12]
 8010dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010e00:	e02b      	b.n	8010e5a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010e02:	4b0a      	ldr	r3, [pc, #40]	; (8010e2c <UART_SetConfig+0x69c>)
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	f003 0320 	and.w	r3, r3, #32
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d009      	beq.n	8010e22 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010e0e:	4b07      	ldr	r3, [pc, #28]	; (8010e2c <UART_SetConfig+0x69c>)
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	08db      	lsrs	r3, r3, #3
 8010e14:	f003 0303 	and.w	r3, r3, #3
 8010e18:	4a08      	ldr	r2, [pc, #32]	; (8010e3c <UART_SetConfig+0x6ac>)
 8010e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8010e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010e20:	e01b      	b.n	8010e5a <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8010e22:	4b06      	ldr	r3, [pc, #24]	; (8010e3c <UART_SetConfig+0x6ac>)
 8010e24:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010e26:	e018      	b.n	8010e5a <UART_SetConfig+0x6ca>
 8010e28:	40011400 	.word	0x40011400
 8010e2c:	58024400 	.word	0x58024400
 8010e30:	40007800 	.word	0x40007800
 8010e34:	40007c00 	.word	0x40007c00
 8010e38:	58000c00 	.word	0x58000c00
 8010e3c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010e40:	4bc4      	ldr	r3, [pc, #784]	; (8011154 <UART_SetConfig+0x9c4>)
 8010e42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010e44:	e009      	b.n	8010e5a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010e46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010e4c:	e005      	b.n	8010e5a <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8010e4e:	2300      	movs	r3, #0
 8010e50:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8010e52:	2301      	movs	r3, #1
 8010e54:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8010e58:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	f000 81da 	beq.w	8011216 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e66:	4abc      	ldr	r2, [pc, #752]	; (8011158 <UART_SetConfig+0x9c8>)
 8010e68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010e6c:	461a      	mov	r2, r3
 8010e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e70:	fbb3 f3f2 	udiv	r3, r3, r2
 8010e74:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	685a      	ldr	r2, [r3, #4]
 8010e7a:	4613      	mov	r3, r2
 8010e7c:	005b      	lsls	r3, r3, #1
 8010e7e:	4413      	add	r3, r2
 8010e80:	6a3a      	ldr	r2, [r7, #32]
 8010e82:	429a      	cmp	r2, r3
 8010e84:	d305      	bcc.n	8010e92 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	685b      	ldr	r3, [r3, #4]
 8010e8a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010e8c:	6a3a      	ldr	r2, [r7, #32]
 8010e8e:	429a      	cmp	r2, r3
 8010e90:	d903      	bls.n	8010e9a <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8010e92:	2301      	movs	r3, #1
 8010e94:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8010e98:	e1bd      	b.n	8011216 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e9c:	4618      	mov	r0, r3
 8010e9e:	f04f 0100 	mov.w	r1, #0
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ea6:	4aac      	ldr	r2, [pc, #688]	; (8011158 <UART_SetConfig+0x9c8>)
 8010ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010eac:	b29a      	uxth	r2, r3
 8010eae:	f04f 0300 	mov.w	r3, #0
 8010eb2:	f7ef fa6d 	bl	8000390 <__aeabi_uldivmod>
 8010eb6:	4602      	mov	r2, r0
 8010eb8:	460b      	mov	r3, r1
 8010eba:	4610      	mov	r0, r2
 8010ebc:	4619      	mov	r1, r3
 8010ebe:	f04f 0200 	mov.w	r2, #0
 8010ec2:	f04f 0300 	mov.w	r3, #0
 8010ec6:	020b      	lsls	r3, r1, #8
 8010ec8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010ecc:	0202      	lsls	r2, r0, #8
 8010ece:	6879      	ldr	r1, [r7, #4]
 8010ed0:	6849      	ldr	r1, [r1, #4]
 8010ed2:	0849      	lsrs	r1, r1, #1
 8010ed4:	4608      	mov	r0, r1
 8010ed6:	f04f 0100 	mov.w	r1, #0
 8010eda:	1814      	adds	r4, r2, r0
 8010edc:	eb43 0501 	adc.w	r5, r3, r1
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	685b      	ldr	r3, [r3, #4]
 8010ee4:	461a      	mov	r2, r3
 8010ee6:	f04f 0300 	mov.w	r3, #0
 8010eea:	4620      	mov	r0, r4
 8010eec:	4629      	mov	r1, r5
 8010eee:	f7ef fa4f 	bl	8000390 <__aeabi_uldivmod>
 8010ef2:	4602      	mov	r2, r0
 8010ef4:	460b      	mov	r3, r1
 8010ef6:	4613      	mov	r3, r2
 8010ef8:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010efc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010f00:	d308      	bcc.n	8010f14 <UART_SetConfig+0x784>
 8010f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010f08:	d204      	bcs.n	8010f14 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010f10:	60da      	str	r2, [r3, #12]
 8010f12:	e180      	b.n	8011216 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8010f14:	2301      	movs	r3, #1
 8010f16:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8010f1a:	e17c      	b.n	8011216 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	69db      	ldr	r3, [r3, #28]
 8010f20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010f24:	f040 80bf 	bne.w	80110a6 <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8010f28:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010f2c:	2b20      	cmp	r3, #32
 8010f2e:	dc49      	bgt.n	8010fc4 <UART_SetConfig+0x834>
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	db7c      	blt.n	801102e <UART_SetConfig+0x89e>
 8010f34:	2b20      	cmp	r3, #32
 8010f36:	d87a      	bhi.n	801102e <UART_SetConfig+0x89e>
 8010f38:	a201      	add	r2, pc, #4	; (adr r2, 8010f40 <UART_SetConfig+0x7b0>)
 8010f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f3e:	bf00      	nop
 8010f40:	08010fcb 	.word	0x08010fcb
 8010f44:	08010fd3 	.word	0x08010fd3
 8010f48:	0801102f 	.word	0x0801102f
 8010f4c:	0801102f 	.word	0x0801102f
 8010f50:	08010fdb 	.word	0x08010fdb
 8010f54:	0801102f 	.word	0x0801102f
 8010f58:	0801102f 	.word	0x0801102f
 8010f5c:	0801102f 	.word	0x0801102f
 8010f60:	08010feb 	.word	0x08010feb
 8010f64:	0801102f 	.word	0x0801102f
 8010f68:	0801102f 	.word	0x0801102f
 8010f6c:	0801102f 	.word	0x0801102f
 8010f70:	0801102f 	.word	0x0801102f
 8010f74:	0801102f 	.word	0x0801102f
 8010f78:	0801102f 	.word	0x0801102f
 8010f7c:	0801102f 	.word	0x0801102f
 8010f80:	08010ffb 	.word	0x08010ffb
 8010f84:	0801102f 	.word	0x0801102f
 8010f88:	0801102f 	.word	0x0801102f
 8010f8c:	0801102f 	.word	0x0801102f
 8010f90:	0801102f 	.word	0x0801102f
 8010f94:	0801102f 	.word	0x0801102f
 8010f98:	0801102f 	.word	0x0801102f
 8010f9c:	0801102f 	.word	0x0801102f
 8010fa0:	0801102f 	.word	0x0801102f
 8010fa4:	0801102f 	.word	0x0801102f
 8010fa8:	0801102f 	.word	0x0801102f
 8010fac:	0801102f 	.word	0x0801102f
 8010fb0:	0801102f 	.word	0x0801102f
 8010fb4:	0801102f 	.word	0x0801102f
 8010fb8:	0801102f 	.word	0x0801102f
 8010fbc:	0801102f 	.word	0x0801102f
 8010fc0:	08011021 	.word	0x08011021
 8010fc4:	2b40      	cmp	r3, #64	; 0x40
 8010fc6:	d02e      	beq.n	8011026 <UART_SetConfig+0x896>
 8010fc8:	e031      	b.n	801102e <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010fca:	f7fb f8ff 	bl	800c1cc <HAL_RCC_GetPCLK1Freq>
 8010fce:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010fd0:	e033      	b.n	801103a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010fd2:	f7fb f911 	bl	800c1f8 <HAL_RCC_GetPCLK2Freq>
 8010fd6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010fd8:	e02f      	b.n	801103a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010fda:	f107 0314 	add.w	r3, r7, #20
 8010fde:	4618      	mov	r0, r3
 8010fe0:	f7fc f876 	bl	800d0d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010fe4:	69bb      	ldr	r3, [r7, #24]
 8010fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010fe8:	e027      	b.n	801103a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010fea:	f107 0308 	add.w	r3, r7, #8
 8010fee:	4618      	mov	r0, r3
 8010ff0:	f7fc f9c2 	bl	800d378 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010ff8:	e01f      	b.n	801103a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010ffa:	4b58      	ldr	r3, [pc, #352]	; (801115c <UART_SetConfig+0x9cc>)
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	f003 0320 	and.w	r3, r3, #32
 8011002:	2b00      	cmp	r3, #0
 8011004:	d009      	beq.n	801101a <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011006:	4b55      	ldr	r3, [pc, #340]	; (801115c <UART_SetConfig+0x9cc>)
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	08db      	lsrs	r3, r3, #3
 801100c:	f003 0303 	and.w	r3, r3, #3
 8011010:	4a53      	ldr	r2, [pc, #332]	; (8011160 <UART_SetConfig+0x9d0>)
 8011012:	fa22 f303 	lsr.w	r3, r2, r3
 8011016:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011018:	e00f      	b.n	801103a <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 801101a:	4b51      	ldr	r3, [pc, #324]	; (8011160 <UART_SetConfig+0x9d0>)
 801101c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801101e:	e00c      	b.n	801103a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011020:	4b4c      	ldr	r3, [pc, #304]	; (8011154 <UART_SetConfig+0x9c4>)
 8011022:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8011024:	e009      	b.n	801103a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011026:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801102a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801102c:	e005      	b.n	801103a <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 801102e:	2300      	movs	r3, #0
 8011030:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8011032:	2301      	movs	r3, #1
 8011034:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8011038:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801103a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801103c:	2b00      	cmp	r3, #0
 801103e:	f000 80ea 	beq.w	8011216 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011046:	4a44      	ldr	r2, [pc, #272]	; (8011158 <UART_SetConfig+0x9c8>)
 8011048:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801104c:	461a      	mov	r2, r3
 801104e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011050:	fbb3 f3f2 	udiv	r3, r3, r2
 8011054:	005a      	lsls	r2, r3, #1
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	685b      	ldr	r3, [r3, #4]
 801105a:	085b      	lsrs	r3, r3, #1
 801105c:	441a      	add	r2, r3
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	685b      	ldr	r3, [r3, #4]
 8011062:	fbb2 f3f3 	udiv	r3, r2, r3
 8011066:	b29b      	uxth	r3, r3
 8011068:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801106a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801106c:	2b0f      	cmp	r3, #15
 801106e:	d916      	bls.n	801109e <UART_SetConfig+0x90e>
 8011070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011072:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011076:	d212      	bcs.n	801109e <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801107a:	b29b      	uxth	r3, r3
 801107c:	f023 030f 	bic.w	r3, r3, #15
 8011080:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011084:	085b      	lsrs	r3, r3, #1
 8011086:	b29b      	uxth	r3, r3
 8011088:	f003 0307 	and.w	r3, r3, #7
 801108c:	b29a      	uxth	r2, r3
 801108e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011090:	4313      	orrs	r3, r2
 8011092:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801109a:	60da      	str	r2, [r3, #12]
 801109c:	e0bb      	b.n	8011216 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 801109e:	2301      	movs	r3, #1
 80110a0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80110a4:	e0b7      	b.n	8011216 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 80110a6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80110aa:	2b20      	cmp	r3, #32
 80110ac:	dc4a      	bgt.n	8011144 <UART_SetConfig+0x9b4>
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	f2c0 8086 	blt.w	80111c0 <UART_SetConfig+0xa30>
 80110b4:	2b20      	cmp	r3, #32
 80110b6:	f200 8083 	bhi.w	80111c0 <UART_SetConfig+0xa30>
 80110ba:	a201      	add	r2, pc, #4	; (adr r2, 80110c0 <UART_SetConfig+0x930>)
 80110bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110c0:	0801114b 	.word	0x0801114b
 80110c4:	08011165 	.word	0x08011165
 80110c8:	080111c1 	.word	0x080111c1
 80110cc:	080111c1 	.word	0x080111c1
 80110d0:	0801116d 	.word	0x0801116d
 80110d4:	080111c1 	.word	0x080111c1
 80110d8:	080111c1 	.word	0x080111c1
 80110dc:	080111c1 	.word	0x080111c1
 80110e0:	0801117d 	.word	0x0801117d
 80110e4:	080111c1 	.word	0x080111c1
 80110e8:	080111c1 	.word	0x080111c1
 80110ec:	080111c1 	.word	0x080111c1
 80110f0:	080111c1 	.word	0x080111c1
 80110f4:	080111c1 	.word	0x080111c1
 80110f8:	080111c1 	.word	0x080111c1
 80110fc:	080111c1 	.word	0x080111c1
 8011100:	0801118d 	.word	0x0801118d
 8011104:	080111c1 	.word	0x080111c1
 8011108:	080111c1 	.word	0x080111c1
 801110c:	080111c1 	.word	0x080111c1
 8011110:	080111c1 	.word	0x080111c1
 8011114:	080111c1 	.word	0x080111c1
 8011118:	080111c1 	.word	0x080111c1
 801111c:	080111c1 	.word	0x080111c1
 8011120:	080111c1 	.word	0x080111c1
 8011124:	080111c1 	.word	0x080111c1
 8011128:	080111c1 	.word	0x080111c1
 801112c:	080111c1 	.word	0x080111c1
 8011130:	080111c1 	.word	0x080111c1
 8011134:	080111c1 	.word	0x080111c1
 8011138:	080111c1 	.word	0x080111c1
 801113c:	080111c1 	.word	0x080111c1
 8011140:	080111b3 	.word	0x080111b3
 8011144:	2b40      	cmp	r3, #64	; 0x40
 8011146:	d037      	beq.n	80111b8 <UART_SetConfig+0xa28>
 8011148:	e03a      	b.n	80111c0 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801114a:	f7fb f83f 	bl	800c1cc <HAL_RCC_GetPCLK1Freq>
 801114e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8011150:	e03c      	b.n	80111cc <UART_SetConfig+0xa3c>
 8011152:	bf00      	nop
 8011154:	003d0900 	.word	0x003d0900
 8011158:	08014f1c 	.word	0x08014f1c
 801115c:	58024400 	.word	0x58024400
 8011160:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011164:	f7fb f848 	bl	800c1f8 <HAL_RCC_GetPCLK2Freq>
 8011168:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 801116a:	e02f      	b.n	80111cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801116c:	f107 0314 	add.w	r3, r7, #20
 8011170:	4618      	mov	r0, r3
 8011172:	f7fb ffad 	bl	800d0d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011176:	69bb      	ldr	r3, [r7, #24]
 8011178:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801117a:	e027      	b.n	80111cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801117c:	f107 0308 	add.w	r3, r7, #8
 8011180:	4618      	mov	r0, r3
 8011182:	f7fc f8f9 	bl	800d378 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011186:	68fb      	ldr	r3, [r7, #12]
 8011188:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801118a:	e01f      	b.n	80111cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801118c:	4b2c      	ldr	r3, [pc, #176]	; (8011240 <UART_SetConfig+0xab0>)
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	f003 0320 	and.w	r3, r3, #32
 8011194:	2b00      	cmp	r3, #0
 8011196:	d009      	beq.n	80111ac <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011198:	4b29      	ldr	r3, [pc, #164]	; (8011240 <UART_SetConfig+0xab0>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	08db      	lsrs	r3, r3, #3
 801119e:	f003 0303 	and.w	r3, r3, #3
 80111a2:	4a28      	ldr	r2, [pc, #160]	; (8011244 <UART_SetConfig+0xab4>)
 80111a4:	fa22 f303 	lsr.w	r3, r2, r3
 80111a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80111aa:	e00f      	b.n	80111cc <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 80111ac:	4b25      	ldr	r3, [pc, #148]	; (8011244 <UART_SetConfig+0xab4>)
 80111ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80111b0:	e00c      	b.n	80111cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80111b2:	4b25      	ldr	r3, [pc, #148]	; (8011248 <UART_SetConfig+0xab8>)
 80111b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80111b6:	e009      	b.n	80111cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80111b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80111bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80111be:	e005      	b.n	80111cc <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 80111c0:	2300      	movs	r3, #0
 80111c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80111c4:	2301      	movs	r3, #1
 80111c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80111ca:	bf00      	nop
    }

    if (pclk != 0U)
 80111cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d021      	beq.n	8011216 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111d6:	4a1d      	ldr	r2, [pc, #116]	; (801124c <UART_SetConfig+0xabc>)
 80111d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80111dc:	461a      	mov	r2, r3
 80111de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	685b      	ldr	r3, [r3, #4]
 80111e8:	085b      	lsrs	r3, r3, #1
 80111ea:	441a      	add	r2, r3
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	685b      	ldr	r3, [r3, #4]
 80111f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80111f4:	b29b      	uxth	r3, r3
 80111f6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80111f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111fa:	2b0f      	cmp	r3, #15
 80111fc:	d908      	bls.n	8011210 <UART_SetConfig+0xa80>
 80111fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011204:	d204      	bcs.n	8011210 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801120c:	60da      	str	r2, [r3, #12]
 801120e:	e002      	b.n	8011216 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8011210:	2301      	movs	r3, #1
 8011212:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	2201      	movs	r2, #1
 801121a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	2201      	movs	r2, #1
 8011222:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	2200      	movs	r2, #0
 801122a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	2200      	movs	r2, #0
 8011230:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8011232:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8011236:	4618      	mov	r0, r3
 8011238:	3738      	adds	r7, #56	; 0x38
 801123a:	46bd      	mov	sp, r7
 801123c:	bdb0      	pop	{r4, r5, r7, pc}
 801123e:	bf00      	nop
 8011240:	58024400 	.word	0x58024400
 8011244:	03d09000 	.word	0x03d09000
 8011248:	003d0900 	.word	0x003d0900
 801124c:	08014f1c 	.word	0x08014f1c

08011250 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011250:	b480      	push	{r7}
 8011252:	b083      	sub	sp, #12
 8011254:	af00      	add	r7, sp, #0
 8011256:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801125c:	f003 0301 	and.w	r3, r3, #1
 8011260:	2b00      	cmp	r3, #0
 8011262:	d00a      	beq.n	801127a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	685b      	ldr	r3, [r3, #4]
 801126a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	430a      	orrs	r2, r1
 8011278:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801127e:	f003 0302 	and.w	r3, r3, #2
 8011282:	2b00      	cmp	r3, #0
 8011284:	d00a      	beq.n	801129c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	685b      	ldr	r3, [r3, #4]
 801128c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	430a      	orrs	r2, r1
 801129a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112a0:	f003 0304 	and.w	r3, r3, #4
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d00a      	beq.n	80112be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	685b      	ldr	r3, [r3, #4]
 80112ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	430a      	orrs	r2, r1
 80112bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112c2:	f003 0308 	and.w	r3, r3, #8
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d00a      	beq.n	80112e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	685b      	ldr	r3, [r3, #4]
 80112d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	430a      	orrs	r2, r1
 80112de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112e4:	f003 0310 	and.w	r3, r3, #16
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d00a      	beq.n	8011302 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	689b      	ldr	r3, [r3, #8]
 80112f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	681b      	ldr	r3, [r3, #0]
 80112fe:	430a      	orrs	r2, r1
 8011300:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011306:	f003 0320 	and.w	r3, r3, #32
 801130a:	2b00      	cmp	r3, #0
 801130c:	d00a      	beq.n	8011324 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	689b      	ldr	r3, [r3, #8]
 8011314:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	430a      	orrs	r2, r1
 8011322:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801132c:	2b00      	cmp	r3, #0
 801132e:	d01a      	beq.n	8011366 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	685b      	ldr	r3, [r3, #4]
 8011336:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	430a      	orrs	r2, r1
 8011344:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801134a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801134e:	d10a      	bne.n	8011366 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	685b      	ldr	r3, [r3, #4]
 8011356:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	430a      	orrs	r2, r1
 8011364:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801136a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801136e:	2b00      	cmp	r3, #0
 8011370:	d00a      	beq.n	8011388 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	685b      	ldr	r3, [r3, #4]
 8011378:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	430a      	orrs	r2, r1
 8011386:	605a      	str	r2, [r3, #4]
  }
}
 8011388:	bf00      	nop
 801138a:	370c      	adds	r7, #12
 801138c:	46bd      	mov	sp, r7
 801138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011392:	4770      	bx	lr

08011394 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011394:	b580      	push	{r7, lr}
 8011396:	b086      	sub	sp, #24
 8011398:	af02      	add	r7, sp, #8
 801139a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	2200      	movs	r2, #0
 80113a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80113a4:	f7f4 fbaa 	bl	8005afc <HAL_GetTick>
 80113a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	f003 0308 	and.w	r3, r3, #8
 80113b4:	2b08      	cmp	r3, #8
 80113b6:	d10e      	bne.n	80113d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80113b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80113bc:	9300      	str	r3, [sp, #0]
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	2200      	movs	r2, #0
 80113c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80113c6:	6878      	ldr	r0, [r7, #4]
 80113c8:	f000 f82f 	bl	801142a <UART_WaitOnFlagUntilTimeout>
 80113cc:	4603      	mov	r3, r0
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d001      	beq.n	80113d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80113d2:	2303      	movs	r3, #3
 80113d4:	e025      	b.n	8011422 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	681b      	ldr	r3, [r3, #0]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	f003 0304 	and.w	r3, r3, #4
 80113e0:	2b04      	cmp	r3, #4
 80113e2:	d10e      	bne.n	8011402 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80113e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80113e8:	9300      	str	r3, [sp, #0]
 80113ea:	68fb      	ldr	r3, [r7, #12]
 80113ec:	2200      	movs	r2, #0
 80113ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80113f2:	6878      	ldr	r0, [r7, #4]
 80113f4:	f000 f819 	bl	801142a <UART_WaitOnFlagUntilTimeout>
 80113f8:	4603      	mov	r3, r0
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d001      	beq.n	8011402 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80113fe:	2303      	movs	r3, #3
 8011400:	e00f      	b.n	8011422 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	2220      	movs	r2, #32
 8011406:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	2220      	movs	r2, #32
 801140e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	2200      	movs	r2, #0
 8011416:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	2200      	movs	r2, #0
 801141c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011420:	2300      	movs	r3, #0
}
 8011422:	4618      	mov	r0, r3
 8011424:	3710      	adds	r7, #16
 8011426:	46bd      	mov	sp, r7
 8011428:	bd80      	pop	{r7, pc}

0801142a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801142a:	b580      	push	{r7, lr}
 801142c:	b084      	sub	sp, #16
 801142e:	af00      	add	r7, sp, #0
 8011430:	60f8      	str	r0, [r7, #12]
 8011432:	60b9      	str	r1, [r7, #8]
 8011434:	603b      	str	r3, [r7, #0]
 8011436:	4613      	mov	r3, r2
 8011438:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801143a:	e062      	b.n	8011502 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801143c:	69bb      	ldr	r3, [r7, #24]
 801143e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011442:	d05e      	beq.n	8011502 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011444:	f7f4 fb5a 	bl	8005afc <HAL_GetTick>
 8011448:	4602      	mov	r2, r0
 801144a:	683b      	ldr	r3, [r7, #0]
 801144c:	1ad3      	subs	r3, r2, r3
 801144e:	69ba      	ldr	r2, [r7, #24]
 8011450:	429a      	cmp	r2, r3
 8011452:	d302      	bcc.n	801145a <UART_WaitOnFlagUntilTimeout+0x30>
 8011454:	69bb      	ldr	r3, [r7, #24]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d11d      	bne.n	8011496 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	681a      	ldr	r2, [r3, #0]
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8011468:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801146a:	68fb      	ldr	r3, [r7, #12]
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	689a      	ldr	r2, [r3, #8]
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	f022 0201 	bic.w	r2, r2, #1
 8011478:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 801147a:	68fb      	ldr	r3, [r7, #12]
 801147c:	2220      	movs	r2, #32
 801147e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	2220      	movs	r2, #32
 8011486:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	2200      	movs	r2, #0
 801148e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8011492:	2303      	movs	r3, #3
 8011494:	e045      	b.n	8011522 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	f003 0304 	and.w	r3, r3, #4
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d02e      	beq.n	8011502 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	681b      	ldr	r3, [r3, #0]
 80114a8:	69db      	ldr	r3, [r3, #28]
 80114aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80114ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80114b2:	d126      	bne.n	8011502 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80114bc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	681a      	ldr	r2, [r3, #0]
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80114cc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	689a      	ldr	r2, [r3, #8]
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	f022 0201 	bic.w	r2, r2, #1
 80114dc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	2220      	movs	r2, #32
 80114e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	2220      	movs	r2, #32
 80114ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	2220      	movs	r2, #32
 80114f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	2200      	movs	r2, #0
 80114fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80114fe:	2303      	movs	r3, #3
 8011500:	e00f      	b.n	8011522 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011502:	68fb      	ldr	r3, [r7, #12]
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	69da      	ldr	r2, [r3, #28]
 8011508:	68bb      	ldr	r3, [r7, #8]
 801150a:	4013      	ands	r3, r2
 801150c:	68ba      	ldr	r2, [r7, #8]
 801150e:	429a      	cmp	r2, r3
 8011510:	bf0c      	ite	eq
 8011512:	2301      	moveq	r3, #1
 8011514:	2300      	movne	r3, #0
 8011516:	b2db      	uxtb	r3, r3
 8011518:	461a      	mov	r2, r3
 801151a:	79fb      	ldrb	r3, [r7, #7]
 801151c:	429a      	cmp	r2, r3
 801151e:	d08d      	beq.n	801143c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011520:	2300      	movs	r3, #0
}
 8011522:	4618      	mov	r0, r3
 8011524:	3710      	adds	r7, #16
 8011526:	46bd      	mov	sp, r7
 8011528:	bd80      	pop	{r7, pc}
	...

0801152c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801152c:	b580      	push	{r7, lr}
 801152e:	b084      	sub	sp, #16
 8011530:	af00      	add	r7, sp, #0
 8011532:	60f8      	str	r0, [r7, #12]
 8011534:	60b9      	str	r1, [r7, #8]
 8011536:	4613      	mov	r3, r2
 8011538:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	68ba      	ldr	r2, [r7, #8]
 801153e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8011540:	68fb      	ldr	r3, [r7, #12]
 8011542:	88fa      	ldrh	r2, [r7, #6]
 8011544:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	2200      	movs	r2, #0
 801154c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	2222      	movs	r2, #34	; 0x22
 8011554:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801155c:	2b00      	cmp	r3, #0
 801155e:	d02c      	beq.n	80115ba <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011564:	4a25      	ldr	r2, [pc, #148]	; (80115fc <UART_Start_Receive_DMA+0xd0>)
 8011566:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801156c:	4a24      	ldr	r2, [pc, #144]	; (8011600 <UART_Start_Receive_DMA+0xd4>)
 801156e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011574:	4a23      	ldr	r2, [pc, #140]	; (8011604 <UART_Start_Receive_DMA+0xd8>)
 8011576:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011578:	68fb      	ldr	r3, [r7, #12]
 801157a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801157c:	2200      	movs	r2, #0
 801157e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	3324      	adds	r3, #36	; 0x24
 801158a:	4619      	mov	r1, r3
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011590:	461a      	mov	r2, r3
 8011592:	88fb      	ldrh	r3, [r7, #6]
 8011594:	f7f4 ff5a 	bl	800644c <HAL_DMA_Start_IT>
 8011598:	4603      	mov	r3, r0
 801159a:	2b00      	cmp	r3, #0
 801159c:	d00d      	beq.n	80115ba <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	2210      	movs	r2, #16
 80115a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	2200      	movs	r2, #0
 80115aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	2220      	movs	r2, #32
 80115b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 80115b6:	2301      	movs	r3, #1
 80115b8:	e01c      	b.n	80115f4 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	2200      	movs	r2, #0
 80115be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	681a      	ldr	r2, [r3, #0]
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80115d0:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	689a      	ldr	r2, [r3, #8]
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	f042 0201 	orr.w	r2, r2, #1
 80115e0:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	689a      	ldr	r2, [r3, #8]
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80115f0:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 80115f2:	2300      	movs	r3, #0
}
 80115f4:	4618      	mov	r0, r3
 80115f6:	3710      	adds	r7, #16
 80115f8:	46bd      	mov	sp, r7
 80115fa:	bd80      	pop	{r7, pc}
 80115fc:	08011715 	.word	0x08011715
 8011600:	080117ab 	.word	0x080117ab
 8011604:	080117e3 	.word	0x080117e3

08011608 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011608:	b480      	push	{r7}
 801160a:	b083      	sub	sp, #12
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	681a      	ldr	r2, [r3, #0]
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 801161e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	689a      	ldr	r2, [r3, #8]
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 801162e:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	2220      	movs	r2, #32
 8011634:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8011638:	bf00      	nop
 801163a:	370c      	adds	r7, #12
 801163c:	46bd      	mov	sp, r7
 801163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011642:	4770      	bx	lr

08011644 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011644:	b480      	push	{r7}
 8011646:	b083      	sub	sp, #12
 8011648:	af00      	add	r7, sp, #0
 801164a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	681a      	ldr	r2, [r3, #0]
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801165a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	6899      	ldr	r1, [r3, #8]
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	681a      	ldr	r2, [r3, #0]
 8011666:	4b0f      	ldr	r3, [pc, #60]	; (80116a4 <UART_EndRxTransfer+0x60>)
 8011668:	400b      	ands	r3, r1
 801166a:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011670:	2b01      	cmp	r3, #1
 8011672:	d107      	bne.n	8011684 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	681a      	ldr	r2, [r3, #0]
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	f022 0210 	bic.w	r2, r2, #16
 8011682:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	2220      	movs	r2, #32
 8011688:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	2200      	movs	r2, #0
 8011690:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	2200      	movs	r2, #0
 8011696:	671a      	str	r2, [r3, #112]	; 0x70
}
 8011698:	bf00      	nop
 801169a:	370c      	adds	r7, #12
 801169c:	46bd      	mov	sp, r7
 801169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116a2:	4770      	bx	lr
 80116a4:	effffffe 	.word	0xeffffffe

080116a8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b084      	sub	sp, #16
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80116b4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	69db      	ldr	r3, [r3, #28]
 80116ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80116be:	d014      	beq.n	80116ea <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	2200      	movs	r2, #0
 80116c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	689a      	ldr	r2, [r3, #8]
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80116d6:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	681a      	ldr	r2, [r3, #0]
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80116e6:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80116e8:	e002      	b.n	80116f0 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 80116ea:	68f8      	ldr	r0, [r7, #12]
 80116ec:	f7ff f81c 	bl	8010728 <HAL_UART_TxCpltCallback>
}
 80116f0:	bf00      	nop
 80116f2:	3710      	adds	r7, #16
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}

080116f8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b084      	sub	sp, #16
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011704:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8011706:	68f8      	ldr	r0, [r7, #12]
 8011708:	f7ff f818 	bl	801073c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801170c:	bf00      	nop
 801170e:	3710      	adds	r7, #16
 8011710:	46bd      	mov	sp, r7
 8011712:	bd80      	pop	{r7, pc}

08011714 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011714:	b580      	push	{r7, lr}
 8011716:	b084      	sub	sp, #16
 8011718:	af00      	add	r7, sp, #0
 801171a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011720:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	69db      	ldr	r3, [r3, #28]
 8011726:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801172a:	d02b      	beq.n	8011784 <UART_DMAReceiveCplt+0x70>
  {
    huart->RxXferCount = 0U;
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	2200      	movs	r2, #0
 8011730:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	681a      	ldr	r2, [r3, #0]
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8011742:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011744:	68fb      	ldr	r3, [r7, #12]
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	689a      	ldr	r2, [r3, #8]
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	f022 0201 	bic.w	r2, r2, #1
 8011752:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011754:	68fb      	ldr	r3, [r7, #12]
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	689a      	ldr	r2, [r3, #8]
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011762:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	2220      	movs	r2, #32
 8011768:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801176c:	68fb      	ldr	r3, [r7, #12]
 801176e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011770:	2b01      	cmp	r3, #1
 8011772:	d107      	bne.n	8011784 <UART_DMAReceiveCplt+0x70>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	681a      	ldr	r2, [r3, #0]
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	f022 0210 	bic.w	r2, r2, #16
 8011782:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011788:	2b01      	cmp	r3, #1
 801178a:	d107      	bne.n	801179c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011792:	4619      	mov	r1, r3
 8011794:	68f8      	ldr	r0, [r7, #12]
 8011796:	f7fe ffef 	bl	8010778 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801179a:	e002      	b.n	80117a2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 801179c:	68f8      	ldr	r0, [r7, #12]
 801179e:	f7f3 fa49 	bl	8004c34 <HAL_UART_RxCpltCallback>
}
 80117a2:	bf00      	nop
 80117a4:	3710      	adds	r7, #16
 80117a6:	46bd      	mov	sp, r7
 80117a8:	bd80      	pop	{r7, pc}

080117aa <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80117aa:	b580      	push	{r7, lr}
 80117ac:	b084      	sub	sp, #16
 80117ae:	af00      	add	r7, sp, #0
 80117b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80117b6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80117bc:	2b01      	cmp	r3, #1
 80117be:	d109      	bne.n	80117d4 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80117c6:	085b      	lsrs	r3, r3, #1
 80117c8:	b29b      	uxth	r3, r3
 80117ca:	4619      	mov	r1, r3
 80117cc:	68f8      	ldr	r0, [r7, #12]
 80117ce:	f7fe ffd3 	bl	8010778 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80117d2:	e002      	b.n	80117da <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 80117d4:	68f8      	ldr	r0, [r7, #12]
 80117d6:	f7fe ffbb 	bl	8010750 <HAL_UART_RxHalfCpltCallback>
}
 80117da:	bf00      	nop
 80117dc:	3710      	adds	r7, #16
 80117de:	46bd      	mov	sp, r7
 80117e0:	bd80      	pop	{r7, pc}

080117e2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80117e2:	b580      	push	{r7, lr}
 80117e4:	b086      	sub	sp, #24
 80117e6:	af00      	add	r7, sp, #0
 80117e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80117ee:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80117f0:	697b      	ldr	r3, [r7, #20]
 80117f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80117f6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80117f8:	697b      	ldr	r3, [r7, #20]
 80117fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80117fe:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011800:	697b      	ldr	r3, [r7, #20]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	689b      	ldr	r3, [r3, #8]
 8011806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801180a:	2b80      	cmp	r3, #128	; 0x80
 801180c:	d109      	bne.n	8011822 <UART_DMAError+0x40>
 801180e:	693b      	ldr	r3, [r7, #16]
 8011810:	2b21      	cmp	r3, #33	; 0x21
 8011812:	d106      	bne.n	8011822 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011814:	697b      	ldr	r3, [r7, #20]
 8011816:	2200      	movs	r2, #0
 8011818:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 801181c:	6978      	ldr	r0, [r7, #20]
 801181e:	f7ff fef3 	bl	8011608 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011822:	697b      	ldr	r3, [r7, #20]
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	689b      	ldr	r3, [r3, #8]
 8011828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801182c:	2b40      	cmp	r3, #64	; 0x40
 801182e:	d109      	bne.n	8011844 <UART_DMAError+0x62>
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	2b22      	cmp	r3, #34	; 0x22
 8011834:	d106      	bne.n	8011844 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011836:	697b      	ldr	r3, [r7, #20]
 8011838:	2200      	movs	r2, #0
 801183a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 801183e:	6978      	ldr	r0, [r7, #20]
 8011840:	f7ff ff00 	bl	8011644 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011844:	697b      	ldr	r3, [r7, #20]
 8011846:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801184a:	f043 0210 	orr.w	r2, r3, #16
 801184e:	697b      	ldr	r3, [r7, #20]
 8011850:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011854:	6978      	ldr	r0, [r7, #20]
 8011856:	f7fe ff85 	bl	8010764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801185a:	bf00      	nop
 801185c:	3718      	adds	r7, #24
 801185e:	46bd      	mov	sp, r7
 8011860:	bd80      	pop	{r7, pc}

08011862 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011862:	b580      	push	{r7, lr}
 8011864:	b084      	sub	sp, #16
 8011866:	af00      	add	r7, sp, #0
 8011868:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801186e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	2200      	movs	r2, #0
 8011874:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	2200      	movs	r2, #0
 801187c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011880:	68f8      	ldr	r0, [r7, #12]
 8011882:	f7fe ff6f 	bl	8010764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011886:	bf00      	nop
 8011888:	3710      	adds	r7, #16
 801188a:	46bd      	mov	sp, r7
 801188c:	bd80      	pop	{r7, pc}

0801188e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801188e:	b580      	push	{r7, lr}
 8011890:	b082      	sub	sp, #8
 8011892:	af00      	add	r7, sp, #0
 8011894:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	681a      	ldr	r2, [r3, #0]
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80118a4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	2220      	movs	r2, #32
 80118aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2200      	movs	r2, #0
 80118b2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80118b4:	6878      	ldr	r0, [r7, #4]
 80118b6:	f7fe ff37 	bl	8010728 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80118ba:	bf00      	nop
 80118bc:	3708      	adds	r7, #8
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}

080118c2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80118c2:	b480      	push	{r7}
 80118c4:	b083      	sub	sp, #12
 80118c6:	af00      	add	r7, sp, #0
 80118c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80118ca:	bf00      	nop
 80118cc:	370c      	adds	r7, #12
 80118ce:	46bd      	mov	sp, r7
 80118d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d4:	4770      	bx	lr

080118d6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80118d6:	b480      	push	{r7}
 80118d8:	b083      	sub	sp, #12
 80118da:	af00      	add	r7, sp, #0
 80118dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80118de:	bf00      	nop
 80118e0:	370c      	adds	r7, #12
 80118e2:	46bd      	mov	sp, r7
 80118e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e8:	4770      	bx	lr

080118ea <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80118ea:	b480      	push	{r7}
 80118ec:	b083      	sub	sp, #12
 80118ee:	af00      	add	r7, sp, #0
 80118f0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80118f2:	bf00      	nop
 80118f4:	370c      	adds	r7, #12
 80118f6:	46bd      	mov	sp, r7
 80118f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fc:	4770      	bx	lr

080118fe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80118fe:	b480      	push	{r7}
 8011900:	b085      	sub	sp, #20
 8011902:	af00      	add	r7, sp, #0
 8011904:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801190c:	2b01      	cmp	r3, #1
 801190e:	d101      	bne.n	8011914 <HAL_UARTEx_DisableFifoMode+0x16>
 8011910:	2302      	movs	r3, #2
 8011912:	e027      	b.n	8011964 <HAL_UARTEx_DisableFifoMode+0x66>
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	2201      	movs	r2, #1
 8011918:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	2224      	movs	r2, #36	; 0x24
 8011920:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	681a      	ldr	r2, [r3, #0]
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	f022 0201 	bic.w	r2, r2, #1
 801193a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011942:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	2200      	movs	r2, #0
 8011948:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	68fa      	ldr	r2, [r7, #12]
 8011950:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	2220      	movs	r2, #32
 8011956:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	2200      	movs	r2, #0
 801195e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011962:	2300      	movs	r3, #0
}
 8011964:	4618      	mov	r0, r3
 8011966:	3714      	adds	r7, #20
 8011968:	46bd      	mov	sp, r7
 801196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801196e:	4770      	bx	lr

08011970 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011970:	b580      	push	{r7, lr}
 8011972:	b084      	sub	sp, #16
 8011974:	af00      	add	r7, sp, #0
 8011976:	6078      	str	r0, [r7, #4]
 8011978:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8011980:	2b01      	cmp	r3, #1
 8011982:	d101      	bne.n	8011988 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011984:	2302      	movs	r3, #2
 8011986:	e02d      	b.n	80119e4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	2201      	movs	r2, #1
 801198c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	2224      	movs	r2, #36	; 0x24
 8011994:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	681a      	ldr	r2, [r3, #0]
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	f022 0201 	bic.w	r2, r2, #1
 80119ae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	681b      	ldr	r3, [r3, #0]
 80119b4:	689b      	ldr	r3, [r3, #8]
 80119b6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	683a      	ldr	r2, [r7, #0]
 80119c0:	430a      	orrs	r2, r1
 80119c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80119c4:	6878      	ldr	r0, [r7, #4]
 80119c6:	f000 f84f 	bl	8011a68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	68fa      	ldr	r2, [r7, #12]
 80119d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	2220      	movs	r2, #32
 80119d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	2200      	movs	r2, #0
 80119de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80119e2:	2300      	movs	r3, #0
}
 80119e4:	4618      	mov	r0, r3
 80119e6:	3710      	adds	r7, #16
 80119e8:	46bd      	mov	sp, r7
 80119ea:	bd80      	pop	{r7, pc}

080119ec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b084      	sub	sp, #16
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	6078      	str	r0, [r7, #4]
 80119f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80119fc:	2b01      	cmp	r3, #1
 80119fe:	d101      	bne.n	8011a04 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011a00:	2302      	movs	r3, #2
 8011a02:	e02d      	b.n	8011a60 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	2201      	movs	r2, #1
 8011a08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	2224      	movs	r2, #36	; 0x24
 8011a10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	681a      	ldr	r2, [r3, #0]
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	f022 0201 	bic.w	r2, r2, #1
 8011a2a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	689b      	ldr	r3, [r3, #8]
 8011a32:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	683a      	ldr	r2, [r7, #0]
 8011a3c:	430a      	orrs	r2, r1
 8011a3e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011a40:	6878      	ldr	r0, [r7, #4]
 8011a42:	f000 f811 	bl	8011a68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	68fa      	ldr	r2, [r7, #12]
 8011a4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	2220      	movs	r2, #32
 8011a52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	2200      	movs	r2, #0
 8011a5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011a5e:	2300      	movs	r3, #0
}
 8011a60:	4618      	mov	r0, r3
 8011a62:	3710      	adds	r7, #16
 8011a64:	46bd      	mov	sp, r7
 8011a66:	bd80      	pop	{r7, pc}

08011a68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011a68:	b480      	push	{r7}
 8011a6a:	b085      	sub	sp, #20
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d108      	bne.n	8011a8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	2201      	movs	r2, #1
 8011a7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	2201      	movs	r2, #1
 8011a84:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011a88:	e031      	b.n	8011aee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011a8a:	2310      	movs	r3, #16
 8011a8c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011a8e:	2310      	movs	r3, #16
 8011a90:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	689b      	ldr	r3, [r3, #8]
 8011a98:	0e5b      	lsrs	r3, r3, #25
 8011a9a:	b2db      	uxtb	r3, r3
 8011a9c:	f003 0307 	and.w	r3, r3, #7
 8011aa0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	689b      	ldr	r3, [r3, #8]
 8011aa8:	0f5b      	lsrs	r3, r3, #29
 8011aaa:	b2db      	uxtb	r3, r3
 8011aac:	f003 0307 	and.w	r3, r3, #7
 8011ab0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011ab2:	7bbb      	ldrb	r3, [r7, #14]
 8011ab4:	7b3a      	ldrb	r2, [r7, #12]
 8011ab6:	4911      	ldr	r1, [pc, #68]	; (8011afc <UARTEx_SetNbDataToProcess+0x94>)
 8011ab8:	5c8a      	ldrb	r2, [r1, r2]
 8011aba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011abe:	7b3a      	ldrb	r2, [r7, #12]
 8011ac0:	490f      	ldr	r1, [pc, #60]	; (8011b00 <UARTEx_SetNbDataToProcess+0x98>)
 8011ac2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011ac4:	fb93 f3f2 	sdiv	r3, r3, r2
 8011ac8:	b29a      	uxth	r2, r3
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011ad0:	7bfb      	ldrb	r3, [r7, #15]
 8011ad2:	7b7a      	ldrb	r2, [r7, #13]
 8011ad4:	4909      	ldr	r1, [pc, #36]	; (8011afc <UARTEx_SetNbDataToProcess+0x94>)
 8011ad6:	5c8a      	ldrb	r2, [r1, r2]
 8011ad8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011adc:	7b7a      	ldrb	r2, [r7, #13]
 8011ade:	4908      	ldr	r1, [pc, #32]	; (8011b00 <UARTEx_SetNbDataToProcess+0x98>)
 8011ae0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011ae2:	fb93 f3f2 	sdiv	r3, r3, r2
 8011ae6:	b29a      	uxth	r2, r3
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8011aee:	bf00      	nop
 8011af0:	3714      	adds	r7, #20
 8011af2:	46bd      	mov	sp, r7
 8011af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af8:	4770      	bx	lr
 8011afa:	bf00      	nop
 8011afc:	08014f34 	.word	0x08014f34
 8011b00:	08014f3c 	.word	0x08014f3c

08011b04 <__errno>:
 8011b04:	4b01      	ldr	r3, [pc, #4]	; (8011b0c <__errno+0x8>)
 8011b06:	6818      	ldr	r0, [r3, #0]
 8011b08:	4770      	bx	lr
 8011b0a:	bf00      	nop
 8011b0c:	24000024 	.word	0x24000024

08011b10 <__libc_init_array>:
 8011b10:	b570      	push	{r4, r5, r6, lr}
 8011b12:	4d0d      	ldr	r5, [pc, #52]	; (8011b48 <__libc_init_array+0x38>)
 8011b14:	4c0d      	ldr	r4, [pc, #52]	; (8011b4c <__libc_init_array+0x3c>)
 8011b16:	1b64      	subs	r4, r4, r5
 8011b18:	10a4      	asrs	r4, r4, #2
 8011b1a:	2600      	movs	r6, #0
 8011b1c:	42a6      	cmp	r6, r4
 8011b1e:	d109      	bne.n	8011b34 <__libc_init_array+0x24>
 8011b20:	4d0b      	ldr	r5, [pc, #44]	; (8011b50 <__libc_init_array+0x40>)
 8011b22:	4c0c      	ldr	r4, [pc, #48]	; (8011b54 <__libc_init_array+0x44>)
 8011b24:	f003 f992 	bl	8014e4c <_init>
 8011b28:	1b64      	subs	r4, r4, r5
 8011b2a:	10a4      	asrs	r4, r4, #2
 8011b2c:	2600      	movs	r6, #0
 8011b2e:	42a6      	cmp	r6, r4
 8011b30:	d105      	bne.n	8011b3e <__libc_init_array+0x2e>
 8011b32:	bd70      	pop	{r4, r5, r6, pc}
 8011b34:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b38:	4798      	blx	r3
 8011b3a:	3601      	adds	r6, #1
 8011b3c:	e7ee      	b.n	8011b1c <__libc_init_array+0xc>
 8011b3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b42:	4798      	blx	r3
 8011b44:	3601      	adds	r6, #1
 8011b46:	e7f2      	b.n	8011b2e <__libc_init_array+0x1e>
 8011b48:	080153d8 	.word	0x080153d8
 8011b4c:	080153d8 	.word	0x080153d8
 8011b50:	080153d8 	.word	0x080153d8
 8011b54:	080153dc 	.word	0x080153dc

08011b58 <memset>:
 8011b58:	4402      	add	r2, r0
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	4293      	cmp	r3, r2
 8011b5e:	d100      	bne.n	8011b62 <memset+0xa>
 8011b60:	4770      	bx	lr
 8011b62:	f803 1b01 	strb.w	r1, [r3], #1
 8011b66:	e7f9      	b.n	8011b5c <memset+0x4>

08011b68 <__cvt>:
 8011b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011b6a:	ed2d 8b02 	vpush	{d8}
 8011b6e:	eeb0 8b40 	vmov.f64	d8, d0
 8011b72:	b085      	sub	sp, #20
 8011b74:	4617      	mov	r7, r2
 8011b76:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8011b78:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011b7a:	ee18 2a90 	vmov	r2, s17
 8011b7e:	f025 0520 	bic.w	r5, r5, #32
 8011b82:	2a00      	cmp	r2, #0
 8011b84:	bfb6      	itet	lt
 8011b86:	222d      	movlt	r2, #45	; 0x2d
 8011b88:	2200      	movge	r2, #0
 8011b8a:	eeb1 8b40 	vneglt.f64	d8, d0
 8011b8e:	2d46      	cmp	r5, #70	; 0x46
 8011b90:	460c      	mov	r4, r1
 8011b92:	701a      	strb	r2, [r3, #0]
 8011b94:	d004      	beq.n	8011ba0 <__cvt+0x38>
 8011b96:	2d45      	cmp	r5, #69	; 0x45
 8011b98:	d100      	bne.n	8011b9c <__cvt+0x34>
 8011b9a:	3401      	adds	r4, #1
 8011b9c:	2102      	movs	r1, #2
 8011b9e:	e000      	b.n	8011ba2 <__cvt+0x3a>
 8011ba0:	2103      	movs	r1, #3
 8011ba2:	ab03      	add	r3, sp, #12
 8011ba4:	9301      	str	r3, [sp, #4]
 8011ba6:	ab02      	add	r3, sp, #8
 8011ba8:	9300      	str	r3, [sp, #0]
 8011baa:	4622      	mov	r2, r4
 8011bac:	4633      	mov	r3, r6
 8011bae:	eeb0 0b48 	vmov.f64	d0, d8
 8011bb2:	f000 fdf5 	bl	80127a0 <_dtoa_r>
 8011bb6:	2d47      	cmp	r5, #71	; 0x47
 8011bb8:	d109      	bne.n	8011bce <__cvt+0x66>
 8011bba:	07fb      	lsls	r3, r7, #31
 8011bbc:	d407      	bmi.n	8011bce <__cvt+0x66>
 8011bbe:	9b03      	ldr	r3, [sp, #12]
 8011bc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011bc2:	1a1b      	subs	r3, r3, r0
 8011bc4:	6013      	str	r3, [r2, #0]
 8011bc6:	b005      	add	sp, #20
 8011bc8:	ecbd 8b02 	vpop	{d8}
 8011bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011bce:	2d46      	cmp	r5, #70	; 0x46
 8011bd0:	eb00 0204 	add.w	r2, r0, r4
 8011bd4:	d10c      	bne.n	8011bf0 <__cvt+0x88>
 8011bd6:	7803      	ldrb	r3, [r0, #0]
 8011bd8:	2b30      	cmp	r3, #48	; 0x30
 8011bda:	d107      	bne.n	8011bec <__cvt+0x84>
 8011bdc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011be4:	bf1c      	itt	ne
 8011be6:	f1c4 0401 	rsbne	r4, r4, #1
 8011bea:	6034      	strne	r4, [r6, #0]
 8011bec:	6833      	ldr	r3, [r6, #0]
 8011bee:	441a      	add	r2, r3
 8011bf0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bf8:	bf08      	it	eq
 8011bfa:	9203      	streq	r2, [sp, #12]
 8011bfc:	2130      	movs	r1, #48	; 0x30
 8011bfe:	9b03      	ldr	r3, [sp, #12]
 8011c00:	4293      	cmp	r3, r2
 8011c02:	d2dc      	bcs.n	8011bbe <__cvt+0x56>
 8011c04:	1c5c      	adds	r4, r3, #1
 8011c06:	9403      	str	r4, [sp, #12]
 8011c08:	7019      	strb	r1, [r3, #0]
 8011c0a:	e7f8      	b.n	8011bfe <__cvt+0x96>

08011c0c <__exponent>:
 8011c0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011c0e:	4603      	mov	r3, r0
 8011c10:	2900      	cmp	r1, #0
 8011c12:	bfb8      	it	lt
 8011c14:	4249      	neglt	r1, r1
 8011c16:	f803 2b02 	strb.w	r2, [r3], #2
 8011c1a:	bfb4      	ite	lt
 8011c1c:	222d      	movlt	r2, #45	; 0x2d
 8011c1e:	222b      	movge	r2, #43	; 0x2b
 8011c20:	2909      	cmp	r1, #9
 8011c22:	7042      	strb	r2, [r0, #1]
 8011c24:	dd2a      	ble.n	8011c7c <__exponent+0x70>
 8011c26:	f10d 0407 	add.w	r4, sp, #7
 8011c2a:	46a4      	mov	ip, r4
 8011c2c:	270a      	movs	r7, #10
 8011c2e:	46a6      	mov	lr, r4
 8011c30:	460a      	mov	r2, r1
 8011c32:	fb91 f6f7 	sdiv	r6, r1, r7
 8011c36:	fb07 1516 	mls	r5, r7, r6, r1
 8011c3a:	3530      	adds	r5, #48	; 0x30
 8011c3c:	2a63      	cmp	r2, #99	; 0x63
 8011c3e:	f104 34ff 	add.w	r4, r4, #4294967295
 8011c42:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011c46:	4631      	mov	r1, r6
 8011c48:	dcf1      	bgt.n	8011c2e <__exponent+0x22>
 8011c4a:	3130      	adds	r1, #48	; 0x30
 8011c4c:	f1ae 0502 	sub.w	r5, lr, #2
 8011c50:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011c54:	1c44      	adds	r4, r0, #1
 8011c56:	4629      	mov	r1, r5
 8011c58:	4561      	cmp	r1, ip
 8011c5a:	d30a      	bcc.n	8011c72 <__exponent+0x66>
 8011c5c:	f10d 0209 	add.w	r2, sp, #9
 8011c60:	eba2 020e 	sub.w	r2, r2, lr
 8011c64:	4565      	cmp	r5, ip
 8011c66:	bf88      	it	hi
 8011c68:	2200      	movhi	r2, #0
 8011c6a:	4413      	add	r3, r2
 8011c6c:	1a18      	subs	r0, r3, r0
 8011c6e:	b003      	add	sp, #12
 8011c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011c76:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011c7a:	e7ed      	b.n	8011c58 <__exponent+0x4c>
 8011c7c:	2330      	movs	r3, #48	; 0x30
 8011c7e:	3130      	adds	r1, #48	; 0x30
 8011c80:	7083      	strb	r3, [r0, #2]
 8011c82:	70c1      	strb	r1, [r0, #3]
 8011c84:	1d03      	adds	r3, r0, #4
 8011c86:	e7f1      	b.n	8011c6c <__exponent+0x60>

08011c88 <_printf_float>:
 8011c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c8c:	b08b      	sub	sp, #44	; 0x2c
 8011c8e:	460c      	mov	r4, r1
 8011c90:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8011c94:	4616      	mov	r6, r2
 8011c96:	461f      	mov	r7, r3
 8011c98:	4605      	mov	r5, r0
 8011c9a:	f001 fcbb 	bl	8013614 <_localeconv_r>
 8011c9e:	f8d0 b000 	ldr.w	fp, [r0]
 8011ca2:	4658      	mov	r0, fp
 8011ca4:	f7ee fb1c 	bl	80002e0 <strlen>
 8011ca8:	2300      	movs	r3, #0
 8011caa:	9308      	str	r3, [sp, #32]
 8011cac:	f8d8 3000 	ldr.w	r3, [r8]
 8011cb0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011cb4:	6822      	ldr	r2, [r4, #0]
 8011cb6:	3307      	adds	r3, #7
 8011cb8:	f023 0307 	bic.w	r3, r3, #7
 8011cbc:	f103 0108 	add.w	r1, r3, #8
 8011cc0:	f8c8 1000 	str.w	r1, [r8]
 8011cc4:	4682      	mov	sl, r0
 8011cc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011cca:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8011cce:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8011f30 <_printf_float+0x2a8>
 8011cd2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8011cd6:	eeb0 6bc0 	vabs.f64	d6, d0
 8011cda:	eeb4 6b47 	vcmp.f64	d6, d7
 8011cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ce2:	dd24      	ble.n	8011d2e <_printf_float+0xa6>
 8011ce4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cec:	d502      	bpl.n	8011cf4 <_printf_float+0x6c>
 8011cee:	232d      	movs	r3, #45	; 0x2d
 8011cf0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011cf4:	4b90      	ldr	r3, [pc, #576]	; (8011f38 <_printf_float+0x2b0>)
 8011cf6:	4891      	ldr	r0, [pc, #580]	; (8011f3c <_printf_float+0x2b4>)
 8011cf8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8011cfc:	bf94      	ite	ls
 8011cfe:	4698      	movls	r8, r3
 8011d00:	4680      	movhi	r8, r0
 8011d02:	2303      	movs	r3, #3
 8011d04:	6123      	str	r3, [r4, #16]
 8011d06:	f022 0204 	bic.w	r2, r2, #4
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	6022      	str	r2, [r4, #0]
 8011d0e:	9304      	str	r3, [sp, #16]
 8011d10:	9700      	str	r7, [sp, #0]
 8011d12:	4633      	mov	r3, r6
 8011d14:	aa09      	add	r2, sp, #36	; 0x24
 8011d16:	4621      	mov	r1, r4
 8011d18:	4628      	mov	r0, r5
 8011d1a:	f000 f9d3 	bl	80120c4 <_printf_common>
 8011d1e:	3001      	adds	r0, #1
 8011d20:	f040 808a 	bne.w	8011e38 <_printf_float+0x1b0>
 8011d24:	f04f 30ff 	mov.w	r0, #4294967295
 8011d28:	b00b      	add	sp, #44	; 0x2c
 8011d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d2e:	eeb4 0b40 	vcmp.f64	d0, d0
 8011d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d36:	d709      	bvc.n	8011d4c <_printf_float+0xc4>
 8011d38:	ee10 3a90 	vmov	r3, s1
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	bfbc      	itt	lt
 8011d40:	232d      	movlt	r3, #45	; 0x2d
 8011d42:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011d46:	487e      	ldr	r0, [pc, #504]	; (8011f40 <_printf_float+0x2b8>)
 8011d48:	4b7e      	ldr	r3, [pc, #504]	; (8011f44 <_printf_float+0x2bc>)
 8011d4a:	e7d5      	b.n	8011cf8 <_printf_float+0x70>
 8011d4c:	6863      	ldr	r3, [r4, #4]
 8011d4e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8011d52:	9104      	str	r1, [sp, #16]
 8011d54:	1c59      	adds	r1, r3, #1
 8011d56:	d13c      	bne.n	8011dd2 <_printf_float+0x14a>
 8011d58:	2306      	movs	r3, #6
 8011d5a:	6063      	str	r3, [r4, #4]
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	9303      	str	r3, [sp, #12]
 8011d60:	ab08      	add	r3, sp, #32
 8011d62:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8011d66:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8011d6a:	ab07      	add	r3, sp, #28
 8011d6c:	6861      	ldr	r1, [r4, #4]
 8011d6e:	9300      	str	r3, [sp, #0]
 8011d70:	6022      	str	r2, [r4, #0]
 8011d72:	f10d 031b 	add.w	r3, sp, #27
 8011d76:	4628      	mov	r0, r5
 8011d78:	f7ff fef6 	bl	8011b68 <__cvt>
 8011d7c:	9b04      	ldr	r3, [sp, #16]
 8011d7e:	9907      	ldr	r1, [sp, #28]
 8011d80:	2b47      	cmp	r3, #71	; 0x47
 8011d82:	4680      	mov	r8, r0
 8011d84:	d108      	bne.n	8011d98 <_printf_float+0x110>
 8011d86:	1cc8      	adds	r0, r1, #3
 8011d88:	db02      	blt.n	8011d90 <_printf_float+0x108>
 8011d8a:	6863      	ldr	r3, [r4, #4]
 8011d8c:	4299      	cmp	r1, r3
 8011d8e:	dd41      	ble.n	8011e14 <_printf_float+0x18c>
 8011d90:	f1a9 0902 	sub.w	r9, r9, #2
 8011d94:	fa5f f989 	uxtb.w	r9, r9
 8011d98:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8011d9c:	d820      	bhi.n	8011de0 <_printf_float+0x158>
 8011d9e:	3901      	subs	r1, #1
 8011da0:	464a      	mov	r2, r9
 8011da2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011da6:	9107      	str	r1, [sp, #28]
 8011da8:	f7ff ff30 	bl	8011c0c <__exponent>
 8011dac:	9a08      	ldr	r2, [sp, #32]
 8011dae:	9004      	str	r0, [sp, #16]
 8011db0:	1813      	adds	r3, r2, r0
 8011db2:	2a01      	cmp	r2, #1
 8011db4:	6123      	str	r3, [r4, #16]
 8011db6:	dc02      	bgt.n	8011dbe <_printf_float+0x136>
 8011db8:	6822      	ldr	r2, [r4, #0]
 8011dba:	07d2      	lsls	r2, r2, #31
 8011dbc:	d501      	bpl.n	8011dc2 <_printf_float+0x13a>
 8011dbe:	3301      	adds	r3, #1
 8011dc0:	6123      	str	r3, [r4, #16]
 8011dc2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d0a2      	beq.n	8011d10 <_printf_float+0x88>
 8011dca:	232d      	movs	r3, #45	; 0x2d
 8011dcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011dd0:	e79e      	b.n	8011d10 <_printf_float+0x88>
 8011dd2:	9904      	ldr	r1, [sp, #16]
 8011dd4:	2947      	cmp	r1, #71	; 0x47
 8011dd6:	d1c1      	bne.n	8011d5c <_printf_float+0xd4>
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d1bf      	bne.n	8011d5c <_printf_float+0xd4>
 8011ddc:	2301      	movs	r3, #1
 8011dde:	e7bc      	b.n	8011d5a <_printf_float+0xd2>
 8011de0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8011de4:	d118      	bne.n	8011e18 <_printf_float+0x190>
 8011de6:	2900      	cmp	r1, #0
 8011de8:	6863      	ldr	r3, [r4, #4]
 8011dea:	dd0b      	ble.n	8011e04 <_printf_float+0x17c>
 8011dec:	6121      	str	r1, [r4, #16]
 8011dee:	b913      	cbnz	r3, 8011df6 <_printf_float+0x16e>
 8011df0:	6822      	ldr	r2, [r4, #0]
 8011df2:	07d0      	lsls	r0, r2, #31
 8011df4:	d502      	bpl.n	8011dfc <_printf_float+0x174>
 8011df6:	3301      	adds	r3, #1
 8011df8:	440b      	add	r3, r1
 8011dfa:	6123      	str	r3, [r4, #16]
 8011dfc:	2300      	movs	r3, #0
 8011dfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8011e00:	9304      	str	r3, [sp, #16]
 8011e02:	e7de      	b.n	8011dc2 <_printf_float+0x13a>
 8011e04:	b913      	cbnz	r3, 8011e0c <_printf_float+0x184>
 8011e06:	6822      	ldr	r2, [r4, #0]
 8011e08:	07d2      	lsls	r2, r2, #31
 8011e0a:	d501      	bpl.n	8011e10 <_printf_float+0x188>
 8011e0c:	3302      	adds	r3, #2
 8011e0e:	e7f4      	b.n	8011dfa <_printf_float+0x172>
 8011e10:	2301      	movs	r3, #1
 8011e12:	e7f2      	b.n	8011dfa <_printf_float+0x172>
 8011e14:	f04f 0967 	mov.w	r9, #103	; 0x67
 8011e18:	9b08      	ldr	r3, [sp, #32]
 8011e1a:	4299      	cmp	r1, r3
 8011e1c:	db05      	blt.n	8011e2a <_printf_float+0x1a2>
 8011e1e:	6823      	ldr	r3, [r4, #0]
 8011e20:	6121      	str	r1, [r4, #16]
 8011e22:	07d8      	lsls	r0, r3, #31
 8011e24:	d5ea      	bpl.n	8011dfc <_printf_float+0x174>
 8011e26:	1c4b      	adds	r3, r1, #1
 8011e28:	e7e7      	b.n	8011dfa <_printf_float+0x172>
 8011e2a:	2900      	cmp	r1, #0
 8011e2c:	bfd4      	ite	le
 8011e2e:	f1c1 0202 	rsble	r2, r1, #2
 8011e32:	2201      	movgt	r2, #1
 8011e34:	4413      	add	r3, r2
 8011e36:	e7e0      	b.n	8011dfa <_printf_float+0x172>
 8011e38:	6823      	ldr	r3, [r4, #0]
 8011e3a:	055a      	lsls	r2, r3, #21
 8011e3c:	d407      	bmi.n	8011e4e <_printf_float+0x1c6>
 8011e3e:	6923      	ldr	r3, [r4, #16]
 8011e40:	4642      	mov	r2, r8
 8011e42:	4631      	mov	r1, r6
 8011e44:	4628      	mov	r0, r5
 8011e46:	47b8      	blx	r7
 8011e48:	3001      	adds	r0, #1
 8011e4a:	d12a      	bne.n	8011ea2 <_printf_float+0x21a>
 8011e4c:	e76a      	b.n	8011d24 <_printf_float+0x9c>
 8011e4e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8011e52:	f240 80e2 	bls.w	801201a <_printf_float+0x392>
 8011e56:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8011e5a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e62:	d133      	bne.n	8011ecc <_printf_float+0x244>
 8011e64:	4a38      	ldr	r2, [pc, #224]	; (8011f48 <_printf_float+0x2c0>)
 8011e66:	2301      	movs	r3, #1
 8011e68:	4631      	mov	r1, r6
 8011e6a:	4628      	mov	r0, r5
 8011e6c:	47b8      	blx	r7
 8011e6e:	3001      	adds	r0, #1
 8011e70:	f43f af58 	beq.w	8011d24 <_printf_float+0x9c>
 8011e74:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011e78:	429a      	cmp	r2, r3
 8011e7a:	db02      	blt.n	8011e82 <_printf_float+0x1fa>
 8011e7c:	6823      	ldr	r3, [r4, #0]
 8011e7e:	07d8      	lsls	r0, r3, #31
 8011e80:	d50f      	bpl.n	8011ea2 <_printf_float+0x21a>
 8011e82:	4653      	mov	r3, sl
 8011e84:	465a      	mov	r2, fp
 8011e86:	4631      	mov	r1, r6
 8011e88:	4628      	mov	r0, r5
 8011e8a:	47b8      	blx	r7
 8011e8c:	3001      	adds	r0, #1
 8011e8e:	f43f af49 	beq.w	8011d24 <_printf_float+0x9c>
 8011e92:	f04f 0800 	mov.w	r8, #0
 8011e96:	f104 091a 	add.w	r9, r4, #26
 8011e9a:	9b08      	ldr	r3, [sp, #32]
 8011e9c:	3b01      	subs	r3, #1
 8011e9e:	4543      	cmp	r3, r8
 8011ea0:	dc09      	bgt.n	8011eb6 <_printf_float+0x22e>
 8011ea2:	6823      	ldr	r3, [r4, #0]
 8011ea4:	079b      	lsls	r3, r3, #30
 8011ea6:	f100 8108 	bmi.w	80120ba <_printf_float+0x432>
 8011eaa:	68e0      	ldr	r0, [r4, #12]
 8011eac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011eae:	4298      	cmp	r0, r3
 8011eb0:	bfb8      	it	lt
 8011eb2:	4618      	movlt	r0, r3
 8011eb4:	e738      	b.n	8011d28 <_printf_float+0xa0>
 8011eb6:	2301      	movs	r3, #1
 8011eb8:	464a      	mov	r2, r9
 8011eba:	4631      	mov	r1, r6
 8011ebc:	4628      	mov	r0, r5
 8011ebe:	47b8      	blx	r7
 8011ec0:	3001      	adds	r0, #1
 8011ec2:	f43f af2f 	beq.w	8011d24 <_printf_float+0x9c>
 8011ec6:	f108 0801 	add.w	r8, r8, #1
 8011eca:	e7e6      	b.n	8011e9a <_printf_float+0x212>
 8011ecc:	9b07      	ldr	r3, [sp, #28]
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	dc3c      	bgt.n	8011f4c <_printf_float+0x2c4>
 8011ed2:	4a1d      	ldr	r2, [pc, #116]	; (8011f48 <_printf_float+0x2c0>)
 8011ed4:	2301      	movs	r3, #1
 8011ed6:	4631      	mov	r1, r6
 8011ed8:	4628      	mov	r0, r5
 8011eda:	47b8      	blx	r7
 8011edc:	3001      	adds	r0, #1
 8011ede:	f43f af21 	beq.w	8011d24 <_printf_float+0x9c>
 8011ee2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011ee6:	4313      	orrs	r3, r2
 8011ee8:	d102      	bne.n	8011ef0 <_printf_float+0x268>
 8011eea:	6823      	ldr	r3, [r4, #0]
 8011eec:	07d9      	lsls	r1, r3, #31
 8011eee:	d5d8      	bpl.n	8011ea2 <_printf_float+0x21a>
 8011ef0:	4653      	mov	r3, sl
 8011ef2:	465a      	mov	r2, fp
 8011ef4:	4631      	mov	r1, r6
 8011ef6:	4628      	mov	r0, r5
 8011ef8:	47b8      	blx	r7
 8011efa:	3001      	adds	r0, #1
 8011efc:	f43f af12 	beq.w	8011d24 <_printf_float+0x9c>
 8011f00:	f04f 0900 	mov.w	r9, #0
 8011f04:	f104 0a1a 	add.w	sl, r4, #26
 8011f08:	9b07      	ldr	r3, [sp, #28]
 8011f0a:	425b      	negs	r3, r3
 8011f0c:	454b      	cmp	r3, r9
 8011f0e:	dc01      	bgt.n	8011f14 <_printf_float+0x28c>
 8011f10:	9b08      	ldr	r3, [sp, #32]
 8011f12:	e795      	b.n	8011e40 <_printf_float+0x1b8>
 8011f14:	2301      	movs	r3, #1
 8011f16:	4652      	mov	r2, sl
 8011f18:	4631      	mov	r1, r6
 8011f1a:	4628      	mov	r0, r5
 8011f1c:	47b8      	blx	r7
 8011f1e:	3001      	adds	r0, #1
 8011f20:	f43f af00 	beq.w	8011d24 <_printf_float+0x9c>
 8011f24:	f109 0901 	add.w	r9, r9, #1
 8011f28:	e7ee      	b.n	8011f08 <_printf_float+0x280>
 8011f2a:	bf00      	nop
 8011f2c:	f3af 8000 	nop.w
 8011f30:	ffffffff 	.word	0xffffffff
 8011f34:	7fefffff 	.word	0x7fefffff
 8011f38:	08014f48 	.word	0x08014f48
 8011f3c:	08014f4c 	.word	0x08014f4c
 8011f40:	08014f54 	.word	0x08014f54
 8011f44:	08014f50 	.word	0x08014f50
 8011f48:	08014f58 	.word	0x08014f58
 8011f4c:	9a08      	ldr	r2, [sp, #32]
 8011f4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011f50:	429a      	cmp	r2, r3
 8011f52:	bfa8      	it	ge
 8011f54:	461a      	movge	r2, r3
 8011f56:	2a00      	cmp	r2, #0
 8011f58:	4691      	mov	r9, r2
 8011f5a:	dc38      	bgt.n	8011fce <_printf_float+0x346>
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	9305      	str	r3, [sp, #20]
 8011f60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011f64:	f104 021a 	add.w	r2, r4, #26
 8011f68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011f6a:	9905      	ldr	r1, [sp, #20]
 8011f6c:	9304      	str	r3, [sp, #16]
 8011f6e:	eba3 0309 	sub.w	r3, r3, r9
 8011f72:	428b      	cmp	r3, r1
 8011f74:	dc33      	bgt.n	8011fde <_printf_float+0x356>
 8011f76:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011f7a:	429a      	cmp	r2, r3
 8011f7c:	db3c      	blt.n	8011ff8 <_printf_float+0x370>
 8011f7e:	6823      	ldr	r3, [r4, #0]
 8011f80:	07da      	lsls	r2, r3, #31
 8011f82:	d439      	bmi.n	8011ff8 <_printf_float+0x370>
 8011f84:	9a08      	ldr	r2, [sp, #32]
 8011f86:	9b04      	ldr	r3, [sp, #16]
 8011f88:	9907      	ldr	r1, [sp, #28]
 8011f8a:	1ad3      	subs	r3, r2, r3
 8011f8c:	eba2 0901 	sub.w	r9, r2, r1
 8011f90:	4599      	cmp	r9, r3
 8011f92:	bfa8      	it	ge
 8011f94:	4699      	movge	r9, r3
 8011f96:	f1b9 0f00 	cmp.w	r9, #0
 8011f9a:	dc35      	bgt.n	8012008 <_printf_float+0x380>
 8011f9c:	f04f 0800 	mov.w	r8, #0
 8011fa0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011fa4:	f104 0a1a 	add.w	sl, r4, #26
 8011fa8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011fac:	1a9b      	subs	r3, r3, r2
 8011fae:	eba3 0309 	sub.w	r3, r3, r9
 8011fb2:	4543      	cmp	r3, r8
 8011fb4:	f77f af75 	ble.w	8011ea2 <_printf_float+0x21a>
 8011fb8:	2301      	movs	r3, #1
 8011fba:	4652      	mov	r2, sl
 8011fbc:	4631      	mov	r1, r6
 8011fbe:	4628      	mov	r0, r5
 8011fc0:	47b8      	blx	r7
 8011fc2:	3001      	adds	r0, #1
 8011fc4:	f43f aeae 	beq.w	8011d24 <_printf_float+0x9c>
 8011fc8:	f108 0801 	add.w	r8, r8, #1
 8011fcc:	e7ec      	b.n	8011fa8 <_printf_float+0x320>
 8011fce:	4613      	mov	r3, r2
 8011fd0:	4631      	mov	r1, r6
 8011fd2:	4642      	mov	r2, r8
 8011fd4:	4628      	mov	r0, r5
 8011fd6:	47b8      	blx	r7
 8011fd8:	3001      	adds	r0, #1
 8011fda:	d1bf      	bne.n	8011f5c <_printf_float+0x2d4>
 8011fdc:	e6a2      	b.n	8011d24 <_printf_float+0x9c>
 8011fde:	2301      	movs	r3, #1
 8011fe0:	4631      	mov	r1, r6
 8011fe2:	4628      	mov	r0, r5
 8011fe4:	9204      	str	r2, [sp, #16]
 8011fe6:	47b8      	blx	r7
 8011fe8:	3001      	adds	r0, #1
 8011fea:	f43f ae9b 	beq.w	8011d24 <_printf_float+0x9c>
 8011fee:	9b05      	ldr	r3, [sp, #20]
 8011ff0:	9a04      	ldr	r2, [sp, #16]
 8011ff2:	3301      	adds	r3, #1
 8011ff4:	9305      	str	r3, [sp, #20]
 8011ff6:	e7b7      	b.n	8011f68 <_printf_float+0x2e0>
 8011ff8:	4653      	mov	r3, sl
 8011ffa:	465a      	mov	r2, fp
 8011ffc:	4631      	mov	r1, r6
 8011ffe:	4628      	mov	r0, r5
 8012000:	47b8      	blx	r7
 8012002:	3001      	adds	r0, #1
 8012004:	d1be      	bne.n	8011f84 <_printf_float+0x2fc>
 8012006:	e68d      	b.n	8011d24 <_printf_float+0x9c>
 8012008:	9a04      	ldr	r2, [sp, #16]
 801200a:	464b      	mov	r3, r9
 801200c:	4442      	add	r2, r8
 801200e:	4631      	mov	r1, r6
 8012010:	4628      	mov	r0, r5
 8012012:	47b8      	blx	r7
 8012014:	3001      	adds	r0, #1
 8012016:	d1c1      	bne.n	8011f9c <_printf_float+0x314>
 8012018:	e684      	b.n	8011d24 <_printf_float+0x9c>
 801201a:	9a08      	ldr	r2, [sp, #32]
 801201c:	2a01      	cmp	r2, #1
 801201e:	dc01      	bgt.n	8012024 <_printf_float+0x39c>
 8012020:	07db      	lsls	r3, r3, #31
 8012022:	d537      	bpl.n	8012094 <_printf_float+0x40c>
 8012024:	2301      	movs	r3, #1
 8012026:	4642      	mov	r2, r8
 8012028:	4631      	mov	r1, r6
 801202a:	4628      	mov	r0, r5
 801202c:	47b8      	blx	r7
 801202e:	3001      	adds	r0, #1
 8012030:	f43f ae78 	beq.w	8011d24 <_printf_float+0x9c>
 8012034:	4653      	mov	r3, sl
 8012036:	465a      	mov	r2, fp
 8012038:	4631      	mov	r1, r6
 801203a:	4628      	mov	r0, r5
 801203c:	47b8      	blx	r7
 801203e:	3001      	adds	r0, #1
 8012040:	f43f ae70 	beq.w	8011d24 <_printf_float+0x9c>
 8012044:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8012048:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801204c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012050:	d01b      	beq.n	801208a <_printf_float+0x402>
 8012052:	9b08      	ldr	r3, [sp, #32]
 8012054:	f108 0201 	add.w	r2, r8, #1
 8012058:	3b01      	subs	r3, #1
 801205a:	4631      	mov	r1, r6
 801205c:	4628      	mov	r0, r5
 801205e:	47b8      	blx	r7
 8012060:	3001      	adds	r0, #1
 8012062:	d10e      	bne.n	8012082 <_printf_float+0x3fa>
 8012064:	e65e      	b.n	8011d24 <_printf_float+0x9c>
 8012066:	2301      	movs	r3, #1
 8012068:	464a      	mov	r2, r9
 801206a:	4631      	mov	r1, r6
 801206c:	4628      	mov	r0, r5
 801206e:	47b8      	blx	r7
 8012070:	3001      	adds	r0, #1
 8012072:	f43f ae57 	beq.w	8011d24 <_printf_float+0x9c>
 8012076:	f108 0801 	add.w	r8, r8, #1
 801207a:	9b08      	ldr	r3, [sp, #32]
 801207c:	3b01      	subs	r3, #1
 801207e:	4543      	cmp	r3, r8
 8012080:	dcf1      	bgt.n	8012066 <_printf_float+0x3de>
 8012082:	9b04      	ldr	r3, [sp, #16]
 8012084:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012088:	e6db      	b.n	8011e42 <_printf_float+0x1ba>
 801208a:	f04f 0800 	mov.w	r8, #0
 801208e:	f104 091a 	add.w	r9, r4, #26
 8012092:	e7f2      	b.n	801207a <_printf_float+0x3f2>
 8012094:	2301      	movs	r3, #1
 8012096:	4642      	mov	r2, r8
 8012098:	e7df      	b.n	801205a <_printf_float+0x3d2>
 801209a:	2301      	movs	r3, #1
 801209c:	464a      	mov	r2, r9
 801209e:	4631      	mov	r1, r6
 80120a0:	4628      	mov	r0, r5
 80120a2:	47b8      	blx	r7
 80120a4:	3001      	adds	r0, #1
 80120a6:	f43f ae3d 	beq.w	8011d24 <_printf_float+0x9c>
 80120aa:	f108 0801 	add.w	r8, r8, #1
 80120ae:	68e3      	ldr	r3, [r4, #12]
 80120b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80120b2:	1a5b      	subs	r3, r3, r1
 80120b4:	4543      	cmp	r3, r8
 80120b6:	dcf0      	bgt.n	801209a <_printf_float+0x412>
 80120b8:	e6f7      	b.n	8011eaa <_printf_float+0x222>
 80120ba:	f04f 0800 	mov.w	r8, #0
 80120be:	f104 0919 	add.w	r9, r4, #25
 80120c2:	e7f4      	b.n	80120ae <_printf_float+0x426>

080120c4 <_printf_common>:
 80120c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80120c8:	4616      	mov	r6, r2
 80120ca:	4699      	mov	r9, r3
 80120cc:	688a      	ldr	r2, [r1, #8]
 80120ce:	690b      	ldr	r3, [r1, #16]
 80120d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80120d4:	4293      	cmp	r3, r2
 80120d6:	bfb8      	it	lt
 80120d8:	4613      	movlt	r3, r2
 80120da:	6033      	str	r3, [r6, #0]
 80120dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80120e0:	4607      	mov	r7, r0
 80120e2:	460c      	mov	r4, r1
 80120e4:	b10a      	cbz	r2, 80120ea <_printf_common+0x26>
 80120e6:	3301      	adds	r3, #1
 80120e8:	6033      	str	r3, [r6, #0]
 80120ea:	6823      	ldr	r3, [r4, #0]
 80120ec:	0699      	lsls	r1, r3, #26
 80120ee:	bf42      	ittt	mi
 80120f0:	6833      	ldrmi	r3, [r6, #0]
 80120f2:	3302      	addmi	r3, #2
 80120f4:	6033      	strmi	r3, [r6, #0]
 80120f6:	6825      	ldr	r5, [r4, #0]
 80120f8:	f015 0506 	ands.w	r5, r5, #6
 80120fc:	d106      	bne.n	801210c <_printf_common+0x48>
 80120fe:	f104 0a19 	add.w	sl, r4, #25
 8012102:	68e3      	ldr	r3, [r4, #12]
 8012104:	6832      	ldr	r2, [r6, #0]
 8012106:	1a9b      	subs	r3, r3, r2
 8012108:	42ab      	cmp	r3, r5
 801210a:	dc26      	bgt.n	801215a <_printf_common+0x96>
 801210c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012110:	1e13      	subs	r3, r2, #0
 8012112:	6822      	ldr	r2, [r4, #0]
 8012114:	bf18      	it	ne
 8012116:	2301      	movne	r3, #1
 8012118:	0692      	lsls	r2, r2, #26
 801211a:	d42b      	bmi.n	8012174 <_printf_common+0xb0>
 801211c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012120:	4649      	mov	r1, r9
 8012122:	4638      	mov	r0, r7
 8012124:	47c0      	blx	r8
 8012126:	3001      	adds	r0, #1
 8012128:	d01e      	beq.n	8012168 <_printf_common+0xa4>
 801212a:	6823      	ldr	r3, [r4, #0]
 801212c:	68e5      	ldr	r5, [r4, #12]
 801212e:	6832      	ldr	r2, [r6, #0]
 8012130:	f003 0306 	and.w	r3, r3, #6
 8012134:	2b04      	cmp	r3, #4
 8012136:	bf08      	it	eq
 8012138:	1aad      	subeq	r5, r5, r2
 801213a:	68a3      	ldr	r3, [r4, #8]
 801213c:	6922      	ldr	r2, [r4, #16]
 801213e:	bf0c      	ite	eq
 8012140:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012144:	2500      	movne	r5, #0
 8012146:	4293      	cmp	r3, r2
 8012148:	bfc4      	itt	gt
 801214a:	1a9b      	subgt	r3, r3, r2
 801214c:	18ed      	addgt	r5, r5, r3
 801214e:	2600      	movs	r6, #0
 8012150:	341a      	adds	r4, #26
 8012152:	42b5      	cmp	r5, r6
 8012154:	d11a      	bne.n	801218c <_printf_common+0xc8>
 8012156:	2000      	movs	r0, #0
 8012158:	e008      	b.n	801216c <_printf_common+0xa8>
 801215a:	2301      	movs	r3, #1
 801215c:	4652      	mov	r2, sl
 801215e:	4649      	mov	r1, r9
 8012160:	4638      	mov	r0, r7
 8012162:	47c0      	blx	r8
 8012164:	3001      	adds	r0, #1
 8012166:	d103      	bne.n	8012170 <_printf_common+0xac>
 8012168:	f04f 30ff 	mov.w	r0, #4294967295
 801216c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012170:	3501      	adds	r5, #1
 8012172:	e7c6      	b.n	8012102 <_printf_common+0x3e>
 8012174:	18e1      	adds	r1, r4, r3
 8012176:	1c5a      	adds	r2, r3, #1
 8012178:	2030      	movs	r0, #48	; 0x30
 801217a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801217e:	4422      	add	r2, r4
 8012180:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012184:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012188:	3302      	adds	r3, #2
 801218a:	e7c7      	b.n	801211c <_printf_common+0x58>
 801218c:	2301      	movs	r3, #1
 801218e:	4622      	mov	r2, r4
 8012190:	4649      	mov	r1, r9
 8012192:	4638      	mov	r0, r7
 8012194:	47c0      	blx	r8
 8012196:	3001      	adds	r0, #1
 8012198:	d0e6      	beq.n	8012168 <_printf_common+0xa4>
 801219a:	3601      	adds	r6, #1
 801219c:	e7d9      	b.n	8012152 <_printf_common+0x8e>
	...

080121a0 <_printf_i>:
 80121a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80121a4:	460c      	mov	r4, r1
 80121a6:	4691      	mov	r9, r2
 80121a8:	7e27      	ldrb	r7, [r4, #24]
 80121aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80121ac:	2f78      	cmp	r7, #120	; 0x78
 80121ae:	4680      	mov	r8, r0
 80121b0:	469a      	mov	sl, r3
 80121b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80121b6:	d807      	bhi.n	80121c8 <_printf_i+0x28>
 80121b8:	2f62      	cmp	r7, #98	; 0x62
 80121ba:	d80a      	bhi.n	80121d2 <_printf_i+0x32>
 80121bc:	2f00      	cmp	r7, #0
 80121be:	f000 80d8 	beq.w	8012372 <_printf_i+0x1d2>
 80121c2:	2f58      	cmp	r7, #88	; 0x58
 80121c4:	f000 80a3 	beq.w	801230e <_printf_i+0x16e>
 80121c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80121cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80121d0:	e03a      	b.n	8012248 <_printf_i+0xa8>
 80121d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80121d6:	2b15      	cmp	r3, #21
 80121d8:	d8f6      	bhi.n	80121c8 <_printf_i+0x28>
 80121da:	a001      	add	r0, pc, #4	; (adr r0, 80121e0 <_printf_i+0x40>)
 80121dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80121e0:	08012239 	.word	0x08012239
 80121e4:	0801224d 	.word	0x0801224d
 80121e8:	080121c9 	.word	0x080121c9
 80121ec:	080121c9 	.word	0x080121c9
 80121f0:	080121c9 	.word	0x080121c9
 80121f4:	080121c9 	.word	0x080121c9
 80121f8:	0801224d 	.word	0x0801224d
 80121fc:	080121c9 	.word	0x080121c9
 8012200:	080121c9 	.word	0x080121c9
 8012204:	080121c9 	.word	0x080121c9
 8012208:	080121c9 	.word	0x080121c9
 801220c:	08012359 	.word	0x08012359
 8012210:	0801227d 	.word	0x0801227d
 8012214:	0801233b 	.word	0x0801233b
 8012218:	080121c9 	.word	0x080121c9
 801221c:	080121c9 	.word	0x080121c9
 8012220:	0801237b 	.word	0x0801237b
 8012224:	080121c9 	.word	0x080121c9
 8012228:	0801227d 	.word	0x0801227d
 801222c:	080121c9 	.word	0x080121c9
 8012230:	080121c9 	.word	0x080121c9
 8012234:	08012343 	.word	0x08012343
 8012238:	680b      	ldr	r3, [r1, #0]
 801223a:	1d1a      	adds	r2, r3, #4
 801223c:	681b      	ldr	r3, [r3, #0]
 801223e:	600a      	str	r2, [r1, #0]
 8012240:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012244:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012248:	2301      	movs	r3, #1
 801224a:	e0a3      	b.n	8012394 <_printf_i+0x1f4>
 801224c:	6825      	ldr	r5, [r4, #0]
 801224e:	6808      	ldr	r0, [r1, #0]
 8012250:	062e      	lsls	r6, r5, #24
 8012252:	f100 0304 	add.w	r3, r0, #4
 8012256:	d50a      	bpl.n	801226e <_printf_i+0xce>
 8012258:	6805      	ldr	r5, [r0, #0]
 801225a:	600b      	str	r3, [r1, #0]
 801225c:	2d00      	cmp	r5, #0
 801225e:	da03      	bge.n	8012268 <_printf_i+0xc8>
 8012260:	232d      	movs	r3, #45	; 0x2d
 8012262:	426d      	negs	r5, r5
 8012264:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012268:	485e      	ldr	r0, [pc, #376]	; (80123e4 <_printf_i+0x244>)
 801226a:	230a      	movs	r3, #10
 801226c:	e019      	b.n	80122a2 <_printf_i+0x102>
 801226e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8012272:	6805      	ldr	r5, [r0, #0]
 8012274:	600b      	str	r3, [r1, #0]
 8012276:	bf18      	it	ne
 8012278:	b22d      	sxthne	r5, r5
 801227a:	e7ef      	b.n	801225c <_printf_i+0xbc>
 801227c:	680b      	ldr	r3, [r1, #0]
 801227e:	6825      	ldr	r5, [r4, #0]
 8012280:	1d18      	adds	r0, r3, #4
 8012282:	6008      	str	r0, [r1, #0]
 8012284:	0628      	lsls	r0, r5, #24
 8012286:	d501      	bpl.n	801228c <_printf_i+0xec>
 8012288:	681d      	ldr	r5, [r3, #0]
 801228a:	e002      	b.n	8012292 <_printf_i+0xf2>
 801228c:	0669      	lsls	r1, r5, #25
 801228e:	d5fb      	bpl.n	8012288 <_printf_i+0xe8>
 8012290:	881d      	ldrh	r5, [r3, #0]
 8012292:	4854      	ldr	r0, [pc, #336]	; (80123e4 <_printf_i+0x244>)
 8012294:	2f6f      	cmp	r7, #111	; 0x6f
 8012296:	bf0c      	ite	eq
 8012298:	2308      	moveq	r3, #8
 801229a:	230a      	movne	r3, #10
 801229c:	2100      	movs	r1, #0
 801229e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80122a2:	6866      	ldr	r6, [r4, #4]
 80122a4:	60a6      	str	r6, [r4, #8]
 80122a6:	2e00      	cmp	r6, #0
 80122a8:	bfa2      	ittt	ge
 80122aa:	6821      	ldrge	r1, [r4, #0]
 80122ac:	f021 0104 	bicge.w	r1, r1, #4
 80122b0:	6021      	strge	r1, [r4, #0]
 80122b2:	b90d      	cbnz	r5, 80122b8 <_printf_i+0x118>
 80122b4:	2e00      	cmp	r6, #0
 80122b6:	d04d      	beq.n	8012354 <_printf_i+0x1b4>
 80122b8:	4616      	mov	r6, r2
 80122ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80122be:	fb03 5711 	mls	r7, r3, r1, r5
 80122c2:	5dc7      	ldrb	r7, [r0, r7]
 80122c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80122c8:	462f      	mov	r7, r5
 80122ca:	42bb      	cmp	r3, r7
 80122cc:	460d      	mov	r5, r1
 80122ce:	d9f4      	bls.n	80122ba <_printf_i+0x11a>
 80122d0:	2b08      	cmp	r3, #8
 80122d2:	d10b      	bne.n	80122ec <_printf_i+0x14c>
 80122d4:	6823      	ldr	r3, [r4, #0]
 80122d6:	07df      	lsls	r7, r3, #31
 80122d8:	d508      	bpl.n	80122ec <_printf_i+0x14c>
 80122da:	6923      	ldr	r3, [r4, #16]
 80122dc:	6861      	ldr	r1, [r4, #4]
 80122de:	4299      	cmp	r1, r3
 80122e0:	bfde      	ittt	le
 80122e2:	2330      	movle	r3, #48	; 0x30
 80122e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80122e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80122ec:	1b92      	subs	r2, r2, r6
 80122ee:	6122      	str	r2, [r4, #16]
 80122f0:	f8cd a000 	str.w	sl, [sp]
 80122f4:	464b      	mov	r3, r9
 80122f6:	aa03      	add	r2, sp, #12
 80122f8:	4621      	mov	r1, r4
 80122fa:	4640      	mov	r0, r8
 80122fc:	f7ff fee2 	bl	80120c4 <_printf_common>
 8012300:	3001      	adds	r0, #1
 8012302:	d14c      	bne.n	801239e <_printf_i+0x1fe>
 8012304:	f04f 30ff 	mov.w	r0, #4294967295
 8012308:	b004      	add	sp, #16
 801230a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801230e:	4835      	ldr	r0, [pc, #212]	; (80123e4 <_printf_i+0x244>)
 8012310:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012314:	6823      	ldr	r3, [r4, #0]
 8012316:	680e      	ldr	r6, [r1, #0]
 8012318:	061f      	lsls	r7, r3, #24
 801231a:	f856 5b04 	ldr.w	r5, [r6], #4
 801231e:	600e      	str	r6, [r1, #0]
 8012320:	d514      	bpl.n	801234c <_printf_i+0x1ac>
 8012322:	07d9      	lsls	r1, r3, #31
 8012324:	bf44      	itt	mi
 8012326:	f043 0320 	orrmi.w	r3, r3, #32
 801232a:	6023      	strmi	r3, [r4, #0]
 801232c:	b91d      	cbnz	r5, 8012336 <_printf_i+0x196>
 801232e:	6823      	ldr	r3, [r4, #0]
 8012330:	f023 0320 	bic.w	r3, r3, #32
 8012334:	6023      	str	r3, [r4, #0]
 8012336:	2310      	movs	r3, #16
 8012338:	e7b0      	b.n	801229c <_printf_i+0xfc>
 801233a:	6823      	ldr	r3, [r4, #0]
 801233c:	f043 0320 	orr.w	r3, r3, #32
 8012340:	6023      	str	r3, [r4, #0]
 8012342:	2378      	movs	r3, #120	; 0x78
 8012344:	4828      	ldr	r0, [pc, #160]	; (80123e8 <_printf_i+0x248>)
 8012346:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801234a:	e7e3      	b.n	8012314 <_printf_i+0x174>
 801234c:	065e      	lsls	r6, r3, #25
 801234e:	bf48      	it	mi
 8012350:	b2ad      	uxthmi	r5, r5
 8012352:	e7e6      	b.n	8012322 <_printf_i+0x182>
 8012354:	4616      	mov	r6, r2
 8012356:	e7bb      	b.n	80122d0 <_printf_i+0x130>
 8012358:	680b      	ldr	r3, [r1, #0]
 801235a:	6826      	ldr	r6, [r4, #0]
 801235c:	6960      	ldr	r0, [r4, #20]
 801235e:	1d1d      	adds	r5, r3, #4
 8012360:	600d      	str	r5, [r1, #0]
 8012362:	0635      	lsls	r5, r6, #24
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	d501      	bpl.n	801236c <_printf_i+0x1cc>
 8012368:	6018      	str	r0, [r3, #0]
 801236a:	e002      	b.n	8012372 <_printf_i+0x1d2>
 801236c:	0671      	lsls	r1, r6, #25
 801236e:	d5fb      	bpl.n	8012368 <_printf_i+0x1c8>
 8012370:	8018      	strh	r0, [r3, #0]
 8012372:	2300      	movs	r3, #0
 8012374:	6123      	str	r3, [r4, #16]
 8012376:	4616      	mov	r6, r2
 8012378:	e7ba      	b.n	80122f0 <_printf_i+0x150>
 801237a:	680b      	ldr	r3, [r1, #0]
 801237c:	1d1a      	adds	r2, r3, #4
 801237e:	600a      	str	r2, [r1, #0]
 8012380:	681e      	ldr	r6, [r3, #0]
 8012382:	6862      	ldr	r2, [r4, #4]
 8012384:	2100      	movs	r1, #0
 8012386:	4630      	mov	r0, r6
 8012388:	f7ed ffb2 	bl	80002f0 <memchr>
 801238c:	b108      	cbz	r0, 8012392 <_printf_i+0x1f2>
 801238e:	1b80      	subs	r0, r0, r6
 8012390:	6060      	str	r0, [r4, #4]
 8012392:	6863      	ldr	r3, [r4, #4]
 8012394:	6123      	str	r3, [r4, #16]
 8012396:	2300      	movs	r3, #0
 8012398:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801239c:	e7a8      	b.n	80122f0 <_printf_i+0x150>
 801239e:	6923      	ldr	r3, [r4, #16]
 80123a0:	4632      	mov	r2, r6
 80123a2:	4649      	mov	r1, r9
 80123a4:	4640      	mov	r0, r8
 80123a6:	47d0      	blx	sl
 80123a8:	3001      	adds	r0, #1
 80123aa:	d0ab      	beq.n	8012304 <_printf_i+0x164>
 80123ac:	6823      	ldr	r3, [r4, #0]
 80123ae:	079b      	lsls	r3, r3, #30
 80123b0:	d413      	bmi.n	80123da <_printf_i+0x23a>
 80123b2:	68e0      	ldr	r0, [r4, #12]
 80123b4:	9b03      	ldr	r3, [sp, #12]
 80123b6:	4298      	cmp	r0, r3
 80123b8:	bfb8      	it	lt
 80123ba:	4618      	movlt	r0, r3
 80123bc:	e7a4      	b.n	8012308 <_printf_i+0x168>
 80123be:	2301      	movs	r3, #1
 80123c0:	4632      	mov	r2, r6
 80123c2:	4649      	mov	r1, r9
 80123c4:	4640      	mov	r0, r8
 80123c6:	47d0      	blx	sl
 80123c8:	3001      	adds	r0, #1
 80123ca:	d09b      	beq.n	8012304 <_printf_i+0x164>
 80123cc:	3501      	adds	r5, #1
 80123ce:	68e3      	ldr	r3, [r4, #12]
 80123d0:	9903      	ldr	r1, [sp, #12]
 80123d2:	1a5b      	subs	r3, r3, r1
 80123d4:	42ab      	cmp	r3, r5
 80123d6:	dcf2      	bgt.n	80123be <_printf_i+0x21e>
 80123d8:	e7eb      	b.n	80123b2 <_printf_i+0x212>
 80123da:	2500      	movs	r5, #0
 80123dc:	f104 0619 	add.w	r6, r4, #25
 80123e0:	e7f5      	b.n	80123ce <_printf_i+0x22e>
 80123e2:	bf00      	nop
 80123e4:	08014f5a 	.word	0x08014f5a
 80123e8:	08014f6b 	.word	0x08014f6b

080123ec <iprintf>:
 80123ec:	b40f      	push	{r0, r1, r2, r3}
 80123ee:	4b0a      	ldr	r3, [pc, #40]	; (8012418 <iprintf+0x2c>)
 80123f0:	b513      	push	{r0, r1, r4, lr}
 80123f2:	681c      	ldr	r4, [r3, #0]
 80123f4:	b124      	cbz	r4, 8012400 <iprintf+0x14>
 80123f6:	69a3      	ldr	r3, [r4, #24]
 80123f8:	b913      	cbnz	r3, 8012400 <iprintf+0x14>
 80123fa:	4620      	mov	r0, r4
 80123fc:	f001 f86c 	bl	80134d8 <__sinit>
 8012400:	ab05      	add	r3, sp, #20
 8012402:	9a04      	ldr	r2, [sp, #16]
 8012404:	68a1      	ldr	r1, [r4, #8]
 8012406:	9301      	str	r3, [sp, #4]
 8012408:	4620      	mov	r0, r4
 801240a:	f001 fde7 	bl	8013fdc <_vfiprintf_r>
 801240e:	b002      	add	sp, #8
 8012410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012414:	b004      	add	sp, #16
 8012416:	4770      	bx	lr
 8012418:	24000024 	.word	0x24000024

0801241c <_puts_r>:
 801241c:	b570      	push	{r4, r5, r6, lr}
 801241e:	460e      	mov	r6, r1
 8012420:	4605      	mov	r5, r0
 8012422:	b118      	cbz	r0, 801242c <_puts_r+0x10>
 8012424:	6983      	ldr	r3, [r0, #24]
 8012426:	b90b      	cbnz	r3, 801242c <_puts_r+0x10>
 8012428:	f001 f856 	bl	80134d8 <__sinit>
 801242c:	69ab      	ldr	r3, [r5, #24]
 801242e:	68ac      	ldr	r4, [r5, #8]
 8012430:	b913      	cbnz	r3, 8012438 <_puts_r+0x1c>
 8012432:	4628      	mov	r0, r5
 8012434:	f001 f850 	bl	80134d8 <__sinit>
 8012438:	4b2c      	ldr	r3, [pc, #176]	; (80124ec <_puts_r+0xd0>)
 801243a:	429c      	cmp	r4, r3
 801243c:	d120      	bne.n	8012480 <_puts_r+0x64>
 801243e:	686c      	ldr	r4, [r5, #4]
 8012440:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012442:	07db      	lsls	r3, r3, #31
 8012444:	d405      	bmi.n	8012452 <_puts_r+0x36>
 8012446:	89a3      	ldrh	r3, [r4, #12]
 8012448:	0598      	lsls	r0, r3, #22
 801244a:	d402      	bmi.n	8012452 <_puts_r+0x36>
 801244c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801244e:	f001 f8e6 	bl	801361e <__retarget_lock_acquire_recursive>
 8012452:	89a3      	ldrh	r3, [r4, #12]
 8012454:	0719      	lsls	r1, r3, #28
 8012456:	d51d      	bpl.n	8012494 <_puts_r+0x78>
 8012458:	6923      	ldr	r3, [r4, #16]
 801245a:	b1db      	cbz	r3, 8012494 <_puts_r+0x78>
 801245c:	3e01      	subs	r6, #1
 801245e:	68a3      	ldr	r3, [r4, #8]
 8012460:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012464:	3b01      	subs	r3, #1
 8012466:	60a3      	str	r3, [r4, #8]
 8012468:	bb39      	cbnz	r1, 80124ba <_puts_r+0x9e>
 801246a:	2b00      	cmp	r3, #0
 801246c:	da38      	bge.n	80124e0 <_puts_r+0xc4>
 801246e:	4622      	mov	r2, r4
 8012470:	210a      	movs	r1, #10
 8012472:	4628      	mov	r0, r5
 8012474:	f000 f848 	bl	8012508 <__swbuf_r>
 8012478:	3001      	adds	r0, #1
 801247a:	d011      	beq.n	80124a0 <_puts_r+0x84>
 801247c:	250a      	movs	r5, #10
 801247e:	e011      	b.n	80124a4 <_puts_r+0x88>
 8012480:	4b1b      	ldr	r3, [pc, #108]	; (80124f0 <_puts_r+0xd4>)
 8012482:	429c      	cmp	r4, r3
 8012484:	d101      	bne.n	801248a <_puts_r+0x6e>
 8012486:	68ac      	ldr	r4, [r5, #8]
 8012488:	e7da      	b.n	8012440 <_puts_r+0x24>
 801248a:	4b1a      	ldr	r3, [pc, #104]	; (80124f4 <_puts_r+0xd8>)
 801248c:	429c      	cmp	r4, r3
 801248e:	bf08      	it	eq
 8012490:	68ec      	ldreq	r4, [r5, #12]
 8012492:	e7d5      	b.n	8012440 <_puts_r+0x24>
 8012494:	4621      	mov	r1, r4
 8012496:	4628      	mov	r0, r5
 8012498:	f000 f888 	bl	80125ac <__swsetup_r>
 801249c:	2800      	cmp	r0, #0
 801249e:	d0dd      	beq.n	801245c <_puts_r+0x40>
 80124a0:	f04f 35ff 	mov.w	r5, #4294967295
 80124a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80124a6:	07da      	lsls	r2, r3, #31
 80124a8:	d405      	bmi.n	80124b6 <_puts_r+0x9a>
 80124aa:	89a3      	ldrh	r3, [r4, #12]
 80124ac:	059b      	lsls	r3, r3, #22
 80124ae:	d402      	bmi.n	80124b6 <_puts_r+0x9a>
 80124b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80124b2:	f001 f8b5 	bl	8013620 <__retarget_lock_release_recursive>
 80124b6:	4628      	mov	r0, r5
 80124b8:	bd70      	pop	{r4, r5, r6, pc}
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	da04      	bge.n	80124c8 <_puts_r+0xac>
 80124be:	69a2      	ldr	r2, [r4, #24]
 80124c0:	429a      	cmp	r2, r3
 80124c2:	dc06      	bgt.n	80124d2 <_puts_r+0xb6>
 80124c4:	290a      	cmp	r1, #10
 80124c6:	d004      	beq.n	80124d2 <_puts_r+0xb6>
 80124c8:	6823      	ldr	r3, [r4, #0]
 80124ca:	1c5a      	adds	r2, r3, #1
 80124cc:	6022      	str	r2, [r4, #0]
 80124ce:	7019      	strb	r1, [r3, #0]
 80124d0:	e7c5      	b.n	801245e <_puts_r+0x42>
 80124d2:	4622      	mov	r2, r4
 80124d4:	4628      	mov	r0, r5
 80124d6:	f000 f817 	bl	8012508 <__swbuf_r>
 80124da:	3001      	adds	r0, #1
 80124dc:	d1bf      	bne.n	801245e <_puts_r+0x42>
 80124de:	e7df      	b.n	80124a0 <_puts_r+0x84>
 80124e0:	6823      	ldr	r3, [r4, #0]
 80124e2:	250a      	movs	r5, #10
 80124e4:	1c5a      	adds	r2, r3, #1
 80124e6:	6022      	str	r2, [r4, #0]
 80124e8:	701d      	strb	r5, [r3, #0]
 80124ea:	e7db      	b.n	80124a4 <_puts_r+0x88>
 80124ec:	08015030 	.word	0x08015030
 80124f0:	08015050 	.word	0x08015050
 80124f4:	08015010 	.word	0x08015010

080124f8 <puts>:
 80124f8:	4b02      	ldr	r3, [pc, #8]	; (8012504 <puts+0xc>)
 80124fa:	4601      	mov	r1, r0
 80124fc:	6818      	ldr	r0, [r3, #0]
 80124fe:	f7ff bf8d 	b.w	801241c <_puts_r>
 8012502:	bf00      	nop
 8012504:	24000024 	.word	0x24000024

08012508 <__swbuf_r>:
 8012508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801250a:	460e      	mov	r6, r1
 801250c:	4614      	mov	r4, r2
 801250e:	4605      	mov	r5, r0
 8012510:	b118      	cbz	r0, 801251a <__swbuf_r+0x12>
 8012512:	6983      	ldr	r3, [r0, #24]
 8012514:	b90b      	cbnz	r3, 801251a <__swbuf_r+0x12>
 8012516:	f000 ffdf 	bl	80134d8 <__sinit>
 801251a:	4b21      	ldr	r3, [pc, #132]	; (80125a0 <__swbuf_r+0x98>)
 801251c:	429c      	cmp	r4, r3
 801251e:	d12b      	bne.n	8012578 <__swbuf_r+0x70>
 8012520:	686c      	ldr	r4, [r5, #4]
 8012522:	69a3      	ldr	r3, [r4, #24]
 8012524:	60a3      	str	r3, [r4, #8]
 8012526:	89a3      	ldrh	r3, [r4, #12]
 8012528:	071a      	lsls	r2, r3, #28
 801252a:	d52f      	bpl.n	801258c <__swbuf_r+0x84>
 801252c:	6923      	ldr	r3, [r4, #16]
 801252e:	b36b      	cbz	r3, 801258c <__swbuf_r+0x84>
 8012530:	6923      	ldr	r3, [r4, #16]
 8012532:	6820      	ldr	r0, [r4, #0]
 8012534:	1ac0      	subs	r0, r0, r3
 8012536:	6963      	ldr	r3, [r4, #20]
 8012538:	b2f6      	uxtb	r6, r6
 801253a:	4283      	cmp	r3, r0
 801253c:	4637      	mov	r7, r6
 801253e:	dc04      	bgt.n	801254a <__swbuf_r+0x42>
 8012540:	4621      	mov	r1, r4
 8012542:	4628      	mov	r0, r5
 8012544:	f000 ff34 	bl	80133b0 <_fflush_r>
 8012548:	bb30      	cbnz	r0, 8012598 <__swbuf_r+0x90>
 801254a:	68a3      	ldr	r3, [r4, #8]
 801254c:	3b01      	subs	r3, #1
 801254e:	60a3      	str	r3, [r4, #8]
 8012550:	6823      	ldr	r3, [r4, #0]
 8012552:	1c5a      	adds	r2, r3, #1
 8012554:	6022      	str	r2, [r4, #0]
 8012556:	701e      	strb	r6, [r3, #0]
 8012558:	6963      	ldr	r3, [r4, #20]
 801255a:	3001      	adds	r0, #1
 801255c:	4283      	cmp	r3, r0
 801255e:	d004      	beq.n	801256a <__swbuf_r+0x62>
 8012560:	89a3      	ldrh	r3, [r4, #12]
 8012562:	07db      	lsls	r3, r3, #31
 8012564:	d506      	bpl.n	8012574 <__swbuf_r+0x6c>
 8012566:	2e0a      	cmp	r6, #10
 8012568:	d104      	bne.n	8012574 <__swbuf_r+0x6c>
 801256a:	4621      	mov	r1, r4
 801256c:	4628      	mov	r0, r5
 801256e:	f000 ff1f 	bl	80133b0 <_fflush_r>
 8012572:	b988      	cbnz	r0, 8012598 <__swbuf_r+0x90>
 8012574:	4638      	mov	r0, r7
 8012576:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012578:	4b0a      	ldr	r3, [pc, #40]	; (80125a4 <__swbuf_r+0x9c>)
 801257a:	429c      	cmp	r4, r3
 801257c:	d101      	bne.n	8012582 <__swbuf_r+0x7a>
 801257e:	68ac      	ldr	r4, [r5, #8]
 8012580:	e7cf      	b.n	8012522 <__swbuf_r+0x1a>
 8012582:	4b09      	ldr	r3, [pc, #36]	; (80125a8 <__swbuf_r+0xa0>)
 8012584:	429c      	cmp	r4, r3
 8012586:	bf08      	it	eq
 8012588:	68ec      	ldreq	r4, [r5, #12]
 801258a:	e7ca      	b.n	8012522 <__swbuf_r+0x1a>
 801258c:	4621      	mov	r1, r4
 801258e:	4628      	mov	r0, r5
 8012590:	f000 f80c 	bl	80125ac <__swsetup_r>
 8012594:	2800      	cmp	r0, #0
 8012596:	d0cb      	beq.n	8012530 <__swbuf_r+0x28>
 8012598:	f04f 37ff 	mov.w	r7, #4294967295
 801259c:	e7ea      	b.n	8012574 <__swbuf_r+0x6c>
 801259e:	bf00      	nop
 80125a0:	08015030 	.word	0x08015030
 80125a4:	08015050 	.word	0x08015050
 80125a8:	08015010 	.word	0x08015010

080125ac <__swsetup_r>:
 80125ac:	4b32      	ldr	r3, [pc, #200]	; (8012678 <__swsetup_r+0xcc>)
 80125ae:	b570      	push	{r4, r5, r6, lr}
 80125b0:	681d      	ldr	r5, [r3, #0]
 80125b2:	4606      	mov	r6, r0
 80125b4:	460c      	mov	r4, r1
 80125b6:	b125      	cbz	r5, 80125c2 <__swsetup_r+0x16>
 80125b8:	69ab      	ldr	r3, [r5, #24]
 80125ba:	b913      	cbnz	r3, 80125c2 <__swsetup_r+0x16>
 80125bc:	4628      	mov	r0, r5
 80125be:	f000 ff8b 	bl	80134d8 <__sinit>
 80125c2:	4b2e      	ldr	r3, [pc, #184]	; (801267c <__swsetup_r+0xd0>)
 80125c4:	429c      	cmp	r4, r3
 80125c6:	d10f      	bne.n	80125e8 <__swsetup_r+0x3c>
 80125c8:	686c      	ldr	r4, [r5, #4]
 80125ca:	89a3      	ldrh	r3, [r4, #12]
 80125cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80125d0:	0719      	lsls	r1, r3, #28
 80125d2:	d42c      	bmi.n	801262e <__swsetup_r+0x82>
 80125d4:	06dd      	lsls	r5, r3, #27
 80125d6:	d411      	bmi.n	80125fc <__swsetup_r+0x50>
 80125d8:	2309      	movs	r3, #9
 80125da:	6033      	str	r3, [r6, #0]
 80125dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80125e0:	81a3      	strh	r3, [r4, #12]
 80125e2:	f04f 30ff 	mov.w	r0, #4294967295
 80125e6:	e03e      	b.n	8012666 <__swsetup_r+0xba>
 80125e8:	4b25      	ldr	r3, [pc, #148]	; (8012680 <__swsetup_r+0xd4>)
 80125ea:	429c      	cmp	r4, r3
 80125ec:	d101      	bne.n	80125f2 <__swsetup_r+0x46>
 80125ee:	68ac      	ldr	r4, [r5, #8]
 80125f0:	e7eb      	b.n	80125ca <__swsetup_r+0x1e>
 80125f2:	4b24      	ldr	r3, [pc, #144]	; (8012684 <__swsetup_r+0xd8>)
 80125f4:	429c      	cmp	r4, r3
 80125f6:	bf08      	it	eq
 80125f8:	68ec      	ldreq	r4, [r5, #12]
 80125fa:	e7e6      	b.n	80125ca <__swsetup_r+0x1e>
 80125fc:	0758      	lsls	r0, r3, #29
 80125fe:	d512      	bpl.n	8012626 <__swsetup_r+0x7a>
 8012600:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012602:	b141      	cbz	r1, 8012616 <__swsetup_r+0x6a>
 8012604:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012608:	4299      	cmp	r1, r3
 801260a:	d002      	beq.n	8012612 <__swsetup_r+0x66>
 801260c:	4630      	mov	r0, r6
 801260e:	f001 fc11 	bl	8013e34 <_free_r>
 8012612:	2300      	movs	r3, #0
 8012614:	6363      	str	r3, [r4, #52]	; 0x34
 8012616:	89a3      	ldrh	r3, [r4, #12]
 8012618:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801261c:	81a3      	strh	r3, [r4, #12]
 801261e:	2300      	movs	r3, #0
 8012620:	6063      	str	r3, [r4, #4]
 8012622:	6923      	ldr	r3, [r4, #16]
 8012624:	6023      	str	r3, [r4, #0]
 8012626:	89a3      	ldrh	r3, [r4, #12]
 8012628:	f043 0308 	orr.w	r3, r3, #8
 801262c:	81a3      	strh	r3, [r4, #12]
 801262e:	6923      	ldr	r3, [r4, #16]
 8012630:	b94b      	cbnz	r3, 8012646 <__swsetup_r+0x9a>
 8012632:	89a3      	ldrh	r3, [r4, #12]
 8012634:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801263c:	d003      	beq.n	8012646 <__swsetup_r+0x9a>
 801263e:	4621      	mov	r1, r4
 8012640:	4630      	mov	r0, r6
 8012642:	f001 f813 	bl	801366c <__smakebuf_r>
 8012646:	89a0      	ldrh	r0, [r4, #12]
 8012648:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801264c:	f010 0301 	ands.w	r3, r0, #1
 8012650:	d00a      	beq.n	8012668 <__swsetup_r+0xbc>
 8012652:	2300      	movs	r3, #0
 8012654:	60a3      	str	r3, [r4, #8]
 8012656:	6963      	ldr	r3, [r4, #20]
 8012658:	425b      	negs	r3, r3
 801265a:	61a3      	str	r3, [r4, #24]
 801265c:	6923      	ldr	r3, [r4, #16]
 801265e:	b943      	cbnz	r3, 8012672 <__swsetup_r+0xc6>
 8012660:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012664:	d1ba      	bne.n	80125dc <__swsetup_r+0x30>
 8012666:	bd70      	pop	{r4, r5, r6, pc}
 8012668:	0781      	lsls	r1, r0, #30
 801266a:	bf58      	it	pl
 801266c:	6963      	ldrpl	r3, [r4, #20]
 801266e:	60a3      	str	r3, [r4, #8]
 8012670:	e7f4      	b.n	801265c <__swsetup_r+0xb0>
 8012672:	2000      	movs	r0, #0
 8012674:	e7f7      	b.n	8012666 <__swsetup_r+0xba>
 8012676:	bf00      	nop
 8012678:	24000024 	.word	0x24000024
 801267c:	08015030 	.word	0x08015030
 8012680:	08015050 	.word	0x08015050
 8012684:	08015010 	.word	0x08015010

08012688 <quorem>:
 8012688:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801268c:	6903      	ldr	r3, [r0, #16]
 801268e:	690c      	ldr	r4, [r1, #16]
 8012690:	42a3      	cmp	r3, r4
 8012692:	4607      	mov	r7, r0
 8012694:	f2c0 8081 	blt.w	801279a <quorem+0x112>
 8012698:	3c01      	subs	r4, #1
 801269a:	f101 0814 	add.w	r8, r1, #20
 801269e:	f100 0514 	add.w	r5, r0, #20
 80126a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80126a6:	9301      	str	r3, [sp, #4]
 80126a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80126ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80126b0:	3301      	adds	r3, #1
 80126b2:	429a      	cmp	r2, r3
 80126b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80126b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80126bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80126c0:	d331      	bcc.n	8012726 <quorem+0x9e>
 80126c2:	f04f 0e00 	mov.w	lr, #0
 80126c6:	4640      	mov	r0, r8
 80126c8:	46ac      	mov	ip, r5
 80126ca:	46f2      	mov	sl, lr
 80126cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80126d0:	b293      	uxth	r3, r2
 80126d2:	fb06 e303 	mla	r3, r6, r3, lr
 80126d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80126da:	b29b      	uxth	r3, r3
 80126dc:	ebaa 0303 	sub.w	r3, sl, r3
 80126e0:	0c12      	lsrs	r2, r2, #16
 80126e2:	f8dc a000 	ldr.w	sl, [ip]
 80126e6:	fb06 e202 	mla	r2, r6, r2, lr
 80126ea:	fa13 f38a 	uxtah	r3, r3, sl
 80126ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80126f2:	fa1f fa82 	uxth.w	sl, r2
 80126f6:	f8dc 2000 	ldr.w	r2, [ip]
 80126fa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80126fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012702:	b29b      	uxth	r3, r3
 8012704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012708:	4581      	cmp	r9, r0
 801270a:	f84c 3b04 	str.w	r3, [ip], #4
 801270e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012712:	d2db      	bcs.n	80126cc <quorem+0x44>
 8012714:	f855 300b 	ldr.w	r3, [r5, fp]
 8012718:	b92b      	cbnz	r3, 8012726 <quorem+0x9e>
 801271a:	9b01      	ldr	r3, [sp, #4]
 801271c:	3b04      	subs	r3, #4
 801271e:	429d      	cmp	r5, r3
 8012720:	461a      	mov	r2, r3
 8012722:	d32e      	bcc.n	8012782 <quorem+0xfa>
 8012724:	613c      	str	r4, [r7, #16]
 8012726:	4638      	mov	r0, r7
 8012728:	f001 fa74 	bl	8013c14 <__mcmp>
 801272c:	2800      	cmp	r0, #0
 801272e:	db24      	blt.n	801277a <quorem+0xf2>
 8012730:	3601      	adds	r6, #1
 8012732:	4628      	mov	r0, r5
 8012734:	f04f 0c00 	mov.w	ip, #0
 8012738:	f858 2b04 	ldr.w	r2, [r8], #4
 801273c:	f8d0 e000 	ldr.w	lr, [r0]
 8012740:	b293      	uxth	r3, r2
 8012742:	ebac 0303 	sub.w	r3, ip, r3
 8012746:	0c12      	lsrs	r2, r2, #16
 8012748:	fa13 f38e 	uxtah	r3, r3, lr
 801274c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012750:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012754:	b29b      	uxth	r3, r3
 8012756:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801275a:	45c1      	cmp	r9, r8
 801275c:	f840 3b04 	str.w	r3, [r0], #4
 8012760:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012764:	d2e8      	bcs.n	8012738 <quorem+0xb0>
 8012766:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801276a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801276e:	b922      	cbnz	r2, 801277a <quorem+0xf2>
 8012770:	3b04      	subs	r3, #4
 8012772:	429d      	cmp	r5, r3
 8012774:	461a      	mov	r2, r3
 8012776:	d30a      	bcc.n	801278e <quorem+0x106>
 8012778:	613c      	str	r4, [r7, #16]
 801277a:	4630      	mov	r0, r6
 801277c:	b003      	add	sp, #12
 801277e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012782:	6812      	ldr	r2, [r2, #0]
 8012784:	3b04      	subs	r3, #4
 8012786:	2a00      	cmp	r2, #0
 8012788:	d1cc      	bne.n	8012724 <quorem+0x9c>
 801278a:	3c01      	subs	r4, #1
 801278c:	e7c7      	b.n	801271e <quorem+0x96>
 801278e:	6812      	ldr	r2, [r2, #0]
 8012790:	3b04      	subs	r3, #4
 8012792:	2a00      	cmp	r2, #0
 8012794:	d1f0      	bne.n	8012778 <quorem+0xf0>
 8012796:	3c01      	subs	r4, #1
 8012798:	e7eb      	b.n	8012772 <quorem+0xea>
 801279a:	2000      	movs	r0, #0
 801279c:	e7ee      	b.n	801277c <quorem+0xf4>
	...

080127a0 <_dtoa_r>:
 80127a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127a4:	ec59 8b10 	vmov	r8, r9, d0
 80127a8:	b095      	sub	sp, #84	; 0x54
 80127aa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80127ac:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80127ae:	9107      	str	r1, [sp, #28]
 80127b0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80127b4:	4606      	mov	r6, r0
 80127b6:	9209      	str	r2, [sp, #36]	; 0x24
 80127b8:	9310      	str	r3, [sp, #64]	; 0x40
 80127ba:	b975      	cbnz	r5, 80127da <_dtoa_r+0x3a>
 80127bc:	2010      	movs	r0, #16
 80127be:	f000 ff95 	bl	80136ec <malloc>
 80127c2:	4602      	mov	r2, r0
 80127c4:	6270      	str	r0, [r6, #36]	; 0x24
 80127c6:	b920      	cbnz	r0, 80127d2 <_dtoa_r+0x32>
 80127c8:	4bab      	ldr	r3, [pc, #684]	; (8012a78 <_dtoa_r+0x2d8>)
 80127ca:	21ea      	movs	r1, #234	; 0xea
 80127cc:	48ab      	ldr	r0, [pc, #684]	; (8012a7c <_dtoa_r+0x2dc>)
 80127ce:	f001 fd9b 	bl	8014308 <__assert_func>
 80127d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80127d6:	6005      	str	r5, [r0, #0]
 80127d8:	60c5      	str	r5, [r0, #12]
 80127da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80127dc:	6819      	ldr	r1, [r3, #0]
 80127de:	b151      	cbz	r1, 80127f6 <_dtoa_r+0x56>
 80127e0:	685a      	ldr	r2, [r3, #4]
 80127e2:	604a      	str	r2, [r1, #4]
 80127e4:	2301      	movs	r3, #1
 80127e6:	4093      	lsls	r3, r2
 80127e8:	608b      	str	r3, [r1, #8]
 80127ea:	4630      	mov	r0, r6
 80127ec:	f000 ffd4 	bl	8013798 <_Bfree>
 80127f0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80127f2:	2200      	movs	r2, #0
 80127f4:	601a      	str	r2, [r3, #0]
 80127f6:	f1b9 0300 	subs.w	r3, r9, #0
 80127fa:	bfbb      	ittet	lt
 80127fc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012800:	9303      	strlt	r3, [sp, #12]
 8012802:	2300      	movge	r3, #0
 8012804:	2201      	movlt	r2, #1
 8012806:	bfac      	ite	ge
 8012808:	6023      	strge	r3, [r4, #0]
 801280a:	6022      	strlt	r2, [r4, #0]
 801280c:	4b9c      	ldr	r3, [pc, #624]	; (8012a80 <_dtoa_r+0x2e0>)
 801280e:	9c03      	ldr	r4, [sp, #12]
 8012810:	43a3      	bics	r3, r4
 8012812:	d11a      	bne.n	801284a <_dtoa_r+0xaa>
 8012814:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012816:	f242 730f 	movw	r3, #9999	; 0x270f
 801281a:	6013      	str	r3, [r2, #0]
 801281c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8012820:	ea53 0308 	orrs.w	r3, r3, r8
 8012824:	f000 8512 	beq.w	801324c <_dtoa_r+0xaac>
 8012828:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801282a:	b953      	cbnz	r3, 8012842 <_dtoa_r+0xa2>
 801282c:	4b95      	ldr	r3, [pc, #596]	; (8012a84 <_dtoa_r+0x2e4>)
 801282e:	e01f      	b.n	8012870 <_dtoa_r+0xd0>
 8012830:	4b95      	ldr	r3, [pc, #596]	; (8012a88 <_dtoa_r+0x2e8>)
 8012832:	9300      	str	r3, [sp, #0]
 8012834:	3308      	adds	r3, #8
 8012836:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012838:	6013      	str	r3, [r2, #0]
 801283a:	9800      	ldr	r0, [sp, #0]
 801283c:	b015      	add	sp, #84	; 0x54
 801283e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012842:	4b90      	ldr	r3, [pc, #576]	; (8012a84 <_dtoa_r+0x2e4>)
 8012844:	9300      	str	r3, [sp, #0]
 8012846:	3303      	adds	r3, #3
 8012848:	e7f5      	b.n	8012836 <_dtoa_r+0x96>
 801284a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801284e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012856:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801285a:	d10b      	bne.n	8012874 <_dtoa_r+0xd4>
 801285c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801285e:	2301      	movs	r3, #1
 8012860:	6013      	str	r3, [r2, #0]
 8012862:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012864:	2b00      	cmp	r3, #0
 8012866:	f000 84ee 	beq.w	8013246 <_dtoa_r+0xaa6>
 801286a:	4888      	ldr	r0, [pc, #544]	; (8012a8c <_dtoa_r+0x2ec>)
 801286c:	6018      	str	r0, [r3, #0]
 801286e:	1e43      	subs	r3, r0, #1
 8012870:	9300      	str	r3, [sp, #0]
 8012872:	e7e2      	b.n	801283a <_dtoa_r+0x9a>
 8012874:	a913      	add	r1, sp, #76	; 0x4c
 8012876:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801287a:	aa12      	add	r2, sp, #72	; 0x48
 801287c:	4630      	mov	r0, r6
 801287e:	f001 fa6d 	bl	8013d5c <__d2b>
 8012882:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8012886:	4605      	mov	r5, r0
 8012888:	9812      	ldr	r0, [sp, #72]	; 0x48
 801288a:	2900      	cmp	r1, #0
 801288c:	d047      	beq.n	801291e <_dtoa_r+0x17e>
 801288e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8012890:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012894:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012898:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801289c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80128a0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80128a4:	2400      	movs	r4, #0
 80128a6:	ec43 2b16 	vmov	d6, r2, r3
 80128aa:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80128ae:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8012a60 <_dtoa_r+0x2c0>
 80128b2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80128b6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8012a68 <_dtoa_r+0x2c8>
 80128ba:	eea7 6b05 	vfma.f64	d6, d7, d5
 80128be:	eeb0 7b46 	vmov.f64	d7, d6
 80128c2:	ee06 1a90 	vmov	s13, r1
 80128c6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80128ca:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8012a70 <_dtoa_r+0x2d0>
 80128ce:	eea5 7b06 	vfma.f64	d7, d5, d6
 80128d2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80128d6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80128da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128de:	ee16 ba90 	vmov	fp, s13
 80128e2:	9411      	str	r4, [sp, #68]	; 0x44
 80128e4:	d508      	bpl.n	80128f8 <_dtoa_r+0x158>
 80128e6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80128ea:	eeb4 6b47 	vcmp.f64	d6, d7
 80128ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128f2:	bf18      	it	ne
 80128f4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80128f8:	f1bb 0f16 	cmp.w	fp, #22
 80128fc:	d832      	bhi.n	8012964 <_dtoa_r+0x1c4>
 80128fe:	4b64      	ldr	r3, [pc, #400]	; (8012a90 <_dtoa_r+0x2f0>)
 8012900:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012904:	ed93 7b00 	vldr	d7, [r3]
 8012908:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 801290c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012914:	d501      	bpl.n	801291a <_dtoa_r+0x17a>
 8012916:	f10b 3bff 	add.w	fp, fp, #4294967295
 801291a:	2300      	movs	r3, #0
 801291c:	e023      	b.n	8012966 <_dtoa_r+0x1c6>
 801291e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012920:	4401      	add	r1, r0
 8012922:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8012926:	2b20      	cmp	r3, #32
 8012928:	bfc3      	ittte	gt
 801292a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801292e:	fa04 f303 	lslgt.w	r3, r4, r3
 8012932:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8012936:	f1c3 0320 	rsble	r3, r3, #32
 801293a:	bfc6      	itte	gt
 801293c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8012940:	ea43 0308 	orrgt.w	r3, r3, r8
 8012944:	fa08 f303 	lslle.w	r3, r8, r3
 8012948:	ee07 3a90 	vmov	s15, r3
 801294c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012950:	3901      	subs	r1, #1
 8012952:	ed8d 7b00 	vstr	d7, [sp]
 8012956:	9c01      	ldr	r4, [sp, #4]
 8012958:	e9dd 2300 	ldrd	r2, r3, [sp]
 801295c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8012960:	2401      	movs	r4, #1
 8012962:	e7a0      	b.n	80128a6 <_dtoa_r+0x106>
 8012964:	2301      	movs	r3, #1
 8012966:	930f      	str	r3, [sp, #60]	; 0x3c
 8012968:	1a43      	subs	r3, r0, r1
 801296a:	1e5a      	subs	r2, r3, #1
 801296c:	bf45      	ittet	mi
 801296e:	f1c3 0301 	rsbmi	r3, r3, #1
 8012972:	9305      	strmi	r3, [sp, #20]
 8012974:	2300      	movpl	r3, #0
 8012976:	2300      	movmi	r3, #0
 8012978:	9206      	str	r2, [sp, #24]
 801297a:	bf54      	ite	pl
 801297c:	9305      	strpl	r3, [sp, #20]
 801297e:	9306      	strmi	r3, [sp, #24]
 8012980:	f1bb 0f00 	cmp.w	fp, #0
 8012984:	db18      	blt.n	80129b8 <_dtoa_r+0x218>
 8012986:	9b06      	ldr	r3, [sp, #24]
 8012988:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 801298c:	445b      	add	r3, fp
 801298e:	9306      	str	r3, [sp, #24]
 8012990:	2300      	movs	r3, #0
 8012992:	9a07      	ldr	r2, [sp, #28]
 8012994:	2a09      	cmp	r2, #9
 8012996:	d849      	bhi.n	8012a2c <_dtoa_r+0x28c>
 8012998:	2a05      	cmp	r2, #5
 801299a:	bfc4      	itt	gt
 801299c:	3a04      	subgt	r2, #4
 801299e:	9207      	strgt	r2, [sp, #28]
 80129a0:	9a07      	ldr	r2, [sp, #28]
 80129a2:	f1a2 0202 	sub.w	r2, r2, #2
 80129a6:	bfcc      	ite	gt
 80129a8:	2400      	movgt	r4, #0
 80129aa:	2401      	movle	r4, #1
 80129ac:	2a03      	cmp	r2, #3
 80129ae:	d848      	bhi.n	8012a42 <_dtoa_r+0x2a2>
 80129b0:	e8df f002 	tbb	[pc, r2]
 80129b4:	3a2c2e0b 	.word	0x3a2c2e0b
 80129b8:	9b05      	ldr	r3, [sp, #20]
 80129ba:	2200      	movs	r2, #0
 80129bc:	eba3 030b 	sub.w	r3, r3, fp
 80129c0:	9305      	str	r3, [sp, #20]
 80129c2:	920e      	str	r2, [sp, #56]	; 0x38
 80129c4:	f1cb 0300 	rsb	r3, fp, #0
 80129c8:	e7e3      	b.n	8012992 <_dtoa_r+0x1f2>
 80129ca:	2200      	movs	r2, #0
 80129cc:	9208      	str	r2, [sp, #32]
 80129ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80129d0:	2a00      	cmp	r2, #0
 80129d2:	dc39      	bgt.n	8012a48 <_dtoa_r+0x2a8>
 80129d4:	f04f 0a01 	mov.w	sl, #1
 80129d8:	46d1      	mov	r9, sl
 80129da:	4652      	mov	r2, sl
 80129dc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80129e0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80129e2:	2100      	movs	r1, #0
 80129e4:	6079      	str	r1, [r7, #4]
 80129e6:	2004      	movs	r0, #4
 80129e8:	f100 0c14 	add.w	ip, r0, #20
 80129ec:	4594      	cmp	ip, r2
 80129ee:	6879      	ldr	r1, [r7, #4]
 80129f0:	d92f      	bls.n	8012a52 <_dtoa_r+0x2b2>
 80129f2:	4630      	mov	r0, r6
 80129f4:	930c      	str	r3, [sp, #48]	; 0x30
 80129f6:	f000 fe8f 	bl	8013718 <_Balloc>
 80129fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80129fc:	9000      	str	r0, [sp, #0]
 80129fe:	4602      	mov	r2, r0
 8012a00:	2800      	cmp	r0, #0
 8012a02:	d149      	bne.n	8012a98 <_dtoa_r+0x2f8>
 8012a04:	4b23      	ldr	r3, [pc, #140]	; (8012a94 <_dtoa_r+0x2f4>)
 8012a06:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012a0a:	e6df      	b.n	80127cc <_dtoa_r+0x2c>
 8012a0c:	2201      	movs	r2, #1
 8012a0e:	e7dd      	b.n	80129cc <_dtoa_r+0x22c>
 8012a10:	2200      	movs	r2, #0
 8012a12:	9208      	str	r2, [sp, #32]
 8012a14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012a16:	eb0b 0a02 	add.w	sl, fp, r2
 8012a1a:	f10a 0901 	add.w	r9, sl, #1
 8012a1e:	464a      	mov	r2, r9
 8012a20:	2a01      	cmp	r2, #1
 8012a22:	bfb8      	it	lt
 8012a24:	2201      	movlt	r2, #1
 8012a26:	e7db      	b.n	80129e0 <_dtoa_r+0x240>
 8012a28:	2201      	movs	r2, #1
 8012a2a:	e7f2      	b.n	8012a12 <_dtoa_r+0x272>
 8012a2c:	2401      	movs	r4, #1
 8012a2e:	2200      	movs	r2, #0
 8012a30:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8012a34:	f04f 3aff 	mov.w	sl, #4294967295
 8012a38:	2100      	movs	r1, #0
 8012a3a:	46d1      	mov	r9, sl
 8012a3c:	2212      	movs	r2, #18
 8012a3e:	9109      	str	r1, [sp, #36]	; 0x24
 8012a40:	e7ce      	b.n	80129e0 <_dtoa_r+0x240>
 8012a42:	2201      	movs	r2, #1
 8012a44:	9208      	str	r2, [sp, #32]
 8012a46:	e7f5      	b.n	8012a34 <_dtoa_r+0x294>
 8012a48:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8012a4c:	46d1      	mov	r9, sl
 8012a4e:	4652      	mov	r2, sl
 8012a50:	e7c6      	b.n	80129e0 <_dtoa_r+0x240>
 8012a52:	3101      	adds	r1, #1
 8012a54:	6079      	str	r1, [r7, #4]
 8012a56:	0040      	lsls	r0, r0, #1
 8012a58:	e7c6      	b.n	80129e8 <_dtoa_r+0x248>
 8012a5a:	bf00      	nop
 8012a5c:	f3af 8000 	nop.w
 8012a60:	636f4361 	.word	0x636f4361
 8012a64:	3fd287a7 	.word	0x3fd287a7
 8012a68:	8b60c8b3 	.word	0x8b60c8b3
 8012a6c:	3fc68a28 	.word	0x3fc68a28
 8012a70:	509f79fb 	.word	0x509f79fb
 8012a74:	3fd34413 	.word	0x3fd34413
 8012a78:	08014f89 	.word	0x08014f89
 8012a7c:	08014fa0 	.word	0x08014fa0
 8012a80:	7ff00000 	.word	0x7ff00000
 8012a84:	08014f85 	.word	0x08014f85
 8012a88:	08014f7c 	.word	0x08014f7c
 8012a8c:	08014f59 	.word	0x08014f59
 8012a90:	080150f8 	.word	0x080150f8
 8012a94:	08014fff 	.word	0x08014fff
 8012a98:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8012a9a:	9900      	ldr	r1, [sp, #0]
 8012a9c:	6011      	str	r1, [r2, #0]
 8012a9e:	f1b9 0f0e 	cmp.w	r9, #14
 8012aa2:	d872      	bhi.n	8012b8a <_dtoa_r+0x3ea>
 8012aa4:	2c00      	cmp	r4, #0
 8012aa6:	d070      	beq.n	8012b8a <_dtoa_r+0x3ea>
 8012aa8:	f1bb 0f00 	cmp.w	fp, #0
 8012aac:	f340 80a6 	ble.w	8012bfc <_dtoa_r+0x45c>
 8012ab0:	49ca      	ldr	r1, [pc, #808]	; (8012ddc <_dtoa_r+0x63c>)
 8012ab2:	f00b 020f 	and.w	r2, fp, #15
 8012ab6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8012aba:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012abe:	ed92 7b00 	vldr	d7, [r2]
 8012ac2:	ea4f 112b 	mov.w	r1, fp, asr #4
 8012ac6:	f000 808d 	beq.w	8012be4 <_dtoa_r+0x444>
 8012aca:	4ac5      	ldr	r2, [pc, #788]	; (8012de0 <_dtoa_r+0x640>)
 8012acc:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8012ad0:	ed92 6b08 	vldr	d6, [r2, #32]
 8012ad4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8012ad8:	ed8d 6b02 	vstr	d6, [sp, #8]
 8012adc:	f001 010f 	and.w	r1, r1, #15
 8012ae0:	2203      	movs	r2, #3
 8012ae2:	48bf      	ldr	r0, [pc, #764]	; (8012de0 <_dtoa_r+0x640>)
 8012ae4:	2900      	cmp	r1, #0
 8012ae6:	d17f      	bne.n	8012be8 <_dtoa_r+0x448>
 8012ae8:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012aec:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012af0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012af4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012af6:	2900      	cmp	r1, #0
 8012af8:	f000 80b2 	beq.w	8012c60 <_dtoa_r+0x4c0>
 8012afc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012b00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012b04:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b0c:	f140 80a8 	bpl.w	8012c60 <_dtoa_r+0x4c0>
 8012b10:	f1b9 0f00 	cmp.w	r9, #0
 8012b14:	f000 80a4 	beq.w	8012c60 <_dtoa_r+0x4c0>
 8012b18:	f1ba 0f00 	cmp.w	sl, #0
 8012b1c:	dd31      	ble.n	8012b82 <_dtoa_r+0x3e2>
 8012b1e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8012b22:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012b26:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012b2a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8012b2e:	3201      	adds	r2, #1
 8012b30:	4650      	mov	r0, sl
 8012b32:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012b36:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8012b3a:	ee07 2a90 	vmov	s15, r2
 8012b3e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012b42:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012b46:	ed8d 5b02 	vstr	d5, [sp, #8]
 8012b4a:	9c03      	ldr	r4, [sp, #12]
 8012b4c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8012b50:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8012b54:	2800      	cmp	r0, #0
 8012b56:	f040 8086 	bne.w	8012c66 <_dtoa_r+0x4c6>
 8012b5a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012b5e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8012b62:	ec42 1b17 	vmov	d7, r1, r2
 8012b66:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b6e:	f300 8272 	bgt.w	8013056 <_dtoa_r+0x8b6>
 8012b72:	eeb1 7b47 	vneg.f64	d7, d7
 8012b76:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b7e:	f100 8267 	bmi.w	8013050 <_dtoa_r+0x8b0>
 8012b82:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8012b86:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8012b8a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012b8c:	2a00      	cmp	r2, #0
 8012b8e:	f2c0 8129 	blt.w	8012de4 <_dtoa_r+0x644>
 8012b92:	f1bb 0f0e 	cmp.w	fp, #14
 8012b96:	f300 8125 	bgt.w	8012de4 <_dtoa_r+0x644>
 8012b9a:	4b90      	ldr	r3, [pc, #576]	; (8012ddc <_dtoa_r+0x63c>)
 8012b9c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012ba0:	ed93 6b00 	vldr	d6, [r3]
 8012ba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	f280 80c3 	bge.w	8012d32 <_dtoa_r+0x592>
 8012bac:	f1b9 0f00 	cmp.w	r9, #0
 8012bb0:	f300 80bf 	bgt.w	8012d32 <_dtoa_r+0x592>
 8012bb4:	f040 824c 	bne.w	8013050 <_dtoa_r+0x8b0>
 8012bb8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012bbc:	ee26 6b07 	vmul.f64	d6, d6, d7
 8012bc0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012bc4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bcc:	464c      	mov	r4, r9
 8012bce:	464f      	mov	r7, r9
 8012bd0:	f280 8222 	bge.w	8013018 <_dtoa_r+0x878>
 8012bd4:	f8dd 8000 	ldr.w	r8, [sp]
 8012bd8:	2331      	movs	r3, #49	; 0x31
 8012bda:	f808 3b01 	strb.w	r3, [r8], #1
 8012bde:	f10b 0b01 	add.w	fp, fp, #1
 8012be2:	e21e      	b.n	8013022 <_dtoa_r+0x882>
 8012be4:	2202      	movs	r2, #2
 8012be6:	e77c      	b.n	8012ae2 <_dtoa_r+0x342>
 8012be8:	07cc      	lsls	r4, r1, #31
 8012bea:	d504      	bpl.n	8012bf6 <_dtoa_r+0x456>
 8012bec:	ed90 6b00 	vldr	d6, [r0]
 8012bf0:	3201      	adds	r2, #1
 8012bf2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012bf6:	1049      	asrs	r1, r1, #1
 8012bf8:	3008      	adds	r0, #8
 8012bfa:	e773      	b.n	8012ae4 <_dtoa_r+0x344>
 8012bfc:	d02e      	beq.n	8012c5c <_dtoa_r+0x4bc>
 8012bfe:	f1cb 0100 	rsb	r1, fp, #0
 8012c02:	4a76      	ldr	r2, [pc, #472]	; (8012ddc <_dtoa_r+0x63c>)
 8012c04:	f001 000f 	and.w	r0, r1, #15
 8012c08:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012c0c:	ed92 7b00 	vldr	d7, [r2]
 8012c10:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8012c14:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012c18:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8012c1c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8012c20:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8012c24:	486e      	ldr	r0, [pc, #440]	; (8012de0 <_dtoa_r+0x640>)
 8012c26:	1109      	asrs	r1, r1, #4
 8012c28:	2400      	movs	r4, #0
 8012c2a:	2202      	movs	r2, #2
 8012c2c:	b939      	cbnz	r1, 8012c3e <_dtoa_r+0x49e>
 8012c2e:	2c00      	cmp	r4, #0
 8012c30:	f43f af60 	beq.w	8012af4 <_dtoa_r+0x354>
 8012c34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012c38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012c3c:	e75a      	b.n	8012af4 <_dtoa_r+0x354>
 8012c3e:	07cf      	lsls	r7, r1, #31
 8012c40:	d509      	bpl.n	8012c56 <_dtoa_r+0x4b6>
 8012c42:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8012c46:	ed90 7b00 	vldr	d7, [r0]
 8012c4a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012c4e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8012c52:	3201      	adds	r2, #1
 8012c54:	2401      	movs	r4, #1
 8012c56:	1049      	asrs	r1, r1, #1
 8012c58:	3008      	adds	r0, #8
 8012c5a:	e7e7      	b.n	8012c2c <_dtoa_r+0x48c>
 8012c5c:	2202      	movs	r2, #2
 8012c5e:	e749      	b.n	8012af4 <_dtoa_r+0x354>
 8012c60:	465f      	mov	r7, fp
 8012c62:	4648      	mov	r0, r9
 8012c64:	e765      	b.n	8012b32 <_dtoa_r+0x392>
 8012c66:	ec42 1b17 	vmov	d7, r1, r2
 8012c6a:	4a5c      	ldr	r2, [pc, #368]	; (8012ddc <_dtoa_r+0x63c>)
 8012c6c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012c70:	ed12 4b02 	vldr	d4, [r2, #-8]
 8012c74:	9a00      	ldr	r2, [sp, #0]
 8012c76:	1814      	adds	r4, r2, r0
 8012c78:	9a08      	ldr	r2, [sp, #32]
 8012c7a:	b352      	cbz	r2, 8012cd2 <_dtoa_r+0x532>
 8012c7c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8012c80:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8012c84:	f8dd 8000 	ldr.w	r8, [sp]
 8012c88:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8012c8c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8012c90:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012c94:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012c98:	ee14 2a90 	vmov	r2, s9
 8012c9c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012ca0:	3230      	adds	r2, #48	; 0x30
 8012ca2:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012ca6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cae:	f808 2b01 	strb.w	r2, [r8], #1
 8012cb2:	d439      	bmi.n	8012d28 <_dtoa_r+0x588>
 8012cb4:	ee32 5b46 	vsub.f64	d5, d2, d6
 8012cb8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8012cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cc0:	d472      	bmi.n	8012da8 <_dtoa_r+0x608>
 8012cc2:	45a0      	cmp	r8, r4
 8012cc4:	f43f af5d 	beq.w	8012b82 <_dtoa_r+0x3e2>
 8012cc8:	ee27 7b03 	vmul.f64	d7, d7, d3
 8012ccc:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012cd0:	e7e0      	b.n	8012c94 <_dtoa_r+0x4f4>
 8012cd2:	f8dd 8000 	ldr.w	r8, [sp]
 8012cd6:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012cda:	4621      	mov	r1, r4
 8012cdc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8012ce0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012ce4:	ee14 2a90 	vmov	r2, s9
 8012ce8:	3230      	adds	r2, #48	; 0x30
 8012cea:	f808 2b01 	strb.w	r2, [r8], #1
 8012cee:	45a0      	cmp	r8, r4
 8012cf0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012cf4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012cf8:	d118      	bne.n	8012d2c <_dtoa_r+0x58c>
 8012cfa:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8012cfe:	ee37 4b05 	vadd.f64	d4, d7, d5
 8012d02:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8012d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d0a:	dc4d      	bgt.n	8012da8 <_dtoa_r+0x608>
 8012d0c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012d10:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d18:	f57f af33 	bpl.w	8012b82 <_dtoa_r+0x3e2>
 8012d1c:	4688      	mov	r8, r1
 8012d1e:	3901      	subs	r1, #1
 8012d20:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8012d24:	2b30      	cmp	r3, #48	; 0x30
 8012d26:	d0f9      	beq.n	8012d1c <_dtoa_r+0x57c>
 8012d28:	46bb      	mov	fp, r7
 8012d2a:	e02a      	b.n	8012d82 <_dtoa_r+0x5e2>
 8012d2c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012d30:	e7d6      	b.n	8012ce0 <_dtoa_r+0x540>
 8012d32:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012d36:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8012d3a:	f8dd 8000 	ldr.w	r8, [sp]
 8012d3e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8012d42:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8012d46:	ee15 3a10 	vmov	r3, s10
 8012d4a:	3330      	adds	r3, #48	; 0x30
 8012d4c:	f808 3b01 	strb.w	r3, [r8], #1
 8012d50:	9b00      	ldr	r3, [sp, #0]
 8012d52:	eba8 0303 	sub.w	r3, r8, r3
 8012d56:	4599      	cmp	r9, r3
 8012d58:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8012d5c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8012d60:	d133      	bne.n	8012dca <_dtoa_r+0x62a>
 8012d62:	ee37 7b07 	vadd.f64	d7, d7, d7
 8012d66:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d6e:	dc1a      	bgt.n	8012da6 <_dtoa_r+0x606>
 8012d70:	eeb4 7b46 	vcmp.f64	d7, d6
 8012d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d78:	d103      	bne.n	8012d82 <_dtoa_r+0x5e2>
 8012d7a:	ee15 3a10 	vmov	r3, s10
 8012d7e:	07d9      	lsls	r1, r3, #31
 8012d80:	d411      	bmi.n	8012da6 <_dtoa_r+0x606>
 8012d82:	4629      	mov	r1, r5
 8012d84:	4630      	mov	r0, r6
 8012d86:	f000 fd07 	bl	8013798 <_Bfree>
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012d8e:	f888 3000 	strb.w	r3, [r8]
 8012d92:	f10b 0301 	add.w	r3, fp, #1
 8012d96:	6013      	str	r3, [r2, #0]
 8012d98:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	f43f ad4d 	beq.w	801283a <_dtoa_r+0x9a>
 8012da0:	f8c3 8000 	str.w	r8, [r3]
 8012da4:	e549      	b.n	801283a <_dtoa_r+0x9a>
 8012da6:	465f      	mov	r7, fp
 8012da8:	4643      	mov	r3, r8
 8012daa:	4698      	mov	r8, r3
 8012dac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012db0:	2a39      	cmp	r2, #57	; 0x39
 8012db2:	d106      	bne.n	8012dc2 <_dtoa_r+0x622>
 8012db4:	9a00      	ldr	r2, [sp, #0]
 8012db6:	429a      	cmp	r2, r3
 8012db8:	d1f7      	bne.n	8012daa <_dtoa_r+0x60a>
 8012dba:	9900      	ldr	r1, [sp, #0]
 8012dbc:	2230      	movs	r2, #48	; 0x30
 8012dbe:	3701      	adds	r7, #1
 8012dc0:	700a      	strb	r2, [r1, #0]
 8012dc2:	781a      	ldrb	r2, [r3, #0]
 8012dc4:	3201      	adds	r2, #1
 8012dc6:	701a      	strb	r2, [r3, #0]
 8012dc8:	e7ae      	b.n	8012d28 <_dtoa_r+0x588>
 8012dca:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012dce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dd6:	d1b2      	bne.n	8012d3e <_dtoa_r+0x59e>
 8012dd8:	e7d3      	b.n	8012d82 <_dtoa_r+0x5e2>
 8012dda:	bf00      	nop
 8012ddc:	080150f8 	.word	0x080150f8
 8012de0:	080150d0 	.word	0x080150d0
 8012de4:	9908      	ldr	r1, [sp, #32]
 8012de6:	2900      	cmp	r1, #0
 8012de8:	f000 80d1 	beq.w	8012f8e <_dtoa_r+0x7ee>
 8012dec:	9907      	ldr	r1, [sp, #28]
 8012dee:	2901      	cmp	r1, #1
 8012df0:	f300 80b4 	bgt.w	8012f5c <_dtoa_r+0x7bc>
 8012df4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8012df6:	2900      	cmp	r1, #0
 8012df8:	f000 80ac 	beq.w	8012f54 <_dtoa_r+0x7b4>
 8012dfc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012e00:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8012e04:	461c      	mov	r4, r3
 8012e06:	930a      	str	r3, [sp, #40]	; 0x28
 8012e08:	9b05      	ldr	r3, [sp, #20]
 8012e0a:	4413      	add	r3, r2
 8012e0c:	9305      	str	r3, [sp, #20]
 8012e0e:	9b06      	ldr	r3, [sp, #24]
 8012e10:	2101      	movs	r1, #1
 8012e12:	4413      	add	r3, r2
 8012e14:	4630      	mov	r0, r6
 8012e16:	9306      	str	r3, [sp, #24]
 8012e18:	f000 fd7a 	bl	8013910 <__i2b>
 8012e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e1e:	4607      	mov	r7, r0
 8012e20:	f1b8 0f00 	cmp.w	r8, #0
 8012e24:	dd0d      	ble.n	8012e42 <_dtoa_r+0x6a2>
 8012e26:	9a06      	ldr	r2, [sp, #24]
 8012e28:	2a00      	cmp	r2, #0
 8012e2a:	dd0a      	ble.n	8012e42 <_dtoa_r+0x6a2>
 8012e2c:	4542      	cmp	r2, r8
 8012e2e:	9905      	ldr	r1, [sp, #20]
 8012e30:	bfa8      	it	ge
 8012e32:	4642      	movge	r2, r8
 8012e34:	1a89      	subs	r1, r1, r2
 8012e36:	9105      	str	r1, [sp, #20]
 8012e38:	9906      	ldr	r1, [sp, #24]
 8012e3a:	eba8 0802 	sub.w	r8, r8, r2
 8012e3e:	1a8a      	subs	r2, r1, r2
 8012e40:	9206      	str	r2, [sp, #24]
 8012e42:	b303      	cbz	r3, 8012e86 <_dtoa_r+0x6e6>
 8012e44:	9a08      	ldr	r2, [sp, #32]
 8012e46:	2a00      	cmp	r2, #0
 8012e48:	f000 80a6 	beq.w	8012f98 <_dtoa_r+0x7f8>
 8012e4c:	2c00      	cmp	r4, #0
 8012e4e:	dd13      	ble.n	8012e78 <_dtoa_r+0x6d8>
 8012e50:	4639      	mov	r1, r7
 8012e52:	4622      	mov	r2, r4
 8012e54:	4630      	mov	r0, r6
 8012e56:	930c      	str	r3, [sp, #48]	; 0x30
 8012e58:	f000 fe16 	bl	8013a88 <__pow5mult>
 8012e5c:	462a      	mov	r2, r5
 8012e5e:	4601      	mov	r1, r0
 8012e60:	4607      	mov	r7, r0
 8012e62:	4630      	mov	r0, r6
 8012e64:	f000 fd6a 	bl	801393c <__multiply>
 8012e68:	4629      	mov	r1, r5
 8012e6a:	900a      	str	r0, [sp, #40]	; 0x28
 8012e6c:	4630      	mov	r0, r6
 8012e6e:	f000 fc93 	bl	8013798 <_Bfree>
 8012e72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012e74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012e76:	4615      	mov	r5, r2
 8012e78:	1b1a      	subs	r2, r3, r4
 8012e7a:	d004      	beq.n	8012e86 <_dtoa_r+0x6e6>
 8012e7c:	4629      	mov	r1, r5
 8012e7e:	4630      	mov	r0, r6
 8012e80:	f000 fe02 	bl	8013a88 <__pow5mult>
 8012e84:	4605      	mov	r5, r0
 8012e86:	2101      	movs	r1, #1
 8012e88:	4630      	mov	r0, r6
 8012e8a:	f000 fd41 	bl	8013910 <__i2b>
 8012e8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	4604      	mov	r4, r0
 8012e94:	f340 8082 	ble.w	8012f9c <_dtoa_r+0x7fc>
 8012e98:	461a      	mov	r2, r3
 8012e9a:	4601      	mov	r1, r0
 8012e9c:	4630      	mov	r0, r6
 8012e9e:	f000 fdf3 	bl	8013a88 <__pow5mult>
 8012ea2:	9b07      	ldr	r3, [sp, #28]
 8012ea4:	2b01      	cmp	r3, #1
 8012ea6:	4604      	mov	r4, r0
 8012ea8:	dd7b      	ble.n	8012fa2 <_dtoa_r+0x802>
 8012eaa:	2300      	movs	r3, #0
 8012eac:	930a      	str	r3, [sp, #40]	; 0x28
 8012eae:	6922      	ldr	r2, [r4, #16]
 8012eb0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8012eb4:	6910      	ldr	r0, [r2, #16]
 8012eb6:	f000 fcdb 	bl	8013870 <__hi0bits>
 8012eba:	f1c0 0020 	rsb	r0, r0, #32
 8012ebe:	9b06      	ldr	r3, [sp, #24]
 8012ec0:	4418      	add	r0, r3
 8012ec2:	f010 001f 	ands.w	r0, r0, #31
 8012ec6:	f000 808d 	beq.w	8012fe4 <_dtoa_r+0x844>
 8012eca:	f1c0 0220 	rsb	r2, r0, #32
 8012ece:	2a04      	cmp	r2, #4
 8012ed0:	f340 8086 	ble.w	8012fe0 <_dtoa_r+0x840>
 8012ed4:	f1c0 001c 	rsb	r0, r0, #28
 8012ed8:	9b05      	ldr	r3, [sp, #20]
 8012eda:	4403      	add	r3, r0
 8012edc:	9305      	str	r3, [sp, #20]
 8012ede:	9b06      	ldr	r3, [sp, #24]
 8012ee0:	4403      	add	r3, r0
 8012ee2:	4480      	add	r8, r0
 8012ee4:	9306      	str	r3, [sp, #24]
 8012ee6:	9b05      	ldr	r3, [sp, #20]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	dd05      	ble.n	8012ef8 <_dtoa_r+0x758>
 8012eec:	4629      	mov	r1, r5
 8012eee:	461a      	mov	r2, r3
 8012ef0:	4630      	mov	r0, r6
 8012ef2:	f000 fe23 	bl	8013b3c <__lshift>
 8012ef6:	4605      	mov	r5, r0
 8012ef8:	9b06      	ldr	r3, [sp, #24]
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	dd05      	ble.n	8012f0a <_dtoa_r+0x76a>
 8012efe:	4621      	mov	r1, r4
 8012f00:	461a      	mov	r2, r3
 8012f02:	4630      	mov	r0, r6
 8012f04:	f000 fe1a 	bl	8013b3c <__lshift>
 8012f08:	4604      	mov	r4, r0
 8012f0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d06b      	beq.n	8012fe8 <_dtoa_r+0x848>
 8012f10:	4621      	mov	r1, r4
 8012f12:	4628      	mov	r0, r5
 8012f14:	f000 fe7e 	bl	8013c14 <__mcmp>
 8012f18:	2800      	cmp	r0, #0
 8012f1a:	da65      	bge.n	8012fe8 <_dtoa_r+0x848>
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	4629      	mov	r1, r5
 8012f20:	220a      	movs	r2, #10
 8012f22:	4630      	mov	r0, r6
 8012f24:	f000 fc5a 	bl	80137dc <__multadd>
 8012f28:	9b08      	ldr	r3, [sp, #32]
 8012f2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012f2e:	4605      	mov	r5, r0
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	f000 8192 	beq.w	801325a <_dtoa_r+0xaba>
 8012f36:	4639      	mov	r1, r7
 8012f38:	2300      	movs	r3, #0
 8012f3a:	220a      	movs	r2, #10
 8012f3c:	4630      	mov	r0, r6
 8012f3e:	f000 fc4d 	bl	80137dc <__multadd>
 8012f42:	f1ba 0f00 	cmp.w	sl, #0
 8012f46:	4607      	mov	r7, r0
 8012f48:	f300 808e 	bgt.w	8013068 <_dtoa_r+0x8c8>
 8012f4c:	9b07      	ldr	r3, [sp, #28]
 8012f4e:	2b02      	cmp	r3, #2
 8012f50:	dc51      	bgt.n	8012ff6 <_dtoa_r+0x856>
 8012f52:	e089      	b.n	8013068 <_dtoa_r+0x8c8>
 8012f54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012f56:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012f5a:	e751      	b.n	8012e00 <_dtoa_r+0x660>
 8012f5c:	f109 34ff 	add.w	r4, r9, #4294967295
 8012f60:	42a3      	cmp	r3, r4
 8012f62:	bfbf      	itttt	lt
 8012f64:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8012f66:	1ae3      	sublt	r3, r4, r3
 8012f68:	18d2      	addlt	r2, r2, r3
 8012f6a:	4613      	movlt	r3, r2
 8012f6c:	bfb7      	itett	lt
 8012f6e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8012f70:	1b1c      	subge	r4, r3, r4
 8012f72:	4623      	movlt	r3, r4
 8012f74:	2400      	movlt	r4, #0
 8012f76:	f1b9 0f00 	cmp.w	r9, #0
 8012f7a:	bfb5      	itete	lt
 8012f7c:	9a05      	ldrlt	r2, [sp, #20]
 8012f7e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8012f82:	eba2 0809 	sublt.w	r8, r2, r9
 8012f86:	464a      	movge	r2, r9
 8012f88:	bfb8      	it	lt
 8012f8a:	2200      	movlt	r2, #0
 8012f8c:	e73b      	b.n	8012e06 <_dtoa_r+0x666>
 8012f8e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8012f92:	9f08      	ldr	r7, [sp, #32]
 8012f94:	461c      	mov	r4, r3
 8012f96:	e743      	b.n	8012e20 <_dtoa_r+0x680>
 8012f98:	461a      	mov	r2, r3
 8012f9a:	e76f      	b.n	8012e7c <_dtoa_r+0x6dc>
 8012f9c:	9b07      	ldr	r3, [sp, #28]
 8012f9e:	2b01      	cmp	r3, #1
 8012fa0:	dc18      	bgt.n	8012fd4 <_dtoa_r+0x834>
 8012fa2:	9b02      	ldr	r3, [sp, #8]
 8012fa4:	b9b3      	cbnz	r3, 8012fd4 <_dtoa_r+0x834>
 8012fa6:	9b03      	ldr	r3, [sp, #12]
 8012fa8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8012fac:	b9a2      	cbnz	r2, 8012fd8 <_dtoa_r+0x838>
 8012fae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8012fb2:	0d12      	lsrs	r2, r2, #20
 8012fb4:	0512      	lsls	r2, r2, #20
 8012fb6:	b18a      	cbz	r2, 8012fdc <_dtoa_r+0x83c>
 8012fb8:	9b05      	ldr	r3, [sp, #20]
 8012fba:	3301      	adds	r3, #1
 8012fbc:	9305      	str	r3, [sp, #20]
 8012fbe:	9b06      	ldr	r3, [sp, #24]
 8012fc0:	3301      	adds	r3, #1
 8012fc2:	9306      	str	r3, [sp, #24]
 8012fc4:	2301      	movs	r3, #1
 8012fc6:	930a      	str	r3, [sp, #40]	; 0x28
 8012fc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	f47f af6f 	bne.w	8012eae <_dtoa_r+0x70e>
 8012fd0:	2001      	movs	r0, #1
 8012fd2:	e774      	b.n	8012ebe <_dtoa_r+0x71e>
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	e7f6      	b.n	8012fc6 <_dtoa_r+0x826>
 8012fd8:	9b02      	ldr	r3, [sp, #8]
 8012fda:	e7f4      	b.n	8012fc6 <_dtoa_r+0x826>
 8012fdc:	920a      	str	r2, [sp, #40]	; 0x28
 8012fde:	e7f3      	b.n	8012fc8 <_dtoa_r+0x828>
 8012fe0:	d081      	beq.n	8012ee6 <_dtoa_r+0x746>
 8012fe2:	4610      	mov	r0, r2
 8012fe4:	301c      	adds	r0, #28
 8012fe6:	e777      	b.n	8012ed8 <_dtoa_r+0x738>
 8012fe8:	f1b9 0f00 	cmp.w	r9, #0
 8012fec:	dc37      	bgt.n	801305e <_dtoa_r+0x8be>
 8012fee:	9b07      	ldr	r3, [sp, #28]
 8012ff0:	2b02      	cmp	r3, #2
 8012ff2:	dd34      	ble.n	801305e <_dtoa_r+0x8be>
 8012ff4:	46ca      	mov	sl, r9
 8012ff6:	f1ba 0f00 	cmp.w	sl, #0
 8012ffa:	d10d      	bne.n	8013018 <_dtoa_r+0x878>
 8012ffc:	4621      	mov	r1, r4
 8012ffe:	4653      	mov	r3, sl
 8013000:	2205      	movs	r2, #5
 8013002:	4630      	mov	r0, r6
 8013004:	f000 fbea 	bl	80137dc <__multadd>
 8013008:	4601      	mov	r1, r0
 801300a:	4604      	mov	r4, r0
 801300c:	4628      	mov	r0, r5
 801300e:	f000 fe01 	bl	8013c14 <__mcmp>
 8013012:	2800      	cmp	r0, #0
 8013014:	f73f adde 	bgt.w	8012bd4 <_dtoa_r+0x434>
 8013018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801301a:	f8dd 8000 	ldr.w	r8, [sp]
 801301e:	ea6f 0b03 	mvn.w	fp, r3
 8013022:	f04f 0900 	mov.w	r9, #0
 8013026:	4621      	mov	r1, r4
 8013028:	4630      	mov	r0, r6
 801302a:	f000 fbb5 	bl	8013798 <_Bfree>
 801302e:	2f00      	cmp	r7, #0
 8013030:	f43f aea7 	beq.w	8012d82 <_dtoa_r+0x5e2>
 8013034:	f1b9 0f00 	cmp.w	r9, #0
 8013038:	d005      	beq.n	8013046 <_dtoa_r+0x8a6>
 801303a:	45b9      	cmp	r9, r7
 801303c:	d003      	beq.n	8013046 <_dtoa_r+0x8a6>
 801303e:	4649      	mov	r1, r9
 8013040:	4630      	mov	r0, r6
 8013042:	f000 fba9 	bl	8013798 <_Bfree>
 8013046:	4639      	mov	r1, r7
 8013048:	4630      	mov	r0, r6
 801304a:	f000 fba5 	bl	8013798 <_Bfree>
 801304e:	e698      	b.n	8012d82 <_dtoa_r+0x5e2>
 8013050:	2400      	movs	r4, #0
 8013052:	4627      	mov	r7, r4
 8013054:	e7e0      	b.n	8013018 <_dtoa_r+0x878>
 8013056:	46bb      	mov	fp, r7
 8013058:	4604      	mov	r4, r0
 801305a:	4607      	mov	r7, r0
 801305c:	e5ba      	b.n	8012bd4 <_dtoa_r+0x434>
 801305e:	9b08      	ldr	r3, [sp, #32]
 8013060:	46ca      	mov	sl, r9
 8013062:	2b00      	cmp	r3, #0
 8013064:	f000 8100 	beq.w	8013268 <_dtoa_r+0xac8>
 8013068:	f1b8 0f00 	cmp.w	r8, #0
 801306c:	dd05      	ble.n	801307a <_dtoa_r+0x8da>
 801306e:	4639      	mov	r1, r7
 8013070:	4642      	mov	r2, r8
 8013072:	4630      	mov	r0, r6
 8013074:	f000 fd62 	bl	8013b3c <__lshift>
 8013078:	4607      	mov	r7, r0
 801307a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801307c:	2b00      	cmp	r3, #0
 801307e:	d05d      	beq.n	801313c <_dtoa_r+0x99c>
 8013080:	6879      	ldr	r1, [r7, #4]
 8013082:	4630      	mov	r0, r6
 8013084:	f000 fb48 	bl	8013718 <_Balloc>
 8013088:	4680      	mov	r8, r0
 801308a:	b928      	cbnz	r0, 8013098 <_dtoa_r+0x8f8>
 801308c:	4b82      	ldr	r3, [pc, #520]	; (8013298 <_dtoa_r+0xaf8>)
 801308e:	4602      	mov	r2, r0
 8013090:	f240 21ea 	movw	r1, #746	; 0x2ea
 8013094:	f7ff bb9a 	b.w	80127cc <_dtoa_r+0x2c>
 8013098:	693a      	ldr	r2, [r7, #16]
 801309a:	3202      	adds	r2, #2
 801309c:	0092      	lsls	r2, r2, #2
 801309e:	f107 010c 	add.w	r1, r7, #12
 80130a2:	300c      	adds	r0, #12
 80130a4:	f000 fb2a 	bl	80136fc <memcpy>
 80130a8:	2201      	movs	r2, #1
 80130aa:	4641      	mov	r1, r8
 80130ac:	4630      	mov	r0, r6
 80130ae:	f000 fd45 	bl	8013b3c <__lshift>
 80130b2:	9b00      	ldr	r3, [sp, #0]
 80130b4:	3301      	adds	r3, #1
 80130b6:	9305      	str	r3, [sp, #20]
 80130b8:	9b00      	ldr	r3, [sp, #0]
 80130ba:	4453      	add	r3, sl
 80130bc:	9309      	str	r3, [sp, #36]	; 0x24
 80130be:	9b02      	ldr	r3, [sp, #8]
 80130c0:	f003 0301 	and.w	r3, r3, #1
 80130c4:	46b9      	mov	r9, r7
 80130c6:	9308      	str	r3, [sp, #32]
 80130c8:	4607      	mov	r7, r0
 80130ca:	9b05      	ldr	r3, [sp, #20]
 80130cc:	4621      	mov	r1, r4
 80130ce:	3b01      	subs	r3, #1
 80130d0:	4628      	mov	r0, r5
 80130d2:	9302      	str	r3, [sp, #8]
 80130d4:	f7ff fad8 	bl	8012688 <quorem>
 80130d8:	4603      	mov	r3, r0
 80130da:	3330      	adds	r3, #48	; 0x30
 80130dc:	9006      	str	r0, [sp, #24]
 80130de:	4649      	mov	r1, r9
 80130e0:	4628      	mov	r0, r5
 80130e2:	930a      	str	r3, [sp, #40]	; 0x28
 80130e4:	f000 fd96 	bl	8013c14 <__mcmp>
 80130e8:	463a      	mov	r2, r7
 80130ea:	4682      	mov	sl, r0
 80130ec:	4621      	mov	r1, r4
 80130ee:	4630      	mov	r0, r6
 80130f0:	f000 fdac 	bl	8013c4c <__mdiff>
 80130f4:	68c2      	ldr	r2, [r0, #12]
 80130f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130f8:	4680      	mov	r8, r0
 80130fa:	bb0a      	cbnz	r2, 8013140 <_dtoa_r+0x9a0>
 80130fc:	4601      	mov	r1, r0
 80130fe:	4628      	mov	r0, r5
 8013100:	f000 fd88 	bl	8013c14 <__mcmp>
 8013104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013106:	4602      	mov	r2, r0
 8013108:	4641      	mov	r1, r8
 801310a:	4630      	mov	r0, r6
 801310c:	920e      	str	r2, [sp, #56]	; 0x38
 801310e:	930a      	str	r3, [sp, #40]	; 0x28
 8013110:	f000 fb42 	bl	8013798 <_Bfree>
 8013114:	9b07      	ldr	r3, [sp, #28]
 8013116:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013118:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801311c:	ea43 0102 	orr.w	r1, r3, r2
 8013120:	9b08      	ldr	r3, [sp, #32]
 8013122:	430b      	orrs	r3, r1
 8013124:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013126:	d10d      	bne.n	8013144 <_dtoa_r+0x9a4>
 8013128:	2b39      	cmp	r3, #57	; 0x39
 801312a:	d029      	beq.n	8013180 <_dtoa_r+0x9e0>
 801312c:	f1ba 0f00 	cmp.w	sl, #0
 8013130:	dd01      	ble.n	8013136 <_dtoa_r+0x996>
 8013132:	9b06      	ldr	r3, [sp, #24]
 8013134:	3331      	adds	r3, #49	; 0x31
 8013136:	9a02      	ldr	r2, [sp, #8]
 8013138:	7013      	strb	r3, [r2, #0]
 801313a:	e774      	b.n	8013026 <_dtoa_r+0x886>
 801313c:	4638      	mov	r0, r7
 801313e:	e7b8      	b.n	80130b2 <_dtoa_r+0x912>
 8013140:	2201      	movs	r2, #1
 8013142:	e7e1      	b.n	8013108 <_dtoa_r+0x968>
 8013144:	f1ba 0f00 	cmp.w	sl, #0
 8013148:	db06      	blt.n	8013158 <_dtoa_r+0x9b8>
 801314a:	9907      	ldr	r1, [sp, #28]
 801314c:	ea41 0a0a 	orr.w	sl, r1, sl
 8013150:	9908      	ldr	r1, [sp, #32]
 8013152:	ea5a 0101 	orrs.w	r1, sl, r1
 8013156:	d120      	bne.n	801319a <_dtoa_r+0x9fa>
 8013158:	2a00      	cmp	r2, #0
 801315a:	ddec      	ble.n	8013136 <_dtoa_r+0x996>
 801315c:	4629      	mov	r1, r5
 801315e:	2201      	movs	r2, #1
 8013160:	4630      	mov	r0, r6
 8013162:	9305      	str	r3, [sp, #20]
 8013164:	f000 fcea 	bl	8013b3c <__lshift>
 8013168:	4621      	mov	r1, r4
 801316a:	4605      	mov	r5, r0
 801316c:	f000 fd52 	bl	8013c14 <__mcmp>
 8013170:	2800      	cmp	r0, #0
 8013172:	9b05      	ldr	r3, [sp, #20]
 8013174:	dc02      	bgt.n	801317c <_dtoa_r+0x9dc>
 8013176:	d1de      	bne.n	8013136 <_dtoa_r+0x996>
 8013178:	07da      	lsls	r2, r3, #31
 801317a:	d5dc      	bpl.n	8013136 <_dtoa_r+0x996>
 801317c:	2b39      	cmp	r3, #57	; 0x39
 801317e:	d1d8      	bne.n	8013132 <_dtoa_r+0x992>
 8013180:	9a02      	ldr	r2, [sp, #8]
 8013182:	2339      	movs	r3, #57	; 0x39
 8013184:	7013      	strb	r3, [r2, #0]
 8013186:	4643      	mov	r3, r8
 8013188:	4698      	mov	r8, r3
 801318a:	3b01      	subs	r3, #1
 801318c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8013190:	2a39      	cmp	r2, #57	; 0x39
 8013192:	d051      	beq.n	8013238 <_dtoa_r+0xa98>
 8013194:	3201      	adds	r2, #1
 8013196:	701a      	strb	r2, [r3, #0]
 8013198:	e745      	b.n	8013026 <_dtoa_r+0x886>
 801319a:	2a00      	cmp	r2, #0
 801319c:	dd03      	ble.n	80131a6 <_dtoa_r+0xa06>
 801319e:	2b39      	cmp	r3, #57	; 0x39
 80131a0:	d0ee      	beq.n	8013180 <_dtoa_r+0x9e0>
 80131a2:	3301      	adds	r3, #1
 80131a4:	e7c7      	b.n	8013136 <_dtoa_r+0x996>
 80131a6:	9a05      	ldr	r2, [sp, #20]
 80131a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80131aa:	f802 3c01 	strb.w	r3, [r2, #-1]
 80131ae:	428a      	cmp	r2, r1
 80131b0:	d02b      	beq.n	801320a <_dtoa_r+0xa6a>
 80131b2:	4629      	mov	r1, r5
 80131b4:	2300      	movs	r3, #0
 80131b6:	220a      	movs	r2, #10
 80131b8:	4630      	mov	r0, r6
 80131ba:	f000 fb0f 	bl	80137dc <__multadd>
 80131be:	45b9      	cmp	r9, r7
 80131c0:	4605      	mov	r5, r0
 80131c2:	f04f 0300 	mov.w	r3, #0
 80131c6:	f04f 020a 	mov.w	r2, #10
 80131ca:	4649      	mov	r1, r9
 80131cc:	4630      	mov	r0, r6
 80131ce:	d107      	bne.n	80131e0 <_dtoa_r+0xa40>
 80131d0:	f000 fb04 	bl	80137dc <__multadd>
 80131d4:	4681      	mov	r9, r0
 80131d6:	4607      	mov	r7, r0
 80131d8:	9b05      	ldr	r3, [sp, #20]
 80131da:	3301      	adds	r3, #1
 80131dc:	9305      	str	r3, [sp, #20]
 80131de:	e774      	b.n	80130ca <_dtoa_r+0x92a>
 80131e0:	f000 fafc 	bl	80137dc <__multadd>
 80131e4:	4639      	mov	r1, r7
 80131e6:	4681      	mov	r9, r0
 80131e8:	2300      	movs	r3, #0
 80131ea:	220a      	movs	r2, #10
 80131ec:	4630      	mov	r0, r6
 80131ee:	f000 faf5 	bl	80137dc <__multadd>
 80131f2:	4607      	mov	r7, r0
 80131f4:	e7f0      	b.n	80131d8 <_dtoa_r+0xa38>
 80131f6:	f1ba 0f00 	cmp.w	sl, #0
 80131fa:	9a00      	ldr	r2, [sp, #0]
 80131fc:	bfcc      	ite	gt
 80131fe:	46d0      	movgt	r8, sl
 8013200:	f04f 0801 	movle.w	r8, #1
 8013204:	4490      	add	r8, r2
 8013206:	f04f 0900 	mov.w	r9, #0
 801320a:	4629      	mov	r1, r5
 801320c:	2201      	movs	r2, #1
 801320e:	4630      	mov	r0, r6
 8013210:	9302      	str	r3, [sp, #8]
 8013212:	f000 fc93 	bl	8013b3c <__lshift>
 8013216:	4621      	mov	r1, r4
 8013218:	4605      	mov	r5, r0
 801321a:	f000 fcfb 	bl	8013c14 <__mcmp>
 801321e:	2800      	cmp	r0, #0
 8013220:	dcb1      	bgt.n	8013186 <_dtoa_r+0x9e6>
 8013222:	d102      	bne.n	801322a <_dtoa_r+0xa8a>
 8013224:	9b02      	ldr	r3, [sp, #8]
 8013226:	07db      	lsls	r3, r3, #31
 8013228:	d4ad      	bmi.n	8013186 <_dtoa_r+0x9e6>
 801322a:	4643      	mov	r3, r8
 801322c:	4698      	mov	r8, r3
 801322e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013232:	2a30      	cmp	r2, #48	; 0x30
 8013234:	d0fa      	beq.n	801322c <_dtoa_r+0xa8c>
 8013236:	e6f6      	b.n	8013026 <_dtoa_r+0x886>
 8013238:	9a00      	ldr	r2, [sp, #0]
 801323a:	429a      	cmp	r2, r3
 801323c:	d1a4      	bne.n	8013188 <_dtoa_r+0x9e8>
 801323e:	f10b 0b01 	add.w	fp, fp, #1
 8013242:	2331      	movs	r3, #49	; 0x31
 8013244:	e778      	b.n	8013138 <_dtoa_r+0x998>
 8013246:	4b15      	ldr	r3, [pc, #84]	; (801329c <_dtoa_r+0xafc>)
 8013248:	f7ff bb12 	b.w	8012870 <_dtoa_r+0xd0>
 801324c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801324e:	2b00      	cmp	r3, #0
 8013250:	f47f aaee 	bne.w	8012830 <_dtoa_r+0x90>
 8013254:	4b12      	ldr	r3, [pc, #72]	; (80132a0 <_dtoa_r+0xb00>)
 8013256:	f7ff bb0b 	b.w	8012870 <_dtoa_r+0xd0>
 801325a:	f1ba 0f00 	cmp.w	sl, #0
 801325e:	dc03      	bgt.n	8013268 <_dtoa_r+0xac8>
 8013260:	9b07      	ldr	r3, [sp, #28]
 8013262:	2b02      	cmp	r3, #2
 8013264:	f73f aec7 	bgt.w	8012ff6 <_dtoa_r+0x856>
 8013268:	f8dd 8000 	ldr.w	r8, [sp]
 801326c:	4621      	mov	r1, r4
 801326e:	4628      	mov	r0, r5
 8013270:	f7ff fa0a 	bl	8012688 <quorem>
 8013274:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8013278:	f808 3b01 	strb.w	r3, [r8], #1
 801327c:	9a00      	ldr	r2, [sp, #0]
 801327e:	eba8 0202 	sub.w	r2, r8, r2
 8013282:	4592      	cmp	sl, r2
 8013284:	ddb7      	ble.n	80131f6 <_dtoa_r+0xa56>
 8013286:	4629      	mov	r1, r5
 8013288:	2300      	movs	r3, #0
 801328a:	220a      	movs	r2, #10
 801328c:	4630      	mov	r0, r6
 801328e:	f000 faa5 	bl	80137dc <__multadd>
 8013292:	4605      	mov	r5, r0
 8013294:	e7ea      	b.n	801326c <_dtoa_r+0xacc>
 8013296:	bf00      	nop
 8013298:	08014fff 	.word	0x08014fff
 801329c:	08014f58 	.word	0x08014f58
 80132a0:	08014f7c 	.word	0x08014f7c

080132a4 <__sflush_r>:
 80132a4:	898a      	ldrh	r2, [r1, #12]
 80132a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132aa:	4605      	mov	r5, r0
 80132ac:	0710      	lsls	r0, r2, #28
 80132ae:	460c      	mov	r4, r1
 80132b0:	d458      	bmi.n	8013364 <__sflush_r+0xc0>
 80132b2:	684b      	ldr	r3, [r1, #4]
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	dc05      	bgt.n	80132c4 <__sflush_r+0x20>
 80132b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	dc02      	bgt.n	80132c4 <__sflush_r+0x20>
 80132be:	2000      	movs	r0, #0
 80132c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80132c6:	2e00      	cmp	r6, #0
 80132c8:	d0f9      	beq.n	80132be <__sflush_r+0x1a>
 80132ca:	2300      	movs	r3, #0
 80132cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80132d0:	682f      	ldr	r7, [r5, #0]
 80132d2:	602b      	str	r3, [r5, #0]
 80132d4:	d032      	beq.n	801333c <__sflush_r+0x98>
 80132d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80132d8:	89a3      	ldrh	r3, [r4, #12]
 80132da:	075a      	lsls	r2, r3, #29
 80132dc:	d505      	bpl.n	80132ea <__sflush_r+0x46>
 80132de:	6863      	ldr	r3, [r4, #4]
 80132e0:	1ac0      	subs	r0, r0, r3
 80132e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80132e4:	b10b      	cbz	r3, 80132ea <__sflush_r+0x46>
 80132e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80132e8:	1ac0      	subs	r0, r0, r3
 80132ea:	2300      	movs	r3, #0
 80132ec:	4602      	mov	r2, r0
 80132ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80132f0:	6a21      	ldr	r1, [r4, #32]
 80132f2:	4628      	mov	r0, r5
 80132f4:	47b0      	blx	r6
 80132f6:	1c43      	adds	r3, r0, #1
 80132f8:	89a3      	ldrh	r3, [r4, #12]
 80132fa:	d106      	bne.n	801330a <__sflush_r+0x66>
 80132fc:	6829      	ldr	r1, [r5, #0]
 80132fe:	291d      	cmp	r1, #29
 8013300:	d82c      	bhi.n	801335c <__sflush_r+0xb8>
 8013302:	4a2a      	ldr	r2, [pc, #168]	; (80133ac <__sflush_r+0x108>)
 8013304:	40ca      	lsrs	r2, r1
 8013306:	07d6      	lsls	r6, r2, #31
 8013308:	d528      	bpl.n	801335c <__sflush_r+0xb8>
 801330a:	2200      	movs	r2, #0
 801330c:	6062      	str	r2, [r4, #4]
 801330e:	04d9      	lsls	r1, r3, #19
 8013310:	6922      	ldr	r2, [r4, #16]
 8013312:	6022      	str	r2, [r4, #0]
 8013314:	d504      	bpl.n	8013320 <__sflush_r+0x7c>
 8013316:	1c42      	adds	r2, r0, #1
 8013318:	d101      	bne.n	801331e <__sflush_r+0x7a>
 801331a:	682b      	ldr	r3, [r5, #0]
 801331c:	b903      	cbnz	r3, 8013320 <__sflush_r+0x7c>
 801331e:	6560      	str	r0, [r4, #84]	; 0x54
 8013320:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013322:	602f      	str	r7, [r5, #0]
 8013324:	2900      	cmp	r1, #0
 8013326:	d0ca      	beq.n	80132be <__sflush_r+0x1a>
 8013328:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801332c:	4299      	cmp	r1, r3
 801332e:	d002      	beq.n	8013336 <__sflush_r+0x92>
 8013330:	4628      	mov	r0, r5
 8013332:	f000 fd7f 	bl	8013e34 <_free_r>
 8013336:	2000      	movs	r0, #0
 8013338:	6360      	str	r0, [r4, #52]	; 0x34
 801333a:	e7c1      	b.n	80132c0 <__sflush_r+0x1c>
 801333c:	6a21      	ldr	r1, [r4, #32]
 801333e:	2301      	movs	r3, #1
 8013340:	4628      	mov	r0, r5
 8013342:	47b0      	blx	r6
 8013344:	1c41      	adds	r1, r0, #1
 8013346:	d1c7      	bne.n	80132d8 <__sflush_r+0x34>
 8013348:	682b      	ldr	r3, [r5, #0]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d0c4      	beq.n	80132d8 <__sflush_r+0x34>
 801334e:	2b1d      	cmp	r3, #29
 8013350:	d001      	beq.n	8013356 <__sflush_r+0xb2>
 8013352:	2b16      	cmp	r3, #22
 8013354:	d101      	bne.n	801335a <__sflush_r+0xb6>
 8013356:	602f      	str	r7, [r5, #0]
 8013358:	e7b1      	b.n	80132be <__sflush_r+0x1a>
 801335a:	89a3      	ldrh	r3, [r4, #12]
 801335c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013360:	81a3      	strh	r3, [r4, #12]
 8013362:	e7ad      	b.n	80132c0 <__sflush_r+0x1c>
 8013364:	690f      	ldr	r7, [r1, #16]
 8013366:	2f00      	cmp	r7, #0
 8013368:	d0a9      	beq.n	80132be <__sflush_r+0x1a>
 801336a:	0793      	lsls	r3, r2, #30
 801336c:	680e      	ldr	r6, [r1, #0]
 801336e:	bf08      	it	eq
 8013370:	694b      	ldreq	r3, [r1, #20]
 8013372:	600f      	str	r7, [r1, #0]
 8013374:	bf18      	it	ne
 8013376:	2300      	movne	r3, #0
 8013378:	eba6 0807 	sub.w	r8, r6, r7
 801337c:	608b      	str	r3, [r1, #8]
 801337e:	f1b8 0f00 	cmp.w	r8, #0
 8013382:	dd9c      	ble.n	80132be <__sflush_r+0x1a>
 8013384:	6a21      	ldr	r1, [r4, #32]
 8013386:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013388:	4643      	mov	r3, r8
 801338a:	463a      	mov	r2, r7
 801338c:	4628      	mov	r0, r5
 801338e:	47b0      	blx	r6
 8013390:	2800      	cmp	r0, #0
 8013392:	dc06      	bgt.n	80133a2 <__sflush_r+0xfe>
 8013394:	89a3      	ldrh	r3, [r4, #12]
 8013396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801339a:	81a3      	strh	r3, [r4, #12]
 801339c:	f04f 30ff 	mov.w	r0, #4294967295
 80133a0:	e78e      	b.n	80132c0 <__sflush_r+0x1c>
 80133a2:	4407      	add	r7, r0
 80133a4:	eba8 0800 	sub.w	r8, r8, r0
 80133a8:	e7e9      	b.n	801337e <__sflush_r+0xda>
 80133aa:	bf00      	nop
 80133ac:	20400001 	.word	0x20400001

080133b0 <_fflush_r>:
 80133b0:	b538      	push	{r3, r4, r5, lr}
 80133b2:	690b      	ldr	r3, [r1, #16]
 80133b4:	4605      	mov	r5, r0
 80133b6:	460c      	mov	r4, r1
 80133b8:	b913      	cbnz	r3, 80133c0 <_fflush_r+0x10>
 80133ba:	2500      	movs	r5, #0
 80133bc:	4628      	mov	r0, r5
 80133be:	bd38      	pop	{r3, r4, r5, pc}
 80133c0:	b118      	cbz	r0, 80133ca <_fflush_r+0x1a>
 80133c2:	6983      	ldr	r3, [r0, #24]
 80133c4:	b90b      	cbnz	r3, 80133ca <_fflush_r+0x1a>
 80133c6:	f000 f887 	bl	80134d8 <__sinit>
 80133ca:	4b14      	ldr	r3, [pc, #80]	; (801341c <_fflush_r+0x6c>)
 80133cc:	429c      	cmp	r4, r3
 80133ce:	d11b      	bne.n	8013408 <_fflush_r+0x58>
 80133d0:	686c      	ldr	r4, [r5, #4]
 80133d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d0ef      	beq.n	80133ba <_fflush_r+0xa>
 80133da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80133dc:	07d0      	lsls	r0, r2, #31
 80133de:	d404      	bmi.n	80133ea <_fflush_r+0x3a>
 80133e0:	0599      	lsls	r1, r3, #22
 80133e2:	d402      	bmi.n	80133ea <_fflush_r+0x3a>
 80133e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80133e6:	f000 f91a 	bl	801361e <__retarget_lock_acquire_recursive>
 80133ea:	4628      	mov	r0, r5
 80133ec:	4621      	mov	r1, r4
 80133ee:	f7ff ff59 	bl	80132a4 <__sflush_r>
 80133f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80133f4:	07da      	lsls	r2, r3, #31
 80133f6:	4605      	mov	r5, r0
 80133f8:	d4e0      	bmi.n	80133bc <_fflush_r+0xc>
 80133fa:	89a3      	ldrh	r3, [r4, #12]
 80133fc:	059b      	lsls	r3, r3, #22
 80133fe:	d4dd      	bmi.n	80133bc <_fflush_r+0xc>
 8013400:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013402:	f000 f90d 	bl	8013620 <__retarget_lock_release_recursive>
 8013406:	e7d9      	b.n	80133bc <_fflush_r+0xc>
 8013408:	4b05      	ldr	r3, [pc, #20]	; (8013420 <_fflush_r+0x70>)
 801340a:	429c      	cmp	r4, r3
 801340c:	d101      	bne.n	8013412 <_fflush_r+0x62>
 801340e:	68ac      	ldr	r4, [r5, #8]
 8013410:	e7df      	b.n	80133d2 <_fflush_r+0x22>
 8013412:	4b04      	ldr	r3, [pc, #16]	; (8013424 <_fflush_r+0x74>)
 8013414:	429c      	cmp	r4, r3
 8013416:	bf08      	it	eq
 8013418:	68ec      	ldreq	r4, [r5, #12]
 801341a:	e7da      	b.n	80133d2 <_fflush_r+0x22>
 801341c:	08015030 	.word	0x08015030
 8013420:	08015050 	.word	0x08015050
 8013424:	08015010 	.word	0x08015010

08013428 <std>:
 8013428:	2300      	movs	r3, #0
 801342a:	b510      	push	{r4, lr}
 801342c:	4604      	mov	r4, r0
 801342e:	e9c0 3300 	strd	r3, r3, [r0]
 8013432:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013436:	6083      	str	r3, [r0, #8]
 8013438:	8181      	strh	r1, [r0, #12]
 801343a:	6643      	str	r3, [r0, #100]	; 0x64
 801343c:	81c2      	strh	r2, [r0, #14]
 801343e:	6183      	str	r3, [r0, #24]
 8013440:	4619      	mov	r1, r3
 8013442:	2208      	movs	r2, #8
 8013444:	305c      	adds	r0, #92	; 0x5c
 8013446:	f7fe fb87 	bl	8011b58 <memset>
 801344a:	4b05      	ldr	r3, [pc, #20]	; (8013460 <std+0x38>)
 801344c:	6263      	str	r3, [r4, #36]	; 0x24
 801344e:	4b05      	ldr	r3, [pc, #20]	; (8013464 <std+0x3c>)
 8013450:	62a3      	str	r3, [r4, #40]	; 0x28
 8013452:	4b05      	ldr	r3, [pc, #20]	; (8013468 <std+0x40>)
 8013454:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013456:	4b05      	ldr	r3, [pc, #20]	; (801346c <std+0x44>)
 8013458:	6224      	str	r4, [r4, #32]
 801345a:	6323      	str	r3, [r4, #48]	; 0x30
 801345c:	bd10      	pop	{r4, pc}
 801345e:	bf00      	nop
 8013460:	0801425d 	.word	0x0801425d
 8013464:	0801427f 	.word	0x0801427f
 8013468:	080142b7 	.word	0x080142b7
 801346c:	080142db 	.word	0x080142db

08013470 <_cleanup_r>:
 8013470:	4901      	ldr	r1, [pc, #4]	; (8013478 <_cleanup_r+0x8>)
 8013472:	f000 b8af 	b.w	80135d4 <_fwalk_reent>
 8013476:	bf00      	nop
 8013478:	080133b1 	.word	0x080133b1

0801347c <__sfmoreglue>:
 801347c:	b570      	push	{r4, r5, r6, lr}
 801347e:	1e4a      	subs	r2, r1, #1
 8013480:	2568      	movs	r5, #104	; 0x68
 8013482:	4355      	muls	r5, r2
 8013484:	460e      	mov	r6, r1
 8013486:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801348a:	f000 fd23 	bl	8013ed4 <_malloc_r>
 801348e:	4604      	mov	r4, r0
 8013490:	b140      	cbz	r0, 80134a4 <__sfmoreglue+0x28>
 8013492:	2100      	movs	r1, #0
 8013494:	e9c0 1600 	strd	r1, r6, [r0]
 8013498:	300c      	adds	r0, #12
 801349a:	60a0      	str	r0, [r4, #8]
 801349c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80134a0:	f7fe fb5a 	bl	8011b58 <memset>
 80134a4:	4620      	mov	r0, r4
 80134a6:	bd70      	pop	{r4, r5, r6, pc}

080134a8 <__sfp_lock_acquire>:
 80134a8:	4801      	ldr	r0, [pc, #4]	; (80134b0 <__sfp_lock_acquire+0x8>)
 80134aa:	f000 b8b8 	b.w	801361e <__retarget_lock_acquire_recursive>
 80134ae:	bf00      	nop
 80134b0:	24000da8 	.word	0x24000da8

080134b4 <__sfp_lock_release>:
 80134b4:	4801      	ldr	r0, [pc, #4]	; (80134bc <__sfp_lock_release+0x8>)
 80134b6:	f000 b8b3 	b.w	8013620 <__retarget_lock_release_recursive>
 80134ba:	bf00      	nop
 80134bc:	24000da8 	.word	0x24000da8

080134c0 <__sinit_lock_acquire>:
 80134c0:	4801      	ldr	r0, [pc, #4]	; (80134c8 <__sinit_lock_acquire+0x8>)
 80134c2:	f000 b8ac 	b.w	801361e <__retarget_lock_acquire_recursive>
 80134c6:	bf00      	nop
 80134c8:	24000da3 	.word	0x24000da3

080134cc <__sinit_lock_release>:
 80134cc:	4801      	ldr	r0, [pc, #4]	; (80134d4 <__sinit_lock_release+0x8>)
 80134ce:	f000 b8a7 	b.w	8013620 <__retarget_lock_release_recursive>
 80134d2:	bf00      	nop
 80134d4:	24000da3 	.word	0x24000da3

080134d8 <__sinit>:
 80134d8:	b510      	push	{r4, lr}
 80134da:	4604      	mov	r4, r0
 80134dc:	f7ff fff0 	bl	80134c0 <__sinit_lock_acquire>
 80134e0:	69a3      	ldr	r3, [r4, #24]
 80134e2:	b11b      	cbz	r3, 80134ec <__sinit+0x14>
 80134e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80134e8:	f7ff bff0 	b.w	80134cc <__sinit_lock_release>
 80134ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80134f0:	6523      	str	r3, [r4, #80]	; 0x50
 80134f2:	4b13      	ldr	r3, [pc, #76]	; (8013540 <__sinit+0x68>)
 80134f4:	4a13      	ldr	r2, [pc, #76]	; (8013544 <__sinit+0x6c>)
 80134f6:	681b      	ldr	r3, [r3, #0]
 80134f8:	62a2      	str	r2, [r4, #40]	; 0x28
 80134fa:	42a3      	cmp	r3, r4
 80134fc:	bf04      	itt	eq
 80134fe:	2301      	moveq	r3, #1
 8013500:	61a3      	streq	r3, [r4, #24]
 8013502:	4620      	mov	r0, r4
 8013504:	f000 f820 	bl	8013548 <__sfp>
 8013508:	6060      	str	r0, [r4, #4]
 801350a:	4620      	mov	r0, r4
 801350c:	f000 f81c 	bl	8013548 <__sfp>
 8013510:	60a0      	str	r0, [r4, #8]
 8013512:	4620      	mov	r0, r4
 8013514:	f000 f818 	bl	8013548 <__sfp>
 8013518:	2200      	movs	r2, #0
 801351a:	60e0      	str	r0, [r4, #12]
 801351c:	2104      	movs	r1, #4
 801351e:	6860      	ldr	r0, [r4, #4]
 8013520:	f7ff ff82 	bl	8013428 <std>
 8013524:	68a0      	ldr	r0, [r4, #8]
 8013526:	2201      	movs	r2, #1
 8013528:	2109      	movs	r1, #9
 801352a:	f7ff ff7d 	bl	8013428 <std>
 801352e:	68e0      	ldr	r0, [r4, #12]
 8013530:	2202      	movs	r2, #2
 8013532:	2112      	movs	r1, #18
 8013534:	f7ff ff78 	bl	8013428 <std>
 8013538:	2301      	movs	r3, #1
 801353a:	61a3      	str	r3, [r4, #24]
 801353c:	e7d2      	b.n	80134e4 <__sinit+0xc>
 801353e:	bf00      	nop
 8013540:	08014f44 	.word	0x08014f44
 8013544:	08013471 	.word	0x08013471

08013548 <__sfp>:
 8013548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801354a:	4607      	mov	r7, r0
 801354c:	f7ff ffac 	bl	80134a8 <__sfp_lock_acquire>
 8013550:	4b1e      	ldr	r3, [pc, #120]	; (80135cc <__sfp+0x84>)
 8013552:	681e      	ldr	r6, [r3, #0]
 8013554:	69b3      	ldr	r3, [r6, #24]
 8013556:	b913      	cbnz	r3, 801355e <__sfp+0x16>
 8013558:	4630      	mov	r0, r6
 801355a:	f7ff ffbd 	bl	80134d8 <__sinit>
 801355e:	3648      	adds	r6, #72	; 0x48
 8013560:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013564:	3b01      	subs	r3, #1
 8013566:	d503      	bpl.n	8013570 <__sfp+0x28>
 8013568:	6833      	ldr	r3, [r6, #0]
 801356a:	b30b      	cbz	r3, 80135b0 <__sfp+0x68>
 801356c:	6836      	ldr	r6, [r6, #0]
 801356e:	e7f7      	b.n	8013560 <__sfp+0x18>
 8013570:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013574:	b9d5      	cbnz	r5, 80135ac <__sfp+0x64>
 8013576:	4b16      	ldr	r3, [pc, #88]	; (80135d0 <__sfp+0x88>)
 8013578:	60e3      	str	r3, [r4, #12]
 801357a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801357e:	6665      	str	r5, [r4, #100]	; 0x64
 8013580:	f000 f84c 	bl	801361c <__retarget_lock_init_recursive>
 8013584:	f7ff ff96 	bl	80134b4 <__sfp_lock_release>
 8013588:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801358c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013590:	6025      	str	r5, [r4, #0]
 8013592:	61a5      	str	r5, [r4, #24]
 8013594:	2208      	movs	r2, #8
 8013596:	4629      	mov	r1, r5
 8013598:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801359c:	f7fe fadc 	bl	8011b58 <memset>
 80135a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80135a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80135a8:	4620      	mov	r0, r4
 80135aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80135ac:	3468      	adds	r4, #104	; 0x68
 80135ae:	e7d9      	b.n	8013564 <__sfp+0x1c>
 80135b0:	2104      	movs	r1, #4
 80135b2:	4638      	mov	r0, r7
 80135b4:	f7ff ff62 	bl	801347c <__sfmoreglue>
 80135b8:	4604      	mov	r4, r0
 80135ba:	6030      	str	r0, [r6, #0]
 80135bc:	2800      	cmp	r0, #0
 80135be:	d1d5      	bne.n	801356c <__sfp+0x24>
 80135c0:	f7ff ff78 	bl	80134b4 <__sfp_lock_release>
 80135c4:	230c      	movs	r3, #12
 80135c6:	603b      	str	r3, [r7, #0]
 80135c8:	e7ee      	b.n	80135a8 <__sfp+0x60>
 80135ca:	bf00      	nop
 80135cc:	08014f44 	.word	0x08014f44
 80135d0:	ffff0001 	.word	0xffff0001

080135d4 <_fwalk_reent>:
 80135d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135d8:	4606      	mov	r6, r0
 80135da:	4688      	mov	r8, r1
 80135dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80135e0:	2700      	movs	r7, #0
 80135e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80135e6:	f1b9 0901 	subs.w	r9, r9, #1
 80135ea:	d505      	bpl.n	80135f8 <_fwalk_reent+0x24>
 80135ec:	6824      	ldr	r4, [r4, #0]
 80135ee:	2c00      	cmp	r4, #0
 80135f0:	d1f7      	bne.n	80135e2 <_fwalk_reent+0xe>
 80135f2:	4638      	mov	r0, r7
 80135f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135f8:	89ab      	ldrh	r3, [r5, #12]
 80135fa:	2b01      	cmp	r3, #1
 80135fc:	d907      	bls.n	801360e <_fwalk_reent+0x3a>
 80135fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013602:	3301      	adds	r3, #1
 8013604:	d003      	beq.n	801360e <_fwalk_reent+0x3a>
 8013606:	4629      	mov	r1, r5
 8013608:	4630      	mov	r0, r6
 801360a:	47c0      	blx	r8
 801360c:	4307      	orrs	r7, r0
 801360e:	3568      	adds	r5, #104	; 0x68
 8013610:	e7e9      	b.n	80135e6 <_fwalk_reent+0x12>
	...

08013614 <_localeconv_r>:
 8013614:	4800      	ldr	r0, [pc, #0]	; (8013618 <_localeconv_r+0x4>)
 8013616:	4770      	bx	lr
 8013618:	24000178 	.word	0x24000178

0801361c <__retarget_lock_init_recursive>:
 801361c:	4770      	bx	lr

0801361e <__retarget_lock_acquire_recursive>:
 801361e:	4770      	bx	lr

08013620 <__retarget_lock_release_recursive>:
 8013620:	4770      	bx	lr

08013622 <__swhatbuf_r>:
 8013622:	b570      	push	{r4, r5, r6, lr}
 8013624:	460e      	mov	r6, r1
 8013626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801362a:	2900      	cmp	r1, #0
 801362c:	b096      	sub	sp, #88	; 0x58
 801362e:	4614      	mov	r4, r2
 8013630:	461d      	mov	r5, r3
 8013632:	da07      	bge.n	8013644 <__swhatbuf_r+0x22>
 8013634:	2300      	movs	r3, #0
 8013636:	602b      	str	r3, [r5, #0]
 8013638:	89b3      	ldrh	r3, [r6, #12]
 801363a:	061a      	lsls	r2, r3, #24
 801363c:	d410      	bmi.n	8013660 <__swhatbuf_r+0x3e>
 801363e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013642:	e00e      	b.n	8013662 <__swhatbuf_r+0x40>
 8013644:	466a      	mov	r2, sp
 8013646:	f000 fe9f 	bl	8014388 <_fstat_r>
 801364a:	2800      	cmp	r0, #0
 801364c:	dbf2      	blt.n	8013634 <__swhatbuf_r+0x12>
 801364e:	9a01      	ldr	r2, [sp, #4]
 8013650:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013654:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013658:	425a      	negs	r2, r3
 801365a:	415a      	adcs	r2, r3
 801365c:	602a      	str	r2, [r5, #0]
 801365e:	e7ee      	b.n	801363e <__swhatbuf_r+0x1c>
 8013660:	2340      	movs	r3, #64	; 0x40
 8013662:	2000      	movs	r0, #0
 8013664:	6023      	str	r3, [r4, #0]
 8013666:	b016      	add	sp, #88	; 0x58
 8013668:	bd70      	pop	{r4, r5, r6, pc}
	...

0801366c <__smakebuf_r>:
 801366c:	898b      	ldrh	r3, [r1, #12]
 801366e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013670:	079d      	lsls	r5, r3, #30
 8013672:	4606      	mov	r6, r0
 8013674:	460c      	mov	r4, r1
 8013676:	d507      	bpl.n	8013688 <__smakebuf_r+0x1c>
 8013678:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801367c:	6023      	str	r3, [r4, #0]
 801367e:	6123      	str	r3, [r4, #16]
 8013680:	2301      	movs	r3, #1
 8013682:	6163      	str	r3, [r4, #20]
 8013684:	b002      	add	sp, #8
 8013686:	bd70      	pop	{r4, r5, r6, pc}
 8013688:	ab01      	add	r3, sp, #4
 801368a:	466a      	mov	r2, sp
 801368c:	f7ff ffc9 	bl	8013622 <__swhatbuf_r>
 8013690:	9900      	ldr	r1, [sp, #0]
 8013692:	4605      	mov	r5, r0
 8013694:	4630      	mov	r0, r6
 8013696:	f000 fc1d 	bl	8013ed4 <_malloc_r>
 801369a:	b948      	cbnz	r0, 80136b0 <__smakebuf_r+0x44>
 801369c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80136a0:	059a      	lsls	r2, r3, #22
 80136a2:	d4ef      	bmi.n	8013684 <__smakebuf_r+0x18>
 80136a4:	f023 0303 	bic.w	r3, r3, #3
 80136a8:	f043 0302 	orr.w	r3, r3, #2
 80136ac:	81a3      	strh	r3, [r4, #12]
 80136ae:	e7e3      	b.n	8013678 <__smakebuf_r+0xc>
 80136b0:	4b0d      	ldr	r3, [pc, #52]	; (80136e8 <__smakebuf_r+0x7c>)
 80136b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80136b4:	89a3      	ldrh	r3, [r4, #12]
 80136b6:	6020      	str	r0, [r4, #0]
 80136b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80136bc:	81a3      	strh	r3, [r4, #12]
 80136be:	9b00      	ldr	r3, [sp, #0]
 80136c0:	6163      	str	r3, [r4, #20]
 80136c2:	9b01      	ldr	r3, [sp, #4]
 80136c4:	6120      	str	r0, [r4, #16]
 80136c6:	b15b      	cbz	r3, 80136e0 <__smakebuf_r+0x74>
 80136c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80136cc:	4630      	mov	r0, r6
 80136ce:	f000 fe6d 	bl	80143ac <_isatty_r>
 80136d2:	b128      	cbz	r0, 80136e0 <__smakebuf_r+0x74>
 80136d4:	89a3      	ldrh	r3, [r4, #12]
 80136d6:	f023 0303 	bic.w	r3, r3, #3
 80136da:	f043 0301 	orr.w	r3, r3, #1
 80136de:	81a3      	strh	r3, [r4, #12]
 80136e0:	89a0      	ldrh	r0, [r4, #12]
 80136e2:	4305      	orrs	r5, r0
 80136e4:	81a5      	strh	r5, [r4, #12]
 80136e6:	e7cd      	b.n	8013684 <__smakebuf_r+0x18>
 80136e8:	08013471 	.word	0x08013471

080136ec <malloc>:
 80136ec:	4b02      	ldr	r3, [pc, #8]	; (80136f8 <malloc+0xc>)
 80136ee:	4601      	mov	r1, r0
 80136f0:	6818      	ldr	r0, [r3, #0]
 80136f2:	f000 bbef 	b.w	8013ed4 <_malloc_r>
 80136f6:	bf00      	nop
 80136f8:	24000024 	.word	0x24000024

080136fc <memcpy>:
 80136fc:	440a      	add	r2, r1
 80136fe:	4291      	cmp	r1, r2
 8013700:	f100 33ff 	add.w	r3, r0, #4294967295
 8013704:	d100      	bne.n	8013708 <memcpy+0xc>
 8013706:	4770      	bx	lr
 8013708:	b510      	push	{r4, lr}
 801370a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801370e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013712:	4291      	cmp	r1, r2
 8013714:	d1f9      	bne.n	801370a <memcpy+0xe>
 8013716:	bd10      	pop	{r4, pc}

08013718 <_Balloc>:
 8013718:	b570      	push	{r4, r5, r6, lr}
 801371a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801371c:	4604      	mov	r4, r0
 801371e:	460d      	mov	r5, r1
 8013720:	b976      	cbnz	r6, 8013740 <_Balloc+0x28>
 8013722:	2010      	movs	r0, #16
 8013724:	f7ff ffe2 	bl	80136ec <malloc>
 8013728:	4602      	mov	r2, r0
 801372a:	6260      	str	r0, [r4, #36]	; 0x24
 801372c:	b920      	cbnz	r0, 8013738 <_Balloc+0x20>
 801372e:	4b18      	ldr	r3, [pc, #96]	; (8013790 <_Balloc+0x78>)
 8013730:	4818      	ldr	r0, [pc, #96]	; (8013794 <_Balloc+0x7c>)
 8013732:	2166      	movs	r1, #102	; 0x66
 8013734:	f000 fde8 	bl	8014308 <__assert_func>
 8013738:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801373c:	6006      	str	r6, [r0, #0]
 801373e:	60c6      	str	r6, [r0, #12]
 8013740:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013742:	68f3      	ldr	r3, [r6, #12]
 8013744:	b183      	cbz	r3, 8013768 <_Balloc+0x50>
 8013746:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013748:	68db      	ldr	r3, [r3, #12]
 801374a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801374e:	b9b8      	cbnz	r0, 8013780 <_Balloc+0x68>
 8013750:	2101      	movs	r1, #1
 8013752:	fa01 f605 	lsl.w	r6, r1, r5
 8013756:	1d72      	adds	r2, r6, #5
 8013758:	0092      	lsls	r2, r2, #2
 801375a:	4620      	mov	r0, r4
 801375c:	f000 fb5a 	bl	8013e14 <_calloc_r>
 8013760:	b160      	cbz	r0, 801377c <_Balloc+0x64>
 8013762:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013766:	e00e      	b.n	8013786 <_Balloc+0x6e>
 8013768:	2221      	movs	r2, #33	; 0x21
 801376a:	2104      	movs	r1, #4
 801376c:	4620      	mov	r0, r4
 801376e:	f000 fb51 	bl	8013e14 <_calloc_r>
 8013772:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013774:	60f0      	str	r0, [r6, #12]
 8013776:	68db      	ldr	r3, [r3, #12]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d1e4      	bne.n	8013746 <_Balloc+0x2e>
 801377c:	2000      	movs	r0, #0
 801377e:	bd70      	pop	{r4, r5, r6, pc}
 8013780:	6802      	ldr	r2, [r0, #0]
 8013782:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013786:	2300      	movs	r3, #0
 8013788:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801378c:	e7f7      	b.n	801377e <_Balloc+0x66>
 801378e:	bf00      	nop
 8013790:	08014f89 	.word	0x08014f89
 8013794:	08015070 	.word	0x08015070

08013798 <_Bfree>:
 8013798:	b570      	push	{r4, r5, r6, lr}
 801379a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801379c:	4605      	mov	r5, r0
 801379e:	460c      	mov	r4, r1
 80137a0:	b976      	cbnz	r6, 80137c0 <_Bfree+0x28>
 80137a2:	2010      	movs	r0, #16
 80137a4:	f7ff ffa2 	bl	80136ec <malloc>
 80137a8:	4602      	mov	r2, r0
 80137aa:	6268      	str	r0, [r5, #36]	; 0x24
 80137ac:	b920      	cbnz	r0, 80137b8 <_Bfree+0x20>
 80137ae:	4b09      	ldr	r3, [pc, #36]	; (80137d4 <_Bfree+0x3c>)
 80137b0:	4809      	ldr	r0, [pc, #36]	; (80137d8 <_Bfree+0x40>)
 80137b2:	218a      	movs	r1, #138	; 0x8a
 80137b4:	f000 fda8 	bl	8014308 <__assert_func>
 80137b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80137bc:	6006      	str	r6, [r0, #0]
 80137be:	60c6      	str	r6, [r0, #12]
 80137c0:	b13c      	cbz	r4, 80137d2 <_Bfree+0x3a>
 80137c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80137c4:	6862      	ldr	r2, [r4, #4]
 80137c6:	68db      	ldr	r3, [r3, #12]
 80137c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80137cc:	6021      	str	r1, [r4, #0]
 80137ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80137d2:	bd70      	pop	{r4, r5, r6, pc}
 80137d4:	08014f89 	.word	0x08014f89
 80137d8:	08015070 	.word	0x08015070

080137dc <__multadd>:
 80137dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137e0:	690e      	ldr	r6, [r1, #16]
 80137e2:	4607      	mov	r7, r0
 80137e4:	4698      	mov	r8, r3
 80137e6:	460c      	mov	r4, r1
 80137e8:	f101 0014 	add.w	r0, r1, #20
 80137ec:	2300      	movs	r3, #0
 80137ee:	6805      	ldr	r5, [r0, #0]
 80137f0:	b2a9      	uxth	r1, r5
 80137f2:	fb02 8101 	mla	r1, r2, r1, r8
 80137f6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80137fa:	0c2d      	lsrs	r5, r5, #16
 80137fc:	fb02 c505 	mla	r5, r2, r5, ip
 8013800:	b289      	uxth	r1, r1
 8013802:	3301      	adds	r3, #1
 8013804:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8013808:	429e      	cmp	r6, r3
 801380a:	f840 1b04 	str.w	r1, [r0], #4
 801380e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8013812:	dcec      	bgt.n	80137ee <__multadd+0x12>
 8013814:	f1b8 0f00 	cmp.w	r8, #0
 8013818:	d022      	beq.n	8013860 <__multadd+0x84>
 801381a:	68a3      	ldr	r3, [r4, #8]
 801381c:	42b3      	cmp	r3, r6
 801381e:	dc19      	bgt.n	8013854 <__multadd+0x78>
 8013820:	6861      	ldr	r1, [r4, #4]
 8013822:	4638      	mov	r0, r7
 8013824:	3101      	adds	r1, #1
 8013826:	f7ff ff77 	bl	8013718 <_Balloc>
 801382a:	4605      	mov	r5, r0
 801382c:	b928      	cbnz	r0, 801383a <__multadd+0x5e>
 801382e:	4602      	mov	r2, r0
 8013830:	4b0d      	ldr	r3, [pc, #52]	; (8013868 <__multadd+0x8c>)
 8013832:	480e      	ldr	r0, [pc, #56]	; (801386c <__multadd+0x90>)
 8013834:	21b5      	movs	r1, #181	; 0xb5
 8013836:	f000 fd67 	bl	8014308 <__assert_func>
 801383a:	6922      	ldr	r2, [r4, #16]
 801383c:	3202      	adds	r2, #2
 801383e:	f104 010c 	add.w	r1, r4, #12
 8013842:	0092      	lsls	r2, r2, #2
 8013844:	300c      	adds	r0, #12
 8013846:	f7ff ff59 	bl	80136fc <memcpy>
 801384a:	4621      	mov	r1, r4
 801384c:	4638      	mov	r0, r7
 801384e:	f7ff ffa3 	bl	8013798 <_Bfree>
 8013852:	462c      	mov	r4, r5
 8013854:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8013858:	3601      	adds	r6, #1
 801385a:	f8c3 8014 	str.w	r8, [r3, #20]
 801385e:	6126      	str	r6, [r4, #16]
 8013860:	4620      	mov	r0, r4
 8013862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013866:	bf00      	nop
 8013868:	08014fff 	.word	0x08014fff
 801386c:	08015070 	.word	0x08015070

08013870 <__hi0bits>:
 8013870:	0c03      	lsrs	r3, r0, #16
 8013872:	041b      	lsls	r3, r3, #16
 8013874:	b9d3      	cbnz	r3, 80138ac <__hi0bits+0x3c>
 8013876:	0400      	lsls	r0, r0, #16
 8013878:	2310      	movs	r3, #16
 801387a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801387e:	bf04      	itt	eq
 8013880:	0200      	lsleq	r0, r0, #8
 8013882:	3308      	addeq	r3, #8
 8013884:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013888:	bf04      	itt	eq
 801388a:	0100      	lsleq	r0, r0, #4
 801388c:	3304      	addeq	r3, #4
 801388e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013892:	bf04      	itt	eq
 8013894:	0080      	lsleq	r0, r0, #2
 8013896:	3302      	addeq	r3, #2
 8013898:	2800      	cmp	r0, #0
 801389a:	db05      	blt.n	80138a8 <__hi0bits+0x38>
 801389c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80138a0:	f103 0301 	add.w	r3, r3, #1
 80138a4:	bf08      	it	eq
 80138a6:	2320      	moveq	r3, #32
 80138a8:	4618      	mov	r0, r3
 80138aa:	4770      	bx	lr
 80138ac:	2300      	movs	r3, #0
 80138ae:	e7e4      	b.n	801387a <__hi0bits+0xa>

080138b0 <__lo0bits>:
 80138b0:	6803      	ldr	r3, [r0, #0]
 80138b2:	f013 0207 	ands.w	r2, r3, #7
 80138b6:	4601      	mov	r1, r0
 80138b8:	d00b      	beq.n	80138d2 <__lo0bits+0x22>
 80138ba:	07da      	lsls	r2, r3, #31
 80138bc:	d424      	bmi.n	8013908 <__lo0bits+0x58>
 80138be:	0798      	lsls	r0, r3, #30
 80138c0:	bf49      	itett	mi
 80138c2:	085b      	lsrmi	r3, r3, #1
 80138c4:	089b      	lsrpl	r3, r3, #2
 80138c6:	2001      	movmi	r0, #1
 80138c8:	600b      	strmi	r3, [r1, #0]
 80138ca:	bf5c      	itt	pl
 80138cc:	600b      	strpl	r3, [r1, #0]
 80138ce:	2002      	movpl	r0, #2
 80138d0:	4770      	bx	lr
 80138d2:	b298      	uxth	r0, r3
 80138d4:	b9b0      	cbnz	r0, 8013904 <__lo0bits+0x54>
 80138d6:	0c1b      	lsrs	r3, r3, #16
 80138d8:	2010      	movs	r0, #16
 80138da:	f013 0fff 	tst.w	r3, #255	; 0xff
 80138de:	bf04      	itt	eq
 80138e0:	0a1b      	lsreq	r3, r3, #8
 80138e2:	3008      	addeq	r0, #8
 80138e4:	071a      	lsls	r2, r3, #28
 80138e6:	bf04      	itt	eq
 80138e8:	091b      	lsreq	r3, r3, #4
 80138ea:	3004      	addeq	r0, #4
 80138ec:	079a      	lsls	r2, r3, #30
 80138ee:	bf04      	itt	eq
 80138f0:	089b      	lsreq	r3, r3, #2
 80138f2:	3002      	addeq	r0, #2
 80138f4:	07da      	lsls	r2, r3, #31
 80138f6:	d403      	bmi.n	8013900 <__lo0bits+0x50>
 80138f8:	085b      	lsrs	r3, r3, #1
 80138fa:	f100 0001 	add.w	r0, r0, #1
 80138fe:	d005      	beq.n	801390c <__lo0bits+0x5c>
 8013900:	600b      	str	r3, [r1, #0]
 8013902:	4770      	bx	lr
 8013904:	4610      	mov	r0, r2
 8013906:	e7e8      	b.n	80138da <__lo0bits+0x2a>
 8013908:	2000      	movs	r0, #0
 801390a:	4770      	bx	lr
 801390c:	2020      	movs	r0, #32
 801390e:	4770      	bx	lr

08013910 <__i2b>:
 8013910:	b510      	push	{r4, lr}
 8013912:	460c      	mov	r4, r1
 8013914:	2101      	movs	r1, #1
 8013916:	f7ff feff 	bl	8013718 <_Balloc>
 801391a:	4602      	mov	r2, r0
 801391c:	b928      	cbnz	r0, 801392a <__i2b+0x1a>
 801391e:	4b05      	ldr	r3, [pc, #20]	; (8013934 <__i2b+0x24>)
 8013920:	4805      	ldr	r0, [pc, #20]	; (8013938 <__i2b+0x28>)
 8013922:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8013926:	f000 fcef 	bl	8014308 <__assert_func>
 801392a:	2301      	movs	r3, #1
 801392c:	6144      	str	r4, [r0, #20]
 801392e:	6103      	str	r3, [r0, #16]
 8013930:	bd10      	pop	{r4, pc}
 8013932:	bf00      	nop
 8013934:	08014fff 	.word	0x08014fff
 8013938:	08015070 	.word	0x08015070

0801393c <__multiply>:
 801393c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013940:	4614      	mov	r4, r2
 8013942:	690a      	ldr	r2, [r1, #16]
 8013944:	6923      	ldr	r3, [r4, #16]
 8013946:	429a      	cmp	r2, r3
 8013948:	bfb8      	it	lt
 801394a:	460b      	movlt	r3, r1
 801394c:	460d      	mov	r5, r1
 801394e:	bfbc      	itt	lt
 8013950:	4625      	movlt	r5, r4
 8013952:	461c      	movlt	r4, r3
 8013954:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8013958:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801395c:	68ab      	ldr	r3, [r5, #8]
 801395e:	6869      	ldr	r1, [r5, #4]
 8013960:	eb0a 0709 	add.w	r7, sl, r9
 8013964:	42bb      	cmp	r3, r7
 8013966:	b085      	sub	sp, #20
 8013968:	bfb8      	it	lt
 801396a:	3101      	addlt	r1, #1
 801396c:	f7ff fed4 	bl	8013718 <_Balloc>
 8013970:	b930      	cbnz	r0, 8013980 <__multiply+0x44>
 8013972:	4602      	mov	r2, r0
 8013974:	4b42      	ldr	r3, [pc, #264]	; (8013a80 <__multiply+0x144>)
 8013976:	4843      	ldr	r0, [pc, #268]	; (8013a84 <__multiply+0x148>)
 8013978:	f240 115d 	movw	r1, #349	; 0x15d
 801397c:	f000 fcc4 	bl	8014308 <__assert_func>
 8013980:	f100 0614 	add.w	r6, r0, #20
 8013984:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8013988:	4633      	mov	r3, r6
 801398a:	2200      	movs	r2, #0
 801398c:	4543      	cmp	r3, r8
 801398e:	d31e      	bcc.n	80139ce <__multiply+0x92>
 8013990:	f105 0c14 	add.w	ip, r5, #20
 8013994:	f104 0314 	add.w	r3, r4, #20
 8013998:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801399c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80139a0:	9202      	str	r2, [sp, #8]
 80139a2:	ebac 0205 	sub.w	r2, ip, r5
 80139a6:	3a15      	subs	r2, #21
 80139a8:	f022 0203 	bic.w	r2, r2, #3
 80139ac:	3204      	adds	r2, #4
 80139ae:	f105 0115 	add.w	r1, r5, #21
 80139b2:	458c      	cmp	ip, r1
 80139b4:	bf38      	it	cc
 80139b6:	2204      	movcc	r2, #4
 80139b8:	9201      	str	r2, [sp, #4]
 80139ba:	9a02      	ldr	r2, [sp, #8]
 80139bc:	9303      	str	r3, [sp, #12]
 80139be:	429a      	cmp	r2, r3
 80139c0:	d808      	bhi.n	80139d4 <__multiply+0x98>
 80139c2:	2f00      	cmp	r7, #0
 80139c4:	dc55      	bgt.n	8013a72 <__multiply+0x136>
 80139c6:	6107      	str	r7, [r0, #16]
 80139c8:	b005      	add	sp, #20
 80139ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ce:	f843 2b04 	str.w	r2, [r3], #4
 80139d2:	e7db      	b.n	801398c <__multiply+0x50>
 80139d4:	f8b3 a000 	ldrh.w	sl, [r3]
 80139d8:	f1ba 0f00 	cmp.w	sl, #0
 80139dc:	d020      	beq.n	8013a20 <__multiply+0xe4>
 80139de:	f105 0e14 	add.w	lr, r5, #20
 80139e2:	46b1      	mov	r9, r6
 80139e4:	2200      	movs	r2, #0
 80139e6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80139ea:	f8d9 b000 	ldr.w	fp, [r9]
 80139ee:	b2a1      	uxth	r1, r4
 80139f0:	fa1f fb8b 	uxth.w	fp, fp
 80139f4:	fb0a b101 	mla	r1, sl, r1, fp
 80139f8:	4411      	add	r1, r2
 80139fa:	f8d9 2000 	ldr.w	r2, [r9]
 80139fe:	0c24      	lsrs	r4, r4, #16
 8013a00:	0c12      	lsrs	r2, r2, #16
 8013a02:	fb0a 2404 	mla	r4, sl, r4, r2
 8013a06:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8013a0a:	b289      	uxth	r1, r1
 8013a0c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8013a10:	45f4      	cmp	ip, lr
 8013a12:	f849 1b04 	str.w	r1, [r9], #4
 8013a16:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8013a1a:	d8e4      	bhi.n	80139e6 <__multiply+0xaa>
 8013a1c:	9901      	ldr	r1, [sp, #4]
 8013a1e:	5072      	str	r2, [r6, r1]
 8013a20:	9a03      	ldr	r2, [sp, #12]
 8013a22:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013a26:	3304      	adds	r3, #4
 8013a28:	f1b9 0f00 	cmp.w	r9, #0
 8013a2c:	d01f      	beq.n	8013a6e <__multiply+0x132>
 8013a2e:	6834      	ldr	r4, [r6, #0]
 8013a30:	f105 0114 	add.w	r1, r5, #20
 8013a34:	46b6      	mov	lr, r6
 8013a36:	f04f 0a00 	mov.w	sl, #0
 8013a3a:	880a      	ldrh	r2, [r1, #0]
 8013a3c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8013a40:	fb09 b202 	mla	r2, r9, r2, fp
 8013a44:	4492      	add	sl, r2
 8013a46:	b2a4      	uxth	r4, r4
 8013a48:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8013a4c:	f84e 4b04 	str.w	r4, [lr], #4
 8013a50:	f851 4b04 	ldr.w	r4, [r1], #4
 8013a54:	f8be 2000 	ldrh.w	r2, [lr]
 8013a58:	0c24      	lsrs	r4, r4, #16
 8013a5a:	fb09 2404 	mla	r4, r9, r4, r2
 8013a5e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8013a62:	458c      	cmp	ip, r1
 8013a64:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8013a68:	d8e7      	bhi.n	8013a3a <__multiply+0xfe>
 8013a6a:	9a01      	ldr	r2, [sp, #4]
 8013a6c:	50b4      	str	r4, [r6, r2]
 8013a6e:	3604      	adds	r6, #4
 8013a70:	e7a3      	b.n	80139ba <__multiply+0x7e>
 8013a72:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d1a5      	bne.n	80139c6 <__multiply+0x8a>
 8013a7a:	3f01      	subs	r7, #1
 8013a7c:	e7a1      	b.n	80139c2 <__multiply+0x86>
 8013a7e:	bf00      	nop
 8013a80:	08014fff 	.word	0x08014fff
 8013a84:	08015070 	.word	0x08015070

08013a88 <__pow5mult>:
 8013a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a8c:	4615      	mov	r5, r2
 8013a8e:	f012 0203 	ands.w	r2, r2, #3
 8013a92:	4606      	mov	r6, r0
 8013a94:	460f      	mov	r7, r1
 8013a96:	d007      	beq.n	8013aa8 <__pow5mult+0x20>
 8013a98:	4c25      	ldr	r4, [pc, #148]	; (8013b30 <__pow5mult+0xa8>)
 8013a9a:	3a01      	subs	r2, #1
 8013a9c:	2300      	movs	r3, #0
 8013a9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013aa2:	f7ff fe9b 	bl	80137dc <__multadd>
 8013aa6:	4607      	mov	r7, r0
 8013aa8:	10ad      	asrs	r5, r5, #2
 8013aaa:	d03d      	beq.n	8013b28 <__pow5mult+0xa0>
 8013aac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013aae:	b97c      	cbnz	r4, 8013ad0 <__pow5mult+0x48>
 8013ab0:	2010      	movs	r0, #16
 8013ab2:	f7ff fe1b 	bl	80136ec <malloc>
 8013ab6:	4602      	mov	r2, r0
 8013ab8:	6270      	str	r0, [r6, #36]	; 0x24
 8013aba:	b928      	cbnz	r0, 8013ac8 <__pow5mult+0x40>
 8013abc:	4b1d      	ldr	r3, [pc, #116]	; (8013b34 <__pow5mult+0xac>)
 8013abe:	481e      	ldr	r0, [pc, #120]	; (8013b38 <__pow5mult+0xb0>)
 8013ac0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013ac4:	f000 fc20 	bl	8014308 <__assert_func>
 8013ac8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013acc:	6004      	str	r4, [r0, #0]
 8013ace:	60c4      	str	r4, [r0, #12]
 8013ad0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013ad4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013ad8:	b94c      	cbnz	r4, 8013aee <__pow5mult+0x66>
 8013ada:	f240 2171 	movw	r1, #625	; 0x271
 8013ade:	4630      	mov	r0, r6
 8013ae0:	f7ff ff16 	bl	8013910 <__i2b>
 8013ae4:	2300      	movs	r3, #0
 8013ae6:	f8c8 0008 	str.w	r0, [r8, #8]
 8013aea:	4604      	mov	r4, r0
 8013aec:	6003      	str	r3, [r0, #0]
 8013aee:	f04f 0900 	mov.w	r9, #0
 8013af2:	07eb      	lsls	r3, r5, #31
 8013af4:	d50a      	bpl.n	8013b0c <__pow5mult+0x84>
 8013af6:	4639      	mov	r1, r7
 8013af8:	4622      	mov	r2, r4
 8013afa:	4630      	mov	r0, r6
 8013afc:	f7ff ff1e 	bl	801393c <__multiply>
 8013b00:	4639      	mov	r1, r7
 8013b02:	4680      	mov	r8, r0
 8013b04:	4630      	mov	r0, r6
 8013b06:	f7ff fe47 	bl	8013798 <_Bfree>
 8013b0a:	4647      	mov	r7, r8
 8013b0c:	106d      	asrs	r5, r5, #1
 8013b0e:	d00b      	beq.n	8013b28 <__pow5mult+0xa0>
 8013b10:	6820      	ldr	r0, [r4, #0]
 8013b12:	b938      	cbnz	r0, 8013b24 <__pow5mult+0x9c>
 8013b14:	4622      	mov	r2, r4
 8013b16:	4621      	mov	r1, r4
 8013b18:	4630      	mov	r0, r6
 8013b1a:	f7ff ff0f 	bl	801393c <__multiply>
 8013b1e:	6020      	str	r0, [r4, #0]
 8013b20:	f8c0 9000 	str.w	r9, [r0]
 8013b24:	4604      	mov	r4, r0
 8013b26:	e7e4      	b.n	8013af2 <__pow5mult+0x6a>
 8013b28:	4638      	mov	r0, r7
 8013b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b2e:	bf00      	nop
 8013b30:	080151c0 	.word	0x080151c0
 8013b34:	08014f89 	.word	0x08014f89
 8013b38:	08015070 	.word	0x08015070

08013b3c <__lshift>:
 8013b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b40:	460c      	mov	r4, r1
 8013b42:	6849      	ldr	r1, [r1, #4]
 8013b44:	6923      	ldr	r3, [r4, #16]
 8013b46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013b4a:	68a3      	ldr	r3, [r4, #8]
 8013b4c:	4607      	mov	r7, r0
 8013b4e:	4691      	mov	r9, r2
 8013b50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013b54:	f108 0601 	add.w	r6, r8, #1
 8013b58:	42b3      	cmp	r3, r6
 8013b5a:	db0b      	blt.n	8013b74 <__lshift+0x38>
 8013b5c:	4638      	mov	r0, r7
 8013b5e:	f7ff fddb 	bl	8013718 <_Balloc>
 8013b62:	4605      	mov	r5, r0
 8013b64:	b948      	cbnz	r0, 8013b7a <__lshift+0x3e>
 8013b66:	4602      	mov	r2, r0
 8013b68:	4b28      	ldr	r3, [pc, #160]	; (8013c0c <__lshift+0xd0>)
 8013b6a:	4829      	ldr	r0, [pc, #164]	; (8013c10 <__lshift+0xd4>)
 8013b6c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013b70:	f000 fbca 	bl	8014308 <__assert_func>
 8013b74:	3101      	adds	r1, #1
 8013b76:	005b      	lsls	r3, r3, #1
 8013b78:	e7ee      	b.n	8013b58 <__lshift+0x1c>
 8013b7a:	2300      	movs	r3, #0
 8013b7c:	f100 0114 	add.w	r1, r0, #20
 8013b80:	f100 0210 	add.w	r2, r0, #16
 8013b84:	4618      	mov	r0, r3
 8013b86:	4553      	cmp	r3, sl
 8013b88:	db33      	blt.n	8013bf2 <__lshift+0xb6>
 8013b8a:	6920      	ldr	r0, [r4, #16]
 8013b8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013b90:	f104 0314 	add.w	r3, r4, #20
 8013b94:	f019 091f 	ands.w	r9, r9, #31
 8013b98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013b9c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013ba0:	d02b      	beq.n	8013bfa <__lshift+0xbe>
 8013ba2:	f1c9 0e20 	rsb	lr, r9, #32
 8013ba6:	468a      	mov	sl, r1
 8013ba8:	2200      	movs	r2, #0
 8013baa:	6818      	ldr	r0, [r3, #0]
 8013bac:	fa00 f009 	lsl.w	r0, r0, r9
 8013bb0:	4302      	orrs	r2, r0
 8013bb2:	f84a 2b04 	str.w	r2, [sl], #4
 8013bb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8013bba:	459c      	cmp	ip, r3
 8013bbc:	fa22 f20e 	lsr.w	r2, r2, lr
 8013bc0:	d8f3      	bhi.n	8013baa <__lshift+0x6e>
 8013bc2:	ebac 0304 	sub.w	r3, ip, r4
 8013bc6:	3b15      	subs	r3, #21
 8013bc8:	f023 0303 	bic.w	r3, r3, #3
 8013bcc:	3304      	adds	r3, #4
 8013bce:	f104 0015 	add.w	r0, r4, #21
 8013bd2:	4584      	cmp	ip, r0
 8013bd4:	bf38      	it	cc
 8013bd6:	2304      	movcc	r3, #4
 8013bd8:	50ca      	str	r2, [r1, r3]
 8013bda:	b10a      	cbz	r2, 8013be0 <__lshift+0xa4>
 8013bdc:	f108 0602 	add.w	r6, r8, #2
 8013be0:	3e01      	subs	r6, #1
 8013be2:	4638      	mov	r0, r7
 8013be4:	612e      	str	r6, [r5, #16]
 8013be6:	4621      	mov	r1, r4
 8013be8:	f7ff fdd6 	bl	8013798 <_Bfree>
 8013bec:	4628      	mov	r0, r5
 8013bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bf2:	f842 0f04 	str.w	r0, [r2, #4]!
 8013bf6:	3301      	adds	r3, #1
 8013bf8:	e7c5      	b.n	8013b86 <__lshift+0x4a>
 8013bfa:	3904      	subs	r1, #4
 8013bfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c00:	f841 2f04 	str.w	r2, [r1, #4]!
 8013c04:	459c      	cmp	ip, r3
 8013c06:	d8f9      	bhi.n	8013bfc <__lshift+0xc0>
 8013c08:	e7ea      	b.n	8013be0 <__lshift+0xa4>
 8013c0a:	bf00      	nop
 8013c0c:	08014fff 	.word	0x08014fff
 8013c10:	08015070 	.word	0x08015070

08013c14 <__mcmp>:
 8013c14:	b530      	push	{r4, r5, lr}
 8013c16:	6902      	ldr	r2, [r0, #16]
 8013c18:	690c      	ldr	r4, [r1, #16]
 8013c1a:	1b12      	subs	r2, r2, r4
 8013c1c:	d10e      	bne.n	8013c3c <__mcmp+0x28>
 8013c1e:	f100 0314 	add.w	r3, r0, #20
 8013c22:	3114      	adds	r1, #20
 8013c24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013c28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013c2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013c30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013c34:	42a5      	cmp	r5, r4
 8013c36:	d003      	beq.n	8013c40 <__mcmp+0x2c>
 8013c38:	d305      	bcc.n	8013c46 <__mcmp+0x32>
 8013c3a:	2201      	movs	r2, #1
 8013c3c:	4610      	mov	r0, r2
 8013c3e:	bd30      	pop	{r4, r5, pc}
 8013c40:	4283      	cmp	r3, r0
 8013c42:	d3f3      	bcc.n	8013c2c <__mcmp+0x18>
 8013c44:	e7fa      	b.n	8013c3c <__mcmp+0x28>
 8013c46:	f04f 32ff 	mov.w	r2, #4294967295
 8013c4a:	e7f7      	b.n	8013c3c <__mcmp+0x28>

08013c4c <__mdiff>:
 8013c4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c50:	460c      	mov	r4, r1
 8013c52:	4606      	mov	r6, r0
 8013c54:	4611      	mov	r1, r2
 8013c56:	4620      	mov	r0, r4
 8013c58:	4617      	mov	r7, r2
 8013c5a:	f7ff ffdb 	bl	8013c14 <__mcmp>
 8013c5e:	1e05      	subs	r5, r0, #0
 8013c60:	d110      	bne.n	8013c84 <__mdiff+0x38>
 8013c62:	4629      	mov	r1, r5
 8013c64:	4630      	mov	r0, r6
 8013c66:	f7ff fd57 	bl	8013718 <_Balloc>
 8013c6a:	b930      	cbnz	r0, 8013c7a <__mdiff+0x2e>
 8013c6c:	4b39      	ldr	r3, [pc, #228]	; (8013d54 <__mdiff+0x108>)
 8013c6e:	4602      	mov	r2, r0
 8013c70:	f240 2132 	movw	r1, #562	; 0x232
 8013c74:	4838      	ldr	r0, [pc, #224]	; (8013d58 <__mdiff+0x10c>)
 8013c76:	f000 fb47 	bl	8014308 <__assert_func>
 8013c7a:	2301      	movs	r3, #1
 8013c7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013c80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c84:	bfa4      	itt	ge
 8013c86:	463b      	movge	r3, r7
 8013c88:	4627      	movge	r7, r4
 8013c8a:	4630      	mov	r0, r6
 8013c8c:	6879      	ldr	r1, [r7, #4]
 8013c8e:	bfa6      	itte	ge
 8013c90:	461c      	movge	r4, r3
 8013c92:	2500      	movge	r5, #0
 8013c94:	2501      	movlt	r5, #1
 8013c96:	f7ff fd3f 	bl	8013718 <_Balloc>
 8013c9a:	b920      	cbnz	r0, 8013ca6 <__mdiff+0x5a>
 8013c9c:	4b2d      	ldr	r3, [pc, #180]	; (8013d54 <__mdiff+0x108>)
 8013c9e:	4602      	mov	r2, r0
 8013ca0:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013ca4:	e7e6      	b.n	8013c74 <__mdiff+0x28>
 8013ca6:	693e      	ldr	r6, [r7, #16]
 8013ca8:	60c5      	str	r5, [r0, #12]
 8013caa:	6925      	ldr	r5, [r4, #16]
 8013cac:	f107 0114 	add.w	r1, r7, #20
 8013cb0:	f104 0914 	add.w	r9, r4, #20
 8013cb4:	f100 0e14 	add.w	lr, r0, #20
 8013cb8:	f107 0210 	add.w	r2, r7, #16
 8013cbc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8013cc0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8013cc4:	46f2      	mov	sl, lr
 8013cc6:	2700      	movs	r7, #0
 8013cc8:	f859 3b04 	ldr.w	r3, [r9], #4
 8013ccc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013cd0:	fa1f f883 	uxth.w	r8, r3
 8013cd4:	fa17 f78b 	uxtah	r7, r7, fp
 8013cd8:	0c1b      	lsrs	r3, r3, #16
 8013cda:	eba7 0808 	sub.w	r8, r7, r8
 8013cde:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013ce2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013ce6:	fa1f f888 	uxth.w	r8, r8
 8013cea:	141f      	asrs	r7, r3, #16
 8013cec:	454d      	cmp	r5, r9
 8013cee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013cf2:	f84a 3b04 	str.w	r3, [sl], #4
 8013cf6:	d8e7      	bhi.n	8013cc8 <__mdiff+0x7c>
 8013cf8:	1b2b      	subs	r3, r5, r4
 8013cfa:	3b15      	subs	r3, #21
 8013cfc:	f023 0303 	bic.w	r3, r3, #3
 8013d00:	3304      	adds	r3, #4
 8013d02:	3415      	adds	r4, #21
 8013d04:	42a5      	cmp	r5, r4
 8013d06:	bf38      	it	cc
 8013d08:	2304      	movcc	r3, #4
 8013d0a:	4419      	add	r1, r3
 8013d0c:	4473      	add	r3, lr
 8013d0e:	469e      	mov	lr, r3
 8013d10:	460d      	mov	r5, r1
 8013d12:	4565      	cmp	r5, ip
 8013d14:	d30e      	bcc.n	8013d34 <__mdiff+0xe8>
 8013d16:	f10c 0203 	add.w	r2, ip, #3
 8013d1a:	1a52      	subs	r2, r2, r1
 8013d1c:	f022 0203 	bic.w	r2, r2, #3
 8013d20:	3903      	subs	r1, #3
 8013d22:	458c      	cmp	ip, r1
 8013d24:	bf38      	it	cc
 8013d26:	2200      	movcc	r2, #0
 8013d28:	441a      	add	r2, r3
 8013d2a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8013d2e:	b17b      	cbz	r3, 8013d50 <__mdiff+0x104>
 8013d30:	6106      	str	r6, [r0, #16]
 8013d32:	e7a5      	b.n	8013c80 <__mdiff+0x34>
 8013d34:	f855 8b04 	ldr.w	r8, [r5], #4
 8013d38:	fa17 f488 	uxtah	r4, r7, r8
 8013d3c:	1422      	asrs	r2, r4, #16
 8013d3e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8013d42:	b2a4      	uxth	r4, r4
 8013d44:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8013d48:	f84e 4b04 	str.w	r4, [lr], #4
 8013d4c:	1417      	asrs	r7, r2, #16
 8013d4e:	e7e0      	b.n	8013d12 <__mdiff+0xc6>
 8013d50:	3e01      	subs	r6, #1
 8013d52:	e7ea      	b.n	8013d2a <__mdiff+0xde>
 8013d54:	08014fff 	.word	0x08014fff
 8013d58:	08015070 	.word	0x08015070

08013d5c <__d2b>:
 8013d5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013d60:	4689      	mov	r9, r1
 8013d62:	2101      	movs	r1, #1
 8013d64:	ec57 6b10 	vmov	r6, r7, d0
 8013d68:	4690      	mov	r8, r2
 8013d6a:	f7ff fcd5 	bl	8013718 <_Balloc>
 8013d6e:	4604      	mov	r4, r0
 8013d70:	b930      	cbnz	r0, 8013d80 <__d2b+0x24>
 8013d72:	4602      	mov	r2, r0
 8013d74:	4b25      	ldr	r3, [pc, #148]	; (8013e0c <__d2b+0xb0>)
 8013d76:	4826      	ldr	r0, [pc, #152]	; (8013e10 <__d2b+0xb4>)
 8013d78:	f240 310a 	movw	r1, #778	; 0x30a
 8013d7c:	f000 fac4 	bl	8014308 <__assert_func>
 8013d80:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013d84:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013d88:	bb35      	cbnz	r5, 8013dd8 <__d2b+0x7c>
 8013d8a:	2e00      	cmp	r6, #0
 8013d8c:	9301      	str	r3, [sp, #4]
 8013d8e:	d028      	beq.n	8013de2 <__d2b+0x86>
 8013d90:	4668      	mov	r0, sp
 8013d92:	9600      	str	r6, [sp, #0]
 8013d94:	f7ff fd8c 	bl	80138b0 <__lo0bits>
 8013d98:	9900      	ldr	r1, [sp, #0]
 8013d9a:	b300      	cbz	r0, 8013dde <__d2b+0x82>
 8013d9c:	9a01      	ldr	r2, [sp, #4]
 8013d9e:	f1c0 0320 	rsb	r3, r0, #32
 8013da2:	fa02 f303 	lsl.w	r3, r2, r3
 8013da6:	430b      	orrs	r3, r1
 8013da8:	40c2      	lsrs	r2, r0
 8013daa:	6163      	str	r3, [r4, #20]
 8013dac:	9201      	str	r2, [sp, #4]
 8013dae:	9b01      	ldr	r3, [sp, #4]
 8013db0:	61a3      	str	r3, [r4, #24]
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	bf14      	ite	ne
 8013db6:	2202      	movne	r2, #2
 8013db8:	2201      	moveq	r2, #1
 8013dba:	6122      	str	r2, [r4, #16]
 8013dbc:	b1d5      	cbz	r5, 8013df4 <__d2b+0x98>
 8013dbe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013dc2:	4405      	add	r5, r0
 8013dc4:	f8c9 5000 	str.w	r5, [r9]
 8013dc8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013dcc:	f8c8 0000 	str.w	r0, [r8]
 8013dd0:	4620      	mov	r0, r4
 8013dd2:	b003      	add	sp, #12
 8013dd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013dd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013ddc:	e7d5      	b.n	8013d8a <__d2b+0x2e>
 8013dde:	6161      	str	r1, [r4, #20]
 8013de0:	e7e5      	b.n	8013dae <__d2b+0x52>
 8013de2:	a801      	add	r0, sp, #4
 8013de4:	f7ff fd64 	bl	80138b0 <__lo0bits>
 8013de8:	9b01      	ldr	r3, [sp, #4]
 8013dea:	6163      	str	r3, [r4, #20]
 8013dec:	2201      	movs	r2, #1
 8013dee:	6122      	str	r2, [r4, #16]
 8013df0:	3020      	adds	r0, #32
 8013df2:	e7e3      	b.n	8013dbc <__d2b+0x60>
 8013df4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013df8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013dfc:	f8c9 0000 	str.w	r0, [r9]
 8013e00:	6918      	ldr	r0, [r3, #16]
 8013e02:	f7ff fd35 	bl	8013870 <__hi0bits>
 8013e06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013e0a:	e7df      	b.n	8013dcc <__d2b+0x70>
 8013e0c:	08014fff 	.word	0x08014fff
 8013e10:	08015070 	.word	0x08015070

08013e14 <_calloc_r>:
 8013e14:	b513      	push	{r0, r1, r4, lr}
 8013e16:	434a      	muls	r2, r1
 8013e18:	4611      	mov	r1, r2
 8013e1a:	9201      	str	r2, [sp, #4]
 8013e1c:	f000 f85a 	bl	8013ed4 <_malloc_r>
 8013e20:	4604      	mov	r4, r0
 8013e22:	b118      	cbz	r0, 8013e2c <_calloc_r+0x18>
 8013e24:	9a01      	ldr	r2, [sp, #4]
 8013e26:	2100      	movs	r1, #0
 8013e28:	f7fd fe96 	bl	8011b58 <memset>
 8013e2c:	4620      	mov	r0, r4
 8013e2e:	b002      	add	sp, #8
 8013e30:	bd10      	pop	{r4, pc}
	...

08013e34 <_free_r>:
 8013e34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013e36:	2900      	cmp	r1, #0
 8013e38:	d048      	beq.n	8013ecc <_free_r+0x98>
 8013e3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013e3e:	9001      	str	r0, [sp, #4]
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	f1a1 0404 	sub.w	r4, r1, #4
 8013e46:	bfb8      	it	lt
 8013e48:	18e4      	addlt	r4, r4, r3
 8013e4a:	f000 fae3 	bl	8014414 <__malloc_lock>
 8013e4e:	4a20      	ldr	r2, [pc, #128]	; (8013ed0 <_free_r+0x9c>)
 8013e50:	9801      	ldr	r0, [sp, #4]
 8013e52:	6813      	ldr	r3, [r2, #0]
 8013e54:	4615      	mov	r5, r2
 8013e56:	b933      	cbnz	r3, 8013e66 <_free_r+0x32>
 8013e58:	6063      	str	r3, [r4, #4]
 8013e5a:	6014      	str	r4, [r2, #0]
 8013e5c:	b003      	add	sp, #12
 8013e5e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013e62:	f000 badd 	b.w	8014420 <__malloc_unlock>
 8013e66:	42a3      	cmp	r3, r4
 8013e68:	d90b      	bls.n	8013e82 <_free_r+0x4e>
 8013e6a:	6821      	ldr	r1, [r4, #0]
 8013e6c:	1862      	adds	r2, r4, r1
 8013e6e:	4293      	cmp	r3, r2
 8013e70:	bf04      	itt	eq
 8013e72:	681a      	ldreq	r2, [r3, #0]
 8013e74:	685b      	ldreq	r3, [r3, #4]
 8013e76:	6063      	str	r3, [r4, #4]
 8013e78:	bf04      	itt	eq
 8013e7a:	1852      	addeq	r2, r2, r1
 8013e7c:	6022      	streq	r2, [r4, #0]
 8013e7e:	602c      	str	r4, [r5, #0]
 8013e80:	e7ec      	b.n	8013e5c <_free_r+0x28>
 8013e82:	461a      	mov	r2, r3
 8013e84:	685b      	ldr	r3, [r3, #4]
 8013e86:	b10b      	cbz	r3, 8013e8c <_free_r+0x58>
 8013e88:	42a3      	cmp	r3, r4
 8013e8a:	d9fa      	bls.n	8013e82 <_free_r+0x4e>
 8013e8c:	6811      	ldr	r1, [r2, #0]
 8013e8e:	1855      	adds	r5, r2, r1
 8013e90:	42a5      	cmp	r5, r4
 8013e92:	d10b      	bne.n	8013eac <_free_r+0x78>
 8013e94:	6824      	ldr	r4, [r4, #0]
 8013e96:	4421      	add	r1, r4
 8013e98:	1854      	adds	r4, r2, r1
 8013e9a:	42a3      	cmp	r3, r4
 8013e9c:	6011      	str	r1, [r2, #0]
 8013e9e:	d1dd      	bne.n	8013e5c <_free_r+0x28>
 8013ea0:	681c      	ldr	r4, [r3, #0]
 8013ea2:	685b      	ldr	r3, [r3, #4]
 8013ea4:	6053      	str	r3, [r2, #4]
 8013ea6:	4421      	add	r1, r4
 8013ea8:	6011      	str	r1, [r2, #0]
 8013eaa:	e7d7      	b.n	8013e5c <_free_r+0x28>
 8013eac:	d902      	bls.n	8013eb4 <_free_r+0x80>
 8013eae:	230c      	movs	r3, #12
 8013eb0:	6003      	str	r3, [r0, #0]
 8013eb2:	e7d3      	b.n	8013e5c <_free_r+0x28>
 8013eb4:	6825      	ldr	r5, [r4, #0]
 8013eb6:	1961      	adds	r1, r4, r5
 8013eb8:	428b      	cmp	r3, r1
 8013eba:	bf04      	itt	eq
 8013ebc:	6819      	ldreq	r1, [r3, #0]
 8013ebe:	685b      	ldreq	r3, [r3, #4]
 8013ec0:	6063      	str	r3, [r4, #4]
 8013ec2:	bf04      	itt	eq
 8013ec4:	1949      	addeq	r1, r1, r5
 8013ec6:	6021      	streq	r1, [r4, #0]
 8013ec8:	6054      	str	r4, [r2, #4]
 8013eca:	e7c7      	b.n	8013e5c <_free_r+0x28>
 8013ecc:	b003      	add	sp, #12
 8013ece:	bd30      	pop	{r4, r5, pc}
 8013ed0:	24000254 	.word	0x24000254

08013ed4 <_malloc_r>:
 8013ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ed6:	1ccd      	adds	r5, r1, #3
 8013ed8:	f025 0503 	bic.w	r5, r5, #3
 8013edc:	3508      	adds	r5, #8
 8013ede:	2d0c      	cmp	r5, #12
 8013ee0:	bf38      	it	cc
 8013ee2:	250c      	movcc	r5, #12
 8013ee4:	2d00      	cmp	r5, #0
 8013ee6:	4606      	mov	r6, r0
 8013ee8:	db01      	blt.n	8013eee <_malloc_r+0x1a>
 8013eea:	42a9      	cmp	r1, r5
 8013eec:	d903      	bls.n	8013ef6 <_malloc_r+0x22>
 8013eee:	230c      	movs	r3, #12
 8013ef0:	6033      	str	r3, [r6, #0]
 8013ef2:	2000      	movs	r0, #0
 8013ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ef6:	f000 fa8d 	bl	8014414 <__malloc_lock>
 8013efa:	4921      	ldr	r1, [pc, #132]	; (8013f80 <_malloc_r+0xac>)
 8013efc:	680a      	ldr	r2, [r1, #0]
 8013efe:	4614      	mov	r4, r2
 8013f00:	b99c      	cbnz	r4, 8013f2a <_malloc_r+0x56>
 8013f02:	4f20      	ldr	r7, [pc, #128]	; (8013f84 <_malloc_r+0xb0>)
 8013f04:	683b      	ldr	r3, [r7, #0]
 8013f06:	b923      	cbnz	r3, 8013f12 <_malloc_r+0x3e>
 8013f08:	4621      	mov	r1, r4
 8013f0a:	4630      	mov	r0, r6
 8013f0c:	f000 f996 	bl	801423c <_sbrk_r>
 8013f10:	6038      	str	r0, [r7, #0]
 8013f12:	4629      	mov	r1, r5
 8013f14:	4630      	mov	r0, r6
 8013f16:	f000 f991 	bl	801423c <_sbrk_r>
 8013f1a:	1c43      	adds	r3, r0, #1
 8013f1c:	d123      	bne.n	8013f66 <_malloc_r+0x92>
 8013f1e:	230c      	movs	r3, #12
 8013f20:	6033      	str	r3, [r6, #0]
 8013f22:	4630      	mov	r0, r6
 8013f24:	f000 fa7c 	bl	8014420 <__malloc_unlock>
 8013f28:	e7e3      	b.n	8013ef2 <_malloc_r+0x1e>
 8013f2a:	6823      	ldr	r3, [r4, #0]
 8013f2c:	1b5b      	subs	r3, r3, r5
 8013f2e:	d417      	bmi.n	8013f60 <_malloc_r+0x8c>
 8013f30:	2b0b      	cmp	r3, #11
 8013f32:	d903      	bls.n	8013f3c <_malloc_r+0x68>
 8013f34:	6023      	str	r3, [r4, #0]
 8013f36:	441c      	add	r4, r3
 8013f38:	6025      	str	r5, [r4, #0]
 8013f3a:	e004      	b.n	8013f46 <_malloc_r+0x72>
 8013f3c:	6863      	ldr	r3, [r4, #4]
 8013f3e:	42a2      	cmp	r2, r4
 8013f40:	bf0c      	ite	eq
 8013f42:	600b      	streq	r3, [r1, #0]
 8013f44:	6053      	strne	r3, [r2, #4]
 8013f46:	4630      	mov	r0, r6
 8013f48:	f000 fa6a 	bl	8014420 <__malloc_unlock>
 8013f4c:	f104 000b 	add.w	r0, r4, #11
 8013f50:	1d23      	adds	r3, r4, #4
 8013f52:	f020 0007 	bic.w	r0, r0, #7
 8013f56:	1ac2      	subs	r2, r0, r3
 8013f58:	d0cc      	beq.n	8013ef4 <_malloc_r+0x20>
 8013f5a:	1a1b      	subs	r3, r3, r0
 8013f5c:	50a3      	str	r3, [r4, r2]
 8013f5e:	e7c9      	b.n	8013ef4 <_malloc_r+0x20>
 8013f60:	4622      	mov	r2, r4
 8013f62:	6864      	ldr	r4, [r4, #4]
 8013f64:	e7cc      	b.n	8013f00 <_malloc_r+0x2c>
 8013f66:	1cc4      	adds	r4, r0, #3
 8013f68:	f024 0403 	bic.w	r4, r4, #3
 8013f6c:	42a0      	cmp	r0, r4
 8013f6e:	d0e3      	beq.n	8013f38 <_malloc_r+0x64>
 8013f70:	1a21      	subs	r1, r4, r0
 8013f72:	4630      	mov	r0, r6
 8013f74:	f000 f962 	bl	801423c <_sbrk_r>
 8013f78:	3001      	adds	r0, #1
 8013f7a:	d1dd      	bne.n	8013f38 <_malloc_r+0x64>
 8013f7c:	e7cf      	b.n	8013f1e <_malloc_r+0x4a>
 8013f7e:	bf00      	nop
 8013f80:	24000254 	.word	0x24000254
 8013f84:	24000258 	.word	0x24000258

08013f88 <__sfputc_r>:
 8013f88:	6893      	ldr	r3, [r2, #8]
 8013f8a:	3b01      	subs	r3, #1
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	b410      	push	{r4}
 8013f90:	6093      	str	r3, [r2, #8]
 8013f92:	da08      	bge.n	8013fa6 <__sfputc_r+0x1e>
 8013f94:	6994      	ldr	r4, [r2, #24]
 8013f96:	42a3      	cmp	r3, r4
 8013f98:	db01      	blt.n	8013f9e <__sfputc_r+0x16>
 8013f9a:	290a      	cmp	r1, #10
 8013f9c:	d103      	bne.n	8013fa6 <__sfputc_r+0x1e>
 8013f9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013fa2:	f7fe bab1 	b.w	8012508 <__swbuf_r>
 8013fa6:	6813      	ldr	r3, [r2, #0]
 8013fa8:	1c58      	adds	r0, r3, #1
 8013faa:	6010      	str	r0, [r2, #0]
 8013fac:	7019      	strb	r1, [r3, #0]
 8013fae:	4608      	mov	r0, r1
 8013fb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013fb4:	4770      	bx	lr

08013fb6 <__sfputs_r>:
 8013fb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013fb8:	4606      	mov	r6, r0
 8013fba:	460f      	mov	r7, r1
 8013fbc:	4614      	mov	r4, r2
 8013fbe:	18d5      	adds	r5, r2, r3
 8013fc0:	42ac      	cmp	r4, r5
 8013fc2:	d101      	bne.n	8013fc8 <__sfputs_r+0x12>
 8013fc4:	2000      	movs	r0, #0
 8013fc6:	e007      	b.n	8013fd8 <__sfputs_r+0x22>
 8013fc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013fcc:	463a      	mov	r2, r7
 8013fce:	4630      	mov	r0, r6
 8013fd0:	f7ff ffda 	bl	8013f88 <__sfputc_r>
 8013fd4:	1c43      	adds	r3, r0, #1
 8013fd6:	d1f3      	bne.n	8013fc0 <__sfputs_r+0xa>
 8013fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013fdc <_vfiprintf_r>:
 8013fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fe0:	460d      	mov	r5, r1
 8013fe2:	b09d      	sub	sp, #116	; 0x74
 8013fe4:	4614      	mov	r4, r2
 8013fe6:	4698      	mov	r8, r3
 8013fe8:	4606      	mov	r6, r0
 8013fea:	b118      	cbz	r0, 8013ff4 <_vfiprintf_r+0x18>
 8013fec:	6983      	ldr	r3, [r0, #24]
 8013fee:	b90b      	cbnz	r3, 8013ff4 <_vfiprintf_r+0x18>
 8013ff0:	f7ff fa72 	bl	80134d8 <__sinit>
 8013ff4:	4b89      	ldr	r3, [pc, #548]	; (801421c <_vfiprintf_r+0x240>)
 8013ff6:	429d      	cmp	r5, r3
 8013ff8:	d11b      	bne.n	8014032 <_vfiprintf_r+0x56>
 8013ffa:	6875      	ldr	r5, [r6, #4]
 8013ffc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013ffe:	07d9      	lsls	r1, r3, #31
 8014000:	d405      	bmi.n	801400e <_vfiprintf_r+0x32>
 8014002:	89ab      	ldrh	r3, [r5, #12]
 8014004:	059a      	lsls	r2, r3, #22
 8014006:	d402      	bmi.n	801400e <_vfiprintf_r+0x32>
 8014008:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801400a:	f7ff fb08 	bl	801361e <__retarget_lock_acquire_recursive>
 801400e:	89ab      	ldrh	r3, [r5, #12]
 8014010:	071b      	lsls	r3, r3, #28
 8014012:	d501      	bpl.n	8014018 <_vfiprintf_r+0x3c>
 8014014:	692b      	ldr	r3, [r5, #16]
 8014016:	b9eb      	cbnz	r3, 8014054 <_vfiprintf_r+0x78>
 8014018:	4629      	mov	r1, r5
 801401a:	4630      	mov	r0, r6
 801401c:	f7fe fac6 	bl	80125ac <__swsetup_r>
 8014020:	b1c0      	cbz	r0, 8014054 <_vfiprintf_r+0x78>
 8014022:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014024:	07dc      	lsls	r4, r3, #31
 8014026:	d50e      	bpl.n	8014046 <_vfiprintf_r+0x6a>
 8014028:	f04f 30ff 	mov.w	r0, #4294967295
 801402c:	b01d      	add	sp, #116	; 0x74
 801402e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014032:	4b7b      	ldr	r3, [pc, #492]	; (8014220 <_vfiprintf_r+0x244>)
 8014034:	429d      	cmp	r5, r3
 8014036:	d101      	bne.n	801403c <_vfiprintf_r+0x60>
 8014038:	68b5      	ldr	r5, [r6, #8]
 801403a:	e7df      	b.n	8013ffc <_vfiprintf_r+0x20>
 801403c:	4b79      	ldr	r3, [pc, #484]	; (8014224 <_vfiprintf_r+0x248>)
 801403e:	429d      	cmp	r5, r3
 8014040:	bf08      	it	eq
 8014042:	68f5      	ldreq	r5, [r6, #12]
 8014044:	e7da      	b.n	8013ffc <_vfiprintf_r+0x20>
 8014046:	89ab      	ldrh	r3, [r5, #12]
 8014048:	0598      	lsls	r0, r3, #22
 801404a:	d4ed      	bmi.n	8014028 <_vfiprintf_r+0x4c>
 801404c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801404e:	f7ff fae7 	bl	8013620 <__retarget_lock_release_recursive>
 8014052:	e7e9      	b.n	8014028 <_vfiprintf_r+0x4c>
 8014054:	2300      	movs	r3, #0
 8014056:	9309      	str	r3, [sp, #36]	; 0x24
 8014058:	2320      	movs	r3, #32
 801405a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801405e:	f8cd 800c 	str.w	r8, [sp, #12]
 8014062:	2330      	movs	r3, #48	; 0x30
 8014064:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8014228 <_vfiprintf_r+0x24c>
 8014068:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801406c:	f04f 0901 	mov.w	r9, #1
 8014070:	4623      	mov	r3, r4
 8014072:	469a      	mov	sl, r3
 8014074:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014078:	b10a      	cbz	r2, 801407e <_vfiprintf_r+0xa2>
 801407a:	2a25      	cmp	r2, #37	; 0x25
 801407c:	d1f9      	bne.n	8014072 <_vfiprintf_r+0x96>
 801407e:	ebba 0b04 	subs.w	fp, sl, r4
 8014082:	d00b      	beq.n	801409c <_vfiprintf_r+0xc0>
 8014084:	465b      	mov	r3, fp
 8014086:	4622      	mov	r2, r4
 8014088:	4629      	mov	r1, r5
 801408a:	4630      	mov	r0, r6
 801408c:	f7ff ff93 	bl	8013fb6 <__sfputs_r>
 8014090:	3001      	adds	r0, #1
 8014092:	f000 80aa 	beq.w	80141ea <_vfiprintf_r+0x20e>
 8014096:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014098:	445a      	add	r2, fp
 801409a:	9209      	str	r2, [sp, #36]	; 0x24
 801409c:	f89a 3000 	ldrb.w	r3, [sl]
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	f000 80a2 	beq.w	80141ea <_vfiprintf_r+0x20e>
 80140a6:	2300      	movs	r3, #0
 80140a8:	f04f 32ff 	mov.w	r2, #4294967295
 80140ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80140b0:	f10a 0a01 	add.w	sl, sl, #1
 80140b4:	9304      	str	r3, [sp, #16]
 80140b6:	9307      	str	r3, [sp, #28]
 80140b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80140bc:	931a      	str	r3, [sp, #104]	; 0x68
 80140be:	4654      	mov	r4, sl
 80140c0:	2205      	movs	r2, #5
 80140c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80140c6:	4858      	ldr	r0, [pc, #352]	; (8014228 <_vfiprintf_r+0x24c>)
 80140c8:	f7ec f912 	bl	80002f0 <memchr>
 80140cc:	9a04      	ldr	r2, [sp, #16]
 80140ce:	b9d8      	cbnz	r0, 8014108 <_vfiprintf_r+0x12c>
 80140d0:	06d1      	lsls	r1, r2, #27
 80140d2:	bf44      	itt	mi
 80140d4:	2320      	movmi	r3, #32
 80140d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80140da:	0713      	lsls	r3, r2, #28
 80140dc:	bf44      	itt	mi
 80140de:	232b      	movmi	r3, #43	; 0x2b
 80140e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80140e4:	f89a 3000 	ldrb.w	r3, [sl]
 80140e8:	2b2a      	cmp	r3, #42	; 0x2a
 80140ea:	d015      	beq.n	8014118 <_vfiprintf_r+0x13c>
 80140ec:	9a07      	ldr	r2, [sp, #28]
 80140ee:	4654      	mov	r4, sl
 80140f0:	2000      	movs	r0, #0
 80140f2:	f04f 0c0a 	mov.w	ip, #10
 80140f6:	4621      	mov	r1, r4
 80140f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80140fc:	3b30      	subs	r3, #48	; 0x30
 80140fe:	2b09      	cmp	r3, #9
 8014100:	d94e      	bls.n	80141a0 <_vfiprintf_r+0x1c4>
 8014102:	b1b0      	cbz	r0, 8014132 <_vfiprintf_r+0x156>
 8014104:	9207      	str	r2, [sp, #28]
 8014106:	e014      	b.n	8014132 <_vfiprintf_r+0x156>
 8014108:	eba0 0308 	sub.w	r3, r0, r8
 801410c:	fa09 f303 	lsl.w	r3, r9, r3
 8014110:	4313      	orrs	r3, r2
 8014112:	9304      	str	r3, [sp, #16]
 8014114:	46a2      	mov	sl, r4
 8014116:	e7d2      	b.n	80140be <_vfiprintf_r+0xe2>
 8014118:	9b03      	ldr	r3, [sp, #12]
 801411a:	1d19      	adds	r1, r3, #4
 801411c:	681b      	ldr	r3, [r3, #0]
 801411e:	9103      	str	r1, [sp, #12]
 8014120:	2b00      	cmp	r3, #0
 8014122:	bfbb      	ittet	lt
 8014124:	425b      	neglt	r3, r3
 8014126:	f042 0202 	orrlt.w	r2, r2, #2
 801412a:	9307      	strge	r3, [sp, #28]
 801412c:	9307      	strlt	r3, [sp, #28]
 801412e:	bfb8      	it	lt
 8014130:	9204      	strlt	r2, [sp, #16]
 8014132:	7823      	ldrb	r3, [r4, #0]
 8014134:	2b2e      	cmp	r3, #46	; 0x2e
 8014136:	d10c      	bne.n	8014152 <_vfiprintf_r+0x176>
 8014138:	7863      	ldrb	r3, [r4, #1]
 801413a:	2b2a      	cmp	r3, #42	; 0x2a
 801413c:	d135      	bne.n	80141aa <_vfiprintf_r+0x1ce>
 801413e:	9b03      	ldr	r3, [sp, #12]
 8014140:	1d1a      	adds	r2, r3, #4
 8014142:	681b      	ldr	r3, [r3, #0]
 8014144:	9203      	str	r2, [sp, #12]
 8014146:	2b00      	cmp	r3, #0
 8014148:	bfb8      	it	lt
 801414a:	f04f 33ff 	movlt.w	r3, #4294967295
 801414e:	3402      	adds	r4, #2
 8014150:	9305      	str	r3, [sp, #20]
 8014152:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8014238 <_vfiprintf_r+0x25c>
 8014156:	7821      	ldrb	r1, [r4, #0]
 8014158:	2203      	movs	r2, #3
 801415a:	4650      	mov	r0, sl
 801415c:	f7ec f8c8 	bl	80002f0 <memchr>
 8014160:	b140      	cbz	r0, 8014174 <_vfiprintf_r+0x198>
 8014162:	2340      	movs	r3, #64	; 0x40
 8014164:	eba0 000a 	sub.w	r0, r0, sl
 8014168:	fa03 f000 	lsl.w	r0, r3, r0
 801416c:	9b04      	ldr	r3, [sp, #16]
 801416e:	4303      	orrs	r3, r0
 8014170:	3401      	adds	r4, #1
 8014172:	9304      	str	r3, [sp, #16]
 8014174:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014178:	482c      	ldr	r0, [pc, #176]	; (801422c <_vfiprintf_r+0x250>)
 801417a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801417e:	2206      	movs	r2, #6
 8014180:	f7ec f8b6 	bl	80002f0 <memchr>
 8014184:	2800      	cmp	r0, #0
 8014186:	d03f      	beq.n	8014208 <_vfiprintf_r+0x22c>
 8014188:	4b29      	ldr	r3, [pc, #164]	; (8014230 <_vfiprintf_r+0x254>)
 801418a:	bb1b      	cbnz	r3, 80141d4 <_vfiprintf_r+0x1f8>
 801418c:	9b03      	ldr	r3, [sp, #12]
 801418e:	3307      	adds	r3, #7
 8014190:	f023 0307 	bic.w	r3, r3, #7
 8014194:	3308      	adds	r3, #8
 8014196:	9303      	str	r3, [sp, #12]
 8014198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801419a:	443b      	add	r3, r7
 801419c:	9309      	str	r3, [sp, #36]	; 0x24
 801419e:	e767      	b.n	8014070 <_vfiprintf_r+0x94>
 80141a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80141a4:	460c      	mov	r4, r1
 80141a6:	2001      	movs	r0, #1
 80141a8:	e7a5      	b.n	80140f6 <_vfiprintf_r+0x11a>
 80141aa:	2300      	movs	r3, #0
 80141ac:	3401      	adds	r4, #1
 80141ae:	9305      	str	r3, [sp, #20]
 80141b0:	4619      	mov	r1, r3
 80141b2:	f04f 0c0a 	mov.w	ip, #10
 80141b6:	4620      	mov	r0, r4
 80141b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80141bc:	3a30      	subs	r2, #48	; 0x30
 80141be:	2a09      	cmp	r2, #9
 80141c0:	d903      	bls.n	80141ca <_vfiprintf_r+0x1ee>
 80141c2:	2b00      	cmp	r3, #0
 80141c4:	d0c5      	beq.n	8014152 <_vfiprintf_r+0x176>
 80141c6:	9105      	str	r1, [sp, #20]
 80141c8:	e7c3      	b.n	8014152 <_vfiprintf_r+0x176>
 80141ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80141ce:	4604      	mov	r4, r0
 80141d0:	2301      	movs	r3, #1
 80141d2:	e7f0      	b.n	80141b6 <_vfiprintf_r+0x1da>
 80141d4:	ab03      	add	r3, sp, #12
 80141d6:	9300      	str	r3, [sp, #0]
 80141d8:	462a      	mov	r2, r5
 80141da:	4b16      	ldr	r3, [pc, #88]	; (8014234 <_vfiprintf_r+0x258>)
 80141dc:	a904      	add	r1, sp, #16
 80141de:	4630      	mov	r0, r6
 80141e0:	f7fd fd52 	bl	8011c88 <_printf_float>
 80141e4:	4607      	mov	r7, r0
 80141e6:	1c78      	adds	r0, r7, #1
 80141e8:	d1d6      	bne.n	8014198 <_vfiprintf_r+0x1bc>
 80141ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80141ec:	07d9      	lsls	r1, r3, #31
 80141ee:	d405      	bmi.n	80141fc <_vfiprintf_r+0x220>
 80141f0:	89ab      	ldrh	r3, [r5, #12]
 80141f2:	059a      	lsls	r2, r3, #22
 80141f4:	d402      	bmi.n	80141fc <_vfiprintf_r+0x220>
 80141f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80141f8:	f7ff fa12 	bl	8013620 <__retarget_lock_release_recursive>
 80141fc:	89ab      	ldrh	r3, [r5, #12]
 80141fe:	065b      	lsls	r3, r3, #25
 8014200:	f53f af12 	bmi.w	8014028 <_vfiprintf_r+0x4c>
 8014204:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014206:	e711      	b.n	801402c <_vfiprintf_r+0x50>
 8014208:	ab03      	add	r3, sp, #12
 801420a:	9300      	str	r3, [sp, #0]
 801420c:	462a      	mov	r2, r5
 801420e:	4b09      	ldr	r3, [pc, #36]	; (8014234 <_vfiprintf_r+0x258>)
 8014210:	a904      	add	r1, sp, #16
 8014212:	4630      	mov	r0, r6
 8014214:	f7fd ffc4 	bl	80121a0 <_printf_i>
 8014218:	e7e4      	b.n	80141e4 <_vfiprintf_r+0x208>
 801421a:	bf00      	nop
 801421c:	08015030 	.word	0x08015030
 8014220:	08015050 	.word	0x08015050
 8014224:	08015010 	.word	0x08015010
 8014228:	080151cc 	.word	0x080151cc
 801422c:	080151d6 	.word	0x080151d6
 8014230:	08011c89 	.word	0x08011c89
 8014234:	08013fb7 	.word	0x08013fb7
 8014238:	080151d2 	.word	0x080151d2

0801423c <_sbrk_r>:
 801423c:	b538      	push	{r3, r4, r5, lr}
 801423e:	4d06      	ldr	r5, [pc, #24]	; (8014258 <_sbrk_r+0x1c>)
 8014240:	2300      	movs	r3, #0
 8014242:	4604      	mov	r4, r0
 8014244:	4608      	mov	r0, r1
 8014246:	602b      	str	r3, [r5, #0]
 8014248:	f7f0 fed8 	bl	8004ffc <_sbrk>
 801424c:	1c43      	adds	r3, r0, #1
 801424e:	d102      	bne.n	8014256 <_sbrk_r+0x1a>
 8014250:	682b      	ldr	r3, [r5, #0]
 8014252:	b103      	cbz	r3, 8014256 <_sbrk_r+0x1a>
 8014254:	6023      	str	r3, [r4, #0]
 8014256:	bd38      	pop	{r3, r4, r5, pc}
 8014258:	24000dac 	.word	0x24000dac

0801425c <__sread>:
 801425c:	b510      	push	{r4, lr}
 801425e:	460c      	mov	r4, r1
 8014260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014264:	f000 f8e2 	bl	801442c <_read_r>
 8014268:	2800      	cmp	r0, #0
 801426a:	bfab      	itete	ge
 801426c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801426e:	89a3      	ldrhlt	r3, [r4, #12]
 8014270:	181b      	addge	r3, r3, r0
 8014272:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014276:	bfac      	ite	ge
 8014278:	6563      	strge	r3, [r4, #84]	; 0x54
 801427a:	81a3      	strhlt	r3, [r4, #12]
 801427c:	bd10      	pop	{r4, pc}

0801427e <__swrite>:
 801427e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014282:	461f      	mov	r7, r3
 8014284:	898b      	ldrh	r3, [r1, #12]
 8014286:	05db      	lsls	r3, r3, #23
 8014288:	4605      	mov	r5, r0
 801428a:	460c      	mov	r4, r1
 801428c:	4616      	mov	r6, r2
 801428e:	d505      	bpl.n	801429c <__swrite+0x1e>
 8014290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014294:	2302      	movs	r3, #2
 8014296:	2200      	movs	r2, #0
 8014298:	f000 f898 	bl	80143cc <_lseek_r>
 801429c:	89a3      	ldrh	r3, [r4, #12]
 801429e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80142a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80142a6:	81a3      	strh	r3, [r4, #12]
 80142a8:	4632      	mov	r2, r6
 80142aa:	463b      	mov	r3, r7
 80142ac:	4628      	mov	r0, r5
 80142ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80142b2:	f000 b817 	b.w	80142e4 <_write_r>

080142b6 <__sseek>:
 80142b6:	b510      	push	{r4, lr}
 80142b8:	460c      	mov	r4, r1
 80142ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142be:	f000 f885 	bl	80143cc <_lseek_r>
 80142c2:	1c43      	adds	r3, r0, #1
 80142c4:	89a3      	ldrh	r3, [r4, #12]
 80142c6:	bf15      	itete	ne
 80142c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80142ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80142ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80142d2:	81a3      	strheq	r3, [r4, #12]
 80142d4:	bf18      	it	ne
 80142d6:	81a3      	strhne	r3, [r4, #12]
 80142d8:	bd10      	pop	{r4, pc}

080142da <__sclose>:
 80142da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142de:	f000 b831 	b.w	8014344 <_close_r>
	...

080142e4 <_write_r>:
 80142e4:	b538      	push	{r3, r4, r5, lr}
 80142e6:	4d07      	ldr	r5, [pc, #28]	; (8014304 <_write_r+0x20>)
 80142e8:	4604      	mov	r4, r0
 80142ea:	4608      	mov	r0, r1
 80142ec:	4611      	mov	r1, r2
 80142ee:	2200      	movs	r2, #0
 80142f0:	602a      	str	r2, [r5, #0]
 80142f2:	461a      	mov	r2, r3
 80142f4:	f7ee fec4 	bl	8003080 <_write>
 80142f8:	1c43      	adds	r3, r0, #1
 80142fa:	d102      	bne.n	8014302 <_write_r+0x1e>
 80142fc:	682b      	ldr	r3, [r5, #0]
 80142fe:	b103      	cbz	r3, 8014302 <_write_r+0x1e>
 8014300:	6023      	str	r3, [r4, #0]
 8014302:	bd38      	pop	{r3, r4, r5, pc}
 8014304:	24000dac 	.word	0x24000dac

08014308 <__assert_func>:
 8014308:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801430a:	4614      	mov	r4, r2
 801430c:	461a      	mov	r2, r3
 801430e:	4b09      	ldr	r3, [pc, #36]	; (8014334 <__assert_func+0x2c>)
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	4605      	mov	r5, r0
 8014314:	68d8      	ldr	r0, [r3, #12]
 8014316:	b14c      	cbz	r4, 801432c <__assert_func+0x24>
 8014318:	4b07      	ldr	r3, [pc, #28]	; (8014338 <__assert_func+0x30>)
 801431a:	9100      	str	r1, [sp, #0]
 801431c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014320:	4906      	ldr	r1, [pc, #24]	; (801433c <__assert_func+0x34>)
 8014322:	462b      	mov	r3, r5
 8014324:	f000 f81e 	bl	8014364 <fiprintf>
 8014328:	f000 f89f 	bl	801446a <abort>
 801432c:	4b04      	ldr	r3, [pc, #16]	; (8014340 <__assert_func+0x38>)
 801432e:	461c      	mov	r4, r3
 8014330:	e7f3      	b.n	801431a <__assert_func+0x12>
 8014332:	bf00      	nop
 8014334:	24000024 	.word	0x24000024
 8014338:	080151dd 	.word	0x080151dd
 801433c:	080151ea 	.word	0x080151ea
 8014340:	08015218 	.word	0x08015218

08014344 <_close_r>:
 8014344:	b538      	push	{r3, r4, r5, lr}
 8014346:	4d06      	ldr	r5, [pc, #24]	; (8014360 <_close_r+0x1c>)
 8014348:	2300      	movs	r3, #0
 801434a:	4604      	mov	r4, r0
 801434c:	4608      	mov	r0, r1
 801434e:	602b      	str	r3, [r5, #0]
 8014350:	f7f0 fe1f 	bl	8004f92 <_close>
 8014354:	1c43      	adds	r3, r0, #1
 8014356:	d102      	bne.n	801435e <_close_r+0x1a>
 8014358:	682b      	ldr	r3, [r5, #0]
 801435a:	b103      	cbz	r3, 801435e <_close_r+0x1a>
 801435c:	6023      	str	r3, [r4, #0]
 801435e:	bd38      	pop	{r3, r4, r5, pc}
 8014360:	24000dac 	.word	0x24000dac

08014364 <fiprintf>:
 8014364:	b40e      	push	{r1, r2, r3}
 8014366:	b503      	push	{r0, r1, lr}
 8014368:	4601      	mov	r1, r0
 801436a:	ab03      	add	r3, sp, #12
 801436c:	4805      	ldr	r0, [pc, #20]	; (8014384 <fiprintf+0x20>)
 801436e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014372:	6800      	ldr	r0, [r0, #0]
 8014374:	9301      	str	r3, [sp, #4]
 8014376:	f7ff fe31 	bl	8013fdc <_vfiprintf_r>
 801437a:	b002      	add	sp, #8
 801437c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014380:	b003      	add	sp, #12
 8014382:	4770      	bx	lr
 8014384:	24000024 	.word	0x24000024

08014388 <_fstat_r>:
 8014388:	b538      	push	{r3, r4, r5, lr}
 801438a:	4d07      	ldr	r5, [pc, #28]	; (80143a8 <_fstat_r+0x20>)
 801438c:	2300      	movs	r3, #0
 801438e:	4604      	mov	r4, r0
 8014390:	4608      	mov	r0, r1
 8014392:	4611      	mov	r1, r2
 8014394:	602b      	str	r3, [r5, #0]
 8014396:	f7f0 fe08 	bl	8004faa <_fstat>
 801439a:	1c43      	adds	r3, r0, #1
 801439c:	d102      	bne.n	80143a4 <_fstat_r+0x1c>
 801439e:	682b      	ldr	r3, [r5, #0]
 80143a0:	b103      	cbz	r3, 80143a4 <_fstat_r+0x1c>
 80143a2:	6023      	str	r3, [r4, #0]
 80143a4:	bd38      	pop	{r3, r4, r5, pc}
 80143a6:	bf00      	nop
 80143a8:	24000dac 	.word	0x24000dac

080143ac <_isatty_r>:
 80143ac:	b538      	push	{r3, r4, r5, lr}
 80143ae:	4d06      	ldr	r5, [pc, #24]	; (80143c8 <_isatty_r+0x1c>)
 80143b0:	2300      	movs	r3, #0
 80143b2:	4604      	mov	r4, r0
 80143b4:	4608      	mov	r0, r1
 80143b6:	602b      	str	r3, [r5, #0]
 80143b8:	f7f0 fe07 	bl	8004fca <_isatty>
 80143bc:	1c43      	adds	r3, r0, #1
 80143be:	d102      	bne.n	80143c6 <_isatty_r+0x1a>
 80143c0:	682b      	ldr	r3, [r5, #0]
 80143c2:	b103      	cbz	r3, 80143c6 <_isatty_r+0x1a>
 80143c4:	6023      	str	r3, [r4, #0]
 80143c6:	bd38      	pop	{r3, r4, r5, pc}
 80143c8:	24000dac 	.word	0x24000dac

080143cc <_lseek_r>:
 80143cc:	b538      	push	{r3, r4, r5, lr}
 80143ce:	4d07      	ldr	r5, [pc, #28]	; (80143ec <_lseek_r+0x20>)
 80143d0:	4604      	mov	r4, r0
 80143d2:	4608      	mov	r0, r1
 80143d4:	4611      	mov	r1, r2
 80143d6:	2200      	movs	r2, #0
 80143d8:	602a      	str	r2, [r5, #0]
 80143da:	461a      	mov	r2, r3
 80143dc:	f7f0 fe00 	bl	8004fe0 <_lseek>
 80143e0:	1c43      	adds	r3, r0, #1
 80143e2:	d102      	bne.n	80143ea <_lseek_r+0x1e>
 80143e4:	682b      	ldr	r3, [r5, #0]
 80143e6:	b103      	cbz	r3, 80143ea <_lseek_r+0x1e>
 80143e8:	6023      	str	r3, [r4, #0]
 80143ea:	bd38      	pop	{r3, r4, r5, pc}
 80143ec:	24000dac 	.word	0x24000dac

080143f0 <__ascii_mbtowc>:
 80143f0:	b082      	sub	sp, #8
 80143f2:	b901      	cbnz	r1, 80143f6 <__ascii_mbtowc+0x6>
 80143f4:	a901      	add	r1, sp, #4
 80143f6:	b142      	cbz	r2, 801440a <__ascii_mbtowc+0x1a>
 80143f8:	b14b      	cbz	r3, 801440e <__ascii_mbtowc+0x1e>
 80143fa:	7813      	ldrb	r3, [r2, #0]
 80143fc:	600b      	str	r3, [r1, #0]
 80143fe:	7812      	ldrb	r2, [r2, #0]
 8014400:	1e10      	subs	r0, r2, #0
 8014402:	bf18      	it	ne
 8014404:	2001      	movne	r0, #1
 8014406:	b002      	add	sp, #8
 8014408:	4770      	bx	lr
 801440a:	4610      	mov	r0, r2
 801440c:	e7fb      	b.n	8014406 <__ascii_mbtowc+0x16>
 801440e:	f06f 0001 	mvn.w	r0, #1
 8014412:	e7f8      	b.n	8014406 <__ascii_mbtowc+0x16>

08014414 <__malloc_lock>:
 8014414:	4801      	ldr	r0, [pc, #4]	; (801441c <__malloc_lock+0x8>)
 8014416:	f7ff b902 	b.w	801361e <__retarget_lock_acquire_recursive>
 801441a:	bf00      	nop
 801441c:	24000da4 	.word	0x24000da4

08014420 <__malloc_unlock>:
 8014420:	4801      	ldr	r0, [pc, #4]	; (8014428 <__malloc_unlock+0x8>)
 8014422:	f7ff b8fd 	b.w	8013620 <__retarget_lock_release_recursive>
 8014426:	bf00      	nop
 8014428:	24000da4 	.word	0x24000da4

0801442c <_read_r>:
 801442c:	b538      	push	{r3, r4, r5, lr}
 801442e:	4d07      	ldr	r5, [pc, #28]	; (801444c <_read_r+0x20>)
 8014430:	4604      	mov	r4, r0
 8014432:	4608      	mov	r0, r1
 8014434:	4611      	mov	r1, r2
 8014436:	2200      	movs	r2, #0
 8014438:	602a      	str	r2, [r5, #0]
 801443a:	461a      	mov	r2, r3
 801443c:	f7f0 fd8c 	bl	8004f58 <_read>
 8014440:	1c43      	adds	r3, r0, #1
 8014442:	d102      	bne.n	801444a <_read_r+0x1e>
 8014444:	682b      	ldr	r3, [r5, #0]
 8014446:	b103      	cbz	r3, 801444a <_read_r+0x1e>
 8014448:	6023      	str	r3, [r4, #0]
 801444a:	bd38      	pop	{r3, r4, r5, pc}
 801444c:	24000dac 	.word	0x24000dac

08014450 <__ascii_wctomb>:
 8014450:	b149      	cbz	r1, 8014466 <__ascii_wctomb+0x16>
 8014452:	2aff      	cmp	r2, #255	; 0xff
 8014454:	bf85      	ittet	hi
 8014456:	238a      	movhi	r3, #138	; 0x8a
 8014458:	6003      	strhi	r3, [r0, #0]
 801445a:	700a      	strbls	r2, [r1, #0]
 801445c:	f04f 30ff 	movhi.w	r0, #4294967295
 8014460:	bf98      	it	ls
 8014462:	2001      	movls	r0, #1
 8014464:	4770      	bx	lr
 8014466:	4608      	mov	r0, r1
 8014468:	4770      	bx	lr

0801446a <abort>:
 801446a:	b508      	push	{r3, lr}
 801446c:	2006      	movs	r0, #6
 801446e:	f000 f82b 	bl	80144c8 <raise>
 8014472:	2001      	movs	r0, #1
 8014474:	f7f0 fd66 	bl	8004f44 <_exit>

08014478 <_raise_r>:
 8014478:	291f      	cmp	r1, #31
 801447a:	b538      	push	{r3, r4, r5, lr}
 801447c:	4604      	mov	r4, r0
 801447e:	460d      	mov	r5, r1
 8014480:	d904      	bls.n	801448c <_raise_r+0x14>
 8014482:	2316      	movs	r3, #22
 8014484:	6003      	str	r3, [r0, #0]
 8014486:	f04f 30ff 	mov.w	r0, #4294967295
 801448a:	bd38      	pop	{r3, r4, r5, pc}
 801448c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801448e:	b112      	cbz	r2, 8014496 <_raise_r+0x1e>
 8014490:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014494:	b94b      	cbnz	r3, 80144aa <_raise_r+0x32>
 8014496:	4620      	mov	r0, r4
 8014498:	f000 f830 	bl	80144fc <_getpid_r>
 801449c:	462a      	mov	r2, r5
 801449e:	4601      	mov	r1, r0
 80144a0:	4620      	mov	r0, r4
 80144a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80144a6:	f000 b817 	b.w	80144d8 <_kill_r>
 80144aa:	2b01      	cmp	r3, #1
 80144ac:	d00a      	beq.n	80144c4 <_raise_r+0x4c>
 80144ae:	1c59      	adds	r1, r3, #1
 80144b0:	d103      	bne.n	80144ba <_raise_r+0x42>
 80144b2:	2316      	movs	r3, #22
 80144b4:	6003      	str	r3, [r0, #0]
 80144b6:	2001      	movs	r0, #1
 80144b8:	e7e7      	b.n	801448a <_raise_r+0x12>
 80144ba:	2400      	movs	r4, #0
 80144bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80144c0:	4628      	mov	r0, r5
 80144c2:	4798      	blx	r3
 80144c4:	2000      	movs	r0, #0
 80144c6:	e7e0      	b.n	801448a <_raise_r+0x12>

080144c8 <raise>:
 80144c8:	4b02      	ldr	r3, [pc, #8]	; (80144d4 <raise+0xc>)
 80144ca:	4601      	mov	r1, r0
 80144cc:	6818      	ldr	r0, [r3, #0]
 80144ce:	f7ff bfd3 	b.w	8014478 <_raise_r>
 80144d2:	bf00      	nop
 80144d4:	24000024 	.word	0x24000024

080144d8 <_kill_r>:
 80144d8:	b538      	push	{r3, r4, r5, lr}
 80144da:	4d07      	ldr	r5, [pc, #28]	; (80144f8 <_kill_r+0x20>)
 80144dc:	2300      	movs	r3, #0
 80144de:	4604      	mov	r4, r0
 80144e0:	4608      	mov	r0, r1
 80144e2:	4611      	mov	r1, r2
 80144e4:	602b      	str	r3, [r5, #0]
 80144e6:	f7f0 fd1d 	bl	8004f24 <_kill>
 80144ea:	1c43      	adds	r3, r0, #1
 80144ec:	d102      	bne.n	80144f4 <_kill_r+0x1c>
 80144ee:	682b      	ldr	r3, [r5, #0]
 80144f0:	b103      	cbz	r3, 80144f4 <_kill_r+0x1c>
 80144f2:	6023      	str	r3, [r4, #0]
 80144f4:	bd38      	pop	{r3, r4, r5, pc}
 80144f6:	bf00      	nop
 80144f8:	24000dac 	.word	0x24000dac

080144fc <_getpid_r>:
 80144fc:	f7f0 bd0a 	b.w	8004f14 <_getpid>

08014500 <atan2>:
 8014500:	f000 b862 	b.w	80145c8 <__ieee754_atan2>
 8014504:	0000      	movs	r0, r0
	...

08014508 <sqrt>:
 8014508:	b508      	push	{r3, lr}
 801450a:	ed2d 8b04 	vpush	{d8-d9}
 801450e:	eeb0 8b40 	vmov.f64	d8, d0
 8014512:	f000 f927 	bl	8014764 <__ieee754_sqrt>
 8014516:	4b10      	ldr	r3, [pc, #64]	; (8014558 <sqrt+0x50>)
 8014518:	f993 3000 	ldrsb.w	r3, [r3]
 801451c:	3301      	adds	r3, #1
 801451e:	d011      	beq.n	8014544 <sqrt+0x3c>
 8014520:	eeb4 8b48 	vcmp.f64	d8, d8
 8014524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014528:	d60c      	bvs.n	8014544 <sqrt+0x3c>
 801452a:	ed9f 9b09 	vldr	d9, [pc, #36]	; 8014550 <sqrt+0x48>
 801452e:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8014532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014536:	d505      	bpl.n	8014544 <sqrt+0x3c>
 8014538:	f7fd fae4 	bl	8011b04 <__errno>
 801453c:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8014540:	2321      	movs	r3, #33	; 0x21
 8014542:	6003      	str	r3, [r0, #0]
 8014544:	ecbd 8b04 	vpop	{d8-d9}
 8014548:	bd08      	pop	{r3, pc}
 801454a:	bf00      	nop
 801454c:	f3af 8000 	nop.w
	...
 8014558:	240001f4 	.word	0x240001f4

0801455c <asinf>:
 801455c:	b508      	push	{r3, lr}
 801455e:	ed2d 8b02 	vpush	{d8}
 8014562:	eeb0 8a40 	vmov.f32	s16, s0
 8014566:	f000 f901 	bl	801476c <__ieee754_asinf>
 801456a:	4b13      	ldr	r3, [pc, #76]	; (80145b8 <asinf+0x5c>)
 801456c:	f993 3000 	ldrsb.w	r3, [r3]
 8014570:	3301      	adds	r3, #1
 8014572:	eef0 8a40 	vmov.f32	s17, s0
 8014576:	d01a      	beq.n	80145ae <asinf+0x52>
 8014578:	eeb4 8a48 	vcmp.f32	s16, s16
 801457c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014580:	d615      	bvs.n	80145ae <asinf+0x52>
 8014582:	eeb0 0a48 	vmov.f32	s0, s16
 8014586:	f000 fc53 	bl	8014e30 <fabsf>
 801458a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801458e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8014592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014596:	dd0a      	ble.n	80145ae <asinf+0x52>
 8014598:	f7fd fab4 	bl	8011b04 <__errno>
 801459c:	ecbd 8b02 	vpop	{d8}
 80145a0:	2321      	movs	r3, #33	; 0x21
 80145a2:	6003      	str	r3, [r0, #0]
 80145a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80145a8:	4804      	ldr	r0, [pc, #16]	; (80145bc <asinf+0x60>)
 80145aa:	f000 bc49 	b.w	8014e40 <nanf>
 80145ae:	eeb0 0a68 	vmov.f32	s0, s17
 80145b2:	ecbd 8b02 	vpop	{d8}
 80145b6:	bd08      	pop	{r3, pc}
 80145b8:	240001f4 	.word	0x240001f4
 80145bc:	08015218 	.word	0x08015218

080145c0 <atan2f>:
 80145c0:	f000 b9ba 	b.w	8014938 <__ieee754_atan2f>
 80145c4:	0000      	movs	r0, r0
	...

080145c8 <__ieee754_atan2>:
 80145c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80145ca:	ee11 6a10 	vmov	r6, s2
 80145ce:	ee11 0a90 	vmov	r0, s3
 80145d2:	4273      	negs	r3, r6
 80145d4:	4f60      	ldr	r7, [pc, #384]	; (8014758 <__ieee754_atan2+0x190>)
 80145d6:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80145da:	4333      	orrs	r3, r6
 80145dc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80145e0:	42bb      	cmp	r3, r7
 80145e2:	ed8d 0b00 	vstr	d0, [sp]
 80145e6:	d80b      	bhi.n	8014600 <__ieee754_atan2+0x38>
 80145e8:	e9dd c500 	ldrd	ip, r5, [sp]
 80145ec:	f1cc 0100 	rsb	r1, ip, #0
 80145f0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80145f4:	ea41 010c 	orr.w	r1, r1, ip
 80145f8:	ea43 71d1 	orr.w	r1, r3, r1, lsr #31
 80145fc:	42b9      	cmp	r1, r7
 80145fe:	d906      	bls.n	801460e <__ieee754_atan2+0x46>
 8014600:	ed9d 7b00 	vldr	d7, [sp]
 8014604:	ee37 7b01 	vadd.f64	d7, d7, d1
 8014608:	ed8d 7b00 	vstr	d7, [sp]
 801460c:	e054      	b.n	80146b8 <__ieee754_atan2+0xf0>
 801460e:	f100 4140 	add.w	r1, r0, #3221225472	; 0xc0000000
 8014612:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8014616:	4331      	orrs	r1, r6
 8014618:	d104      	bne.n	8014624 <__ieee754_atan2+0x5c>
 801461a:	b003      	add	sp, #12
 801461c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014620:	f000 ba2e 	b.w	8014a80 <atan>
 8014624:	1784      	asrs	r4, r0, #30
 8014626:	f004 0402 	and.w	r4, r4, #2
 801462a:	ea53 010c 	orrs.w	r1, r3, ip
 801462e:	ea44 74d5 	orr.w	r4, r4, r5, lsr #31
 8014632:	d109      	bne.n	8014648 <__ieee754_atan2+0x80>
 8014634:	2c02      	cmp	r4, #2
 8014636:	d069      	beq.n	801470c <__ieee754_atan2+0x144>
 8014638:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8014720 <__ieee754_atan2+0x158>
 801463c:	ed9d 6b00 	vldr	d6, [sp]
 8014640:	2c03      	cmp	r4, #3
 8014642:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8014646:	e7df      	b.n	8014608 <__ieee754_atan2+0x40>
 8014648:	ea52 0106 	orrs.w	r1, r2, r6
 801464c:	d107      	bne.n	801465e <__ieee754_atan2+0x96>
 801464e:	ed9f 6b36 	vldr	d6, [pc, #216]	; 8014728 <__ieee754_atan2+0x160>
 8014652:	ed9f 7b37 	vldr	d7, [pc, #220]	; 8014730 <__ieee754_atan2+0x168>
 8014656:	2d00      	cmp	r5, #0
 8014658:	fe26 7b07 	vselge.f64	d7, d6, d7
 801465c:	e7d4      	b.n	8014608 <__ieee754_atan2+0x40>
 801465e:	42ba      	cmp	r2, r7
 8014660:	d10f      	bne.n	8014682 <__ieee754_atan2+0xba>
 8014662:	4293      	cmp	r3, r2
 8014664:	f104 34ff 	add.w	r4, r4, #4294967295
 8014668:	d107      	bne.n	801467a <__ieee754_atan2+0xb2>
 801466a:	2c02      	cmp	r4, #2
 801466c:	d851      	bhi.n	8014712 <__ieee754_atan2+0x14a>
 801466e:	4b3b      	ldr	r3, [pc, #236]	; (801475c <__ieee754_atan2+0x194>)
 8014670:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8014674:	ed94 7b00 	vldr	d7, [r4]
 8014678:	e7c6      	b.n	8014608 <__ieee754_atan2+0x40>
 801467a:	2c02      	cmp	r4, #2
 801467c:	d84c      	bhi.n	8014718 <__ieee754_atan2+0x150>
 801467e:	4b38      	ldr	r3, [pc, #224]	; (8014760 <__ieee754_atan2+0x198>)
 8014680:	e7f6      	b.n	8014670 <__ieee754_atan2+0xa8>
 8014682:	42bb      	cmp	r3, r7
 8014684:	d0e3      	beq.n	801464e <__ieee754_atan2+0x86>
 8014686:	1a9b      	subs	r3, r3, r2
 8014688:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 801468c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014690:	da16      	bge.n	80146c0 <__ieee754_atan2+0xf8>
 8014692:	2800      	cmp	r0, #0
 8014694:	da01      	bge.n	801469a <__ieee754_atan2+0xd2>
 8014696:	323c      	adds	r2, #60	; 0x3c
 8014698:	db17      	blt.n	80146ca <__ieee754_atan2+0x102>
 801469a:	ed9d 7b00 	vldr	d7, [sp]
 801469e:	ee87 0b01 	vdiv.f64	d0, d7, d1
 80146a2:	f000 fae7 	bl	8014c74 <fabs>
 80146a6:	f000 f9eb 	bl	8014a80 <atan>
 80146aa:	ed8d 0b00 	vstr	d0, [sp]
 80146ae:	2c01      	cmp	r4, #1
 80146b0:	d00e      	beq.n	80146d0 <__ieee754_atan2+0x108>
 80146b2:	2c02      	cmp	r4, #2
 80146b4:	d014      	beq.n	80146e0 <__ieee754_atan2+0x118>
 80146b6:	b9f4      	cbnz	r4, 80146f6 <__ieee754_atan2+0x12e>
 80146b8:	ed9d 0b00 	vldr	d0, [sp]
 80146bc:	b003      	add	sp, #12
 80146be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80146c0:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8014728 <__ieee754_atan2+0x160>
 80146c4:	ed8d 7b00 	vstr	d7, [sp]
 80146c8:	e7f1      	b.n	80146ae <__ieee754_atan2+0xe6>
 80146ca:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8014738 <__ieee754_atan2+0x170>
 80146ce:	e7f9      	b.n	80146c4 <__ieee754_atan2+0xfc>
 80146d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80146d4:	9901      	ldr	r1, [sp, #4]
 80146d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80146da:	e9cd 2300 	strd	r2, r3, [sp]
 80146de:	e7eb      	b.n	80146b8 <__ieee754_atan2+0xf0>
 80146e0:	ed9d 6b00 	vldr	d6, [sp]
 80146e4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8014740 <__ieee754_atan2+0x178>
 80146e8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80146ec:	ed9f 6b16 	vldr	d6, [pc, #88]	; 8014748 <__ieee754_atan2+0x180>
 80146f0:	ee36 7b47 	vsub.f64	d7, d6, d7
 80146f4:	e788      	b.n	8014608 <__ieee754_atan2+0x40>
 80146f6:	ed9d 6b00 	vldr	d6, [sp]
 80146fa:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8014740 <__ieee754_atan2+0x178>
 80146fe:	ee36 7b47 	vsub.f64	d7, d6, d7
 8014702:	ed9f 6b11 	vldr	d6, [pc, #68]	; 8014748 <__ieee754_atan2+0x180>
 8014706:	ee37 7b46 	vsub.f64	d7, d7, d6
 801470a:	e77d      	b.n	8014608 <__ieee754_atan2+0x40>
 801470c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014748 <__ieee754_atan2+0x180>
 8014710:	e77a      	b.n	8014608 <__ieee754_atan2+0x40>
 8014712:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8014750 <__ieee754_atan2+0x188>
 8014716:	e777      	b.n	8014608 <__ieee754_atan2+0x40>
 8014718:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8014738 <__ieee754_atan2+0x170>
 801471c:	e774      	b.n	8014608 <__ieee754_atan2+0x40>
 801471e:	bf00      	nop
 8014720:	54442d18 	.word	0x54442d18
 8014724:	c00921fb 	.word	0xc00921fb
 8014728:	54442d18 	.word	0x54442d18
 801472c:	3ff921fb 	.word	0x3ff921fb
 8014730:	54442d18 	.word	0x54442d18
 8014734:	bff921fb 	.word	0xbff921fb
	...
 8014740:	33145c07 	.word	0x33145c07
 8014744:	3ca1a626 	.word	0x3ca1a626
 8014748:	54442d18 	.word	0x54442d18
 801474c:	400921fb 	.word	0x400921fb
 8014750:	54442d18 	.word	0x54442d18
 8014754:	3fe921fb 	.word	0x3fe921fb
 8014758:	7ff00000 	.word	0x7ff00000
 801475c:	08015328 	.word	0x08015328
 8014760:	08015340 	.word	0x08015340

08014764 <__ieee754_sqrt>:
 8014764:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8014768:	4770      	bx	lr
	...

0801476c <__ieee754_asinf>:
 801476c:	b538      	push	{r3, r4, r5, lr}
 801476e:	ee10 5a10 	vmov	r5, s0
 8014772:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014776:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801477a:	ed2d 8b04 	vpush	{d8-d9}
 801477e:	d10c      	bne.n	801479a <__ieee754_asinf+0x2e>
 8014780:	eddf 7a5d 	vldr	s15, [pc, #372]	; 80148f8 <__ieee754_asinf+0x18c>
 8014784:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80148fc <__ieee754_asinf+0x190>
 8014788:	ee60 7a27 	vmul.f32	s15, s0, s15
 801478c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014790:	eeb0 0a67 	vmov.f32	s0, s15
 8014794:	ecbd 8b04 	vpop	{d8-d9}
 8014798:	bd38      	pop	{r3, r4, r5, pc}
 801479a:	dd04      	ble.n	80147a6 <__ieee754_asinf+0x3a>
 801479c:	ee70 7a40 	vsub.f32	s15, s0, s0
 80147a0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80147a4:	e7f6      	b.n	8014794 <__ieee754_asinf+0x28>
 80147a6:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 80147aa:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80147ae:	da0b      	bge.n	80147c8 <__ieee754_asinf+0x5c>
 80147b0:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 80147b4:	da52      	bge.n	801485c <__ieee754_asinf+0xf0>
 80147b6:	eddf 7a52 	vldr	s15, [pc, #328]	; 8014900 <__ieee754_asinf+0x194>
 80147ba:	ee70 7a27 	vadd.f32	s15, s0, s15
 80147be:	eef4 7ae8 	vcmpe.f32	s15, s17
 80147c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147c6:	dce5      	bgt.n	8014794 <__ieee754_asinf+0x28>
 80147c8:	f000 fb32 	bl	8014e30 <fabsf>
 80147cc:	ee38 0ac0 	vsub.f32	s0, s17, s0
 80147d0:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 80147d4:	ee20 8a08 	vmul.f32	s16, s0, s16
 80147d8:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8014904 <__ieee754_asinf+0x198>
 80147dc:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8014908 <__ieee754_asinf+0x19c>
 80147e0:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 801490c <__ieee754_asinf+0x1a0>
 80147e4:	eea8 7a27 	vfma.f32	s14, s16, s15
 80147e8:	eddf 7a49 	vldr	s15, [pc, #292]	; 8014910 <__ieee754_asinf+0x1a4>
 80147ec:	eee7 7a08 	vfma.f32	s15, s14, s16
 80147f0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8014914 <__ieee754_asinf+0x1a8>
 80147f4:	eea7 7a88 	vfma.f32	s14, s15, s16
 80147f8:	eddf 7a47 	vldr	s15, [pc, #284]	; 8014918 <__ieee754_asinf+0x1ac>
 80147fc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014800:	ed9f 7a46 	vldr	s14, [pc, #280]	; 801491c <__ieee754_asinf+0x1b0>
 8014804:	eea7 9a88 	vfma.f32	s18, s15, s16
 8014808:	eddf 7a45 	vldr	s15, [pc, #276]	; 8014920 <__ieee754_asinf+0x1b4>
 801480c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8014810:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8014924 <__ieee754_asinf+0x1b8>
 8014814:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014818:	eddf 7a43 	vldr	s15, [pc, #268]	; 8014928 <__ieee754_asinf+0x1bc>
 801481c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014820:	eeb0 0a48 	vmov.f32	s0, s16
 8014824:	eee7 8a88 	vfma.f32	s17, s15, s16
 8014828:	f000 f924 	bl	8014a74 <__ieee754_sqrtf>
 801482c:	4b3f      	ldr	r3, [pc, #252]	; (801492c <__ieee754_asinf+0x1c0>)
 801482e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8014832:	429c      	cmp	r4, r3
 8014834:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8014838:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801483c:	dd3d      	ble.n	80148ba <__ieee754_asinf+0x14e>
 801483e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8014842:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8014930 <__ieee754_asinf+0x1c4>
 8014846:	eee0 7a26 	vfma.f32	s15, s0, s13
 801484a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80148fc <__ieee754_asinf+0x190>
 801484e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014852:	2d00      	cmp	r5, #0
 8014854:	bfd8      	it	le
 8014856:	eeb1 0a40 	vnegle.f32	s0, s0
 801485a:	e79b      	b.n	8014794 <__ieee754_asinf+0x28>
 801485c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014860:	eddf 6a28 	vldr	s13, [pc, #160]	; 8014904 <__ieee754_asinf+0x198>
 8014864:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8014908 <__ieee754_asinf+0x19c>
 8014868:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 801491c <__ieee754_asinf+0x1b0>
 801486c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014870:	eddf 6a27 	vldr	s13, [pc, #156]	; 8014910 <__ieee754_asinf+0x1a4>
 8014874:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014878:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8014914 <__ieee754_asinf+0x1a8>
 801487c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014880:	eddf 6a25 	vldr	s13, [pc, #148]	; 8014918 <__ieee754_asinf+0x1ac>
 8014884:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014888:	ed9f 7a20 	vldr	s14, [pc, #128]	; 801490c <__ieee754_asinf+0x1a0>
 801488c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014890:	eddf 6a23 	vldr	s13, [pc, #140]	; 8014920 <__ieee754_asinf+0x1b4>
 8014894:	eee7 6a86 	vfma.f32	s13, s15, s12
 8014898:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8014924 <__ieee754_asinf+0x1b8>
 801489c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80148a0:	eddf 6a21 	vldr	s13, [pc, #132]	; 8014928 <__ieee754_asinf+0x1bc>
 80148a4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80148a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80148ac:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80148b0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80148b4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80148b8:	e76c      	b.n	8014794 <__ieee754_asinf+0x28>
 80148ba:	ee10 3a10 	vmov	r3, s0
 80148be:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80148c2:	f023 030f 	bic.w	r3, r3, #15
 80148c6:	ee07 3a10 	vmov	s14, r3
 80148ca:	eea7 8a47 	vfms.f32	s16, s14, s14
 80148ce:	ee70 7a07 	vadd.f32	s15, s0, s14
 80148d2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80148d6:	eec8 5a27 	vdiv.f32	s11, s16, s15
 80148da:	eddf 7a07 	vldr	s15, [pc, #28]	; 80148f8 <__ieee754_asinf+0x18c>
 80148de:	eee5 7ae6 	vfms.f32	s15, s11, s13
 80148e2:	eed0 7a06 	vfnms.f32	s15, s0, s12
 80148e6:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8014934 <__ieee754_asinf+0x1c8>
 80148ea:	eeb0 6a40 	vmov.f32	s12, s0
 80148ee:	eea7 6a66 	vfms.f32	s12, s14, s13
 80148f2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80148f6:	e7aa      	b.n	801484e <__ieee754_asinf+0xe2>
 80148f8:	b33bbd2e 	.word	0xb33bbd2e
 80148fc:	3fc90fdb 	.word	0x3fc90fdb
 8014900:	7149f2ca 	.word	0x7149f2ca
 8014904:	3811ef08 	.word	0x3811ef08
 8014908:	3a4f7f04 	.word	0x3a4f7f04
 801490c:	3e2aaaab 	.word	0x3e2aaaab
 8014910:	bd241146 	.word	0xbd241146
 8014914:	3e4e0aa8 	.word	0x3e4e0aa8
 8014918:	bea6b090 	.word	0xbea6b090
 801491c:	3d9dc62e 	.word	0x3d9dc62e
 8014920:	bf303361 	.word	0xbf303361
 8014924:	4001572d 	.word	0x4001572d
 8014928:	c019d139 	.word	0xc019d139
 801492c:	3f799999 	.word	0x3f799999
 8014930:	333bbd2e 	.word	0x333bbd2e
 8014934:	3f490fdb 	.word	0x3f490fdb

08014938 <__ieee754_atan2f>:
 8014938:	ee10 2a90 	vmov	r2, s1
 801493c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8014940:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014944:	b510      	push	{r4, lr}
 8014946:	eef0 7a40 	vmov.f32	s15, s0
 801494a:	dc06      	bgt.n	801495a <__ieee754_atan2f+0x22>
 801494c:	ee10 0a10 	vmov	r0, s0
 8014950:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8014954:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014958:	dd04      	ble.n	8014964 <__ieee754_atan2f+0x2c>
 801495a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801495e:	eeb0 0a67 	vmov.f32	s0, s15
 8014962:	bd10      	pop	{r4, pc}
 8014964:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8014968:	d103      	bne.n	8014972 <__ieee754_atan2f+0x3a>
 801496a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801496e:	f000 b98b 	b.w	8014c88 <atanf>
 8014972:	1794      	asrs	r4, r2, #30
 8014974:	f004 0402 	and.w	r4, r4, #2
 8014978:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801497c:	b93b      	cbnz	r3, 801498e <__ieee754_atan2f+0x56>
 801497e:	2c02      	cmp	r4, #2
 8014980:	d05c      	beq.n	8014a3c <__ieee754_atan2f+0x104>
 8014982:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8014a50 <__ieee754_atan2f+0x118>
 8014986:	2c03      	cmp	r4, #3
 8014988:	fe47 7a00 	vseleq.f32	s15, s14, s0
 801498c:	e7e7      	b.n	801495e <__ieee754_atan2f+0x26>
 801498e:	b939      	cbnz	r1, 80149a0 <__ieee754_atan2f+0x68>
 8014990:	eddf 7a30 	vldr	s15, [pc, #192]	; 8014a54 <__ieee754_atan2f+0x11c>
 8014994:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8014a58 <__ieee754_atan2f+0x120>
 8014998:	2800      	cmp	r0, #0
 801499a:	fe67 7a80 	vselge.f32	s15, s15, s0
 801499e:	e7de      	b.n	801495e <__ieee754_atan2f+0x26>
 80149a0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80149a4:	d110      	bne.n	80149c8 <__ieee754_atan2f+0x90>
 80149a6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80149aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80149ae:	d107      	bne.n	80149c0 <__ieee754_atan2f+0x88>
 80149b0:	2c02      	cmp	r4, #2
 80149b2:	d846      	bhi.n	8014a42 <__ieee754_atan2f+0x10a>
 80149b4:	4b29      	ldr	r3, [pc, #164]	; (8014a5c <__ieee754_atan2f+0x124>)
 80149b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80149ba:	edd4 7a00 	vldr	s15, [r4]
 80149be:	e7ce      	b.n	801495e <__ieee754_atan2f+0x26>
 80149c0:	2c02      	cmp	r4, #2
 80149c2:	d841      	bhi.n	8014a48 <__ieee754_atan2f+0x110>
 80149c4:	4b26      	ldr	r3, [pc, #152]	; (8014a60 <__ieee754_atan2f+0x128>)
 80149c6:	e7f6      	b.n	80149b6 <__ieee754_atan2f+0x7e>
 80149c8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80149cc:	d0e0      	beq.n	8014990 <__ieee754_atan2f+0x58>
 80149ce:	1a5b      	subs	r3, r3, r1
 80149d0:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 80149d4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80149d8:	da1a      	bge.n	8014a10 <__ieee754_atan2f+0xd8>
 80149da:	2a00      	cmp	r2, #0
 80149dc:	da01      	bge.n	80149e2 <__ieee754_atan2f+0xaa>
 80149de:	313c      	adds	r1, #60	; 0x3c
 80149e0:	db19      	blt.n	8014a16 <__ieee754_atan2f+0xde>
 80149e2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80149e6:	f000 fa23 	bl	8014e30 <fabsf>
 80149ea:	f000 f94d 	bl	8014c88 <atanf>
 80149ee:	eef0 7a40 	vmov.f32	s15, s0
 80149f2:	2c01      	cmp	r4, #1
 80149f4:	d012      	beq.n	8014a1c <__ieee754_atan2f+0xe4>
 80149f6:	2c02      	cmp	r4, #2
 80149f8:	d017      	beq.n	8014a2a <__ieee754_atan2f+0xf2>
 80149fa:	2c00      	cmp	r4, #0
 80149fc:	d0af      	beq.n	801495e <__ieee754_atan2f+0x26>
 80149fe:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8014a64 <__ieee754_atan2f+0x12c>
 8014a02:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014a06:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8014a68 <__ieee754_atan2f+0x130>
 8014a0a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014a0e:	e7a6      	b.n	801495e <__ieee754_atan2f+0x26>
 8014a10:	eddf 7a10 	vldr	s15, [pc, #64]	; 8014a54 <__ieee754_atan2f+0x11c>
 8014a14:	e7ed      	b.n	80149f2 <__ieee754_atan2f+0xba>
 8014a16:	eddf 7a15 	vldr	s15, [pc, #84]	; 8014a6c <__ieee754_atan2f+0x134>
 8014a1a:	e7ea      	b.n	80149f2 <__ieee754_atan2f+0xba>
 8014a1c:	ee17 3a90 	vmov	r3, s15
 8014a20:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014a24:	ee07 3a90 	vmov	s15, r3
 8014a28:	e799      	b.n	801495e <__ieee754_atan2f+0x26>
 8014a2a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8014a64 <__ieee754_atan2f+0x12c>
 8014a2e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014a32:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8014a68 <__ieee754_atan2f+0x130>
 8014a36:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014a3a:	e790      	b.n	801495e <__ieee754_atan2f+0x26>
 8014a3c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8014a68 <__ieee754_atan2f+0x130>
 8014a40:	e78d      	b.n	801495e <__ieee754_atan2f+0x26>
 8014a42:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8014a70 <__ieee754_atan2f+0x138>
 8014a46:	e78a      	b.n	801495e <__ieee754_atan2f+0x26>
 8014a48:	eddf 7a08 	vldr	s15, [pc, #32]	; 8014a6c <__ieee754_atan2f+0x134>
 8014a4c:	e787      	b.n	801495e <__ieee754_atan2f+0x26>
 8014a4e:	bf00      	nop
 8014a50:	c0490fdb 	.word	0xc0490fdb
 8014a54:	3fc90fdb 	.word	0x3fc90fdb
 8014a58:	bfc90fdb 	.word	0xbfc90fdb
 8014a5c:	08015358 	.word	0x08015358
 8014a60:	08015364 	.word	0x08015364
 8014a64:	33bbbd2e 	.word	0x33bbbd2e
 8014a68:	40490fdb 	.word	0x40490fdb
 8014a6c:	00000000 	.word	0x00000000
 8014a70:	3f490fdb 	.word	0x3f490fdb

08014a74 <__ieee754_sqrtf>:
 8014a74:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014a78:	4770      	bx	lr
 8014a7a:	0000      	movs	r0, r0
 8014a7c:	0000      	movs	r0, r0
	...

08014a80 <atan>:
 8014a80:	b538      	push	{r3, r4, r5, lr}
 8014a82:	eeb0 7b40 	vmov.f64	d7, d0
 8014a86:	ee17 5a90 	vmov	r5, s15
 8014a8a:	4b73      	ldr	r3, [pc, #460]	; (8014c58 <atan+0x1d8>)
 8014a8c:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014a90:	429c      	cmp	r4, r3
 8014a92:	dd13      	ble.n	8014abc <atan+0x3c>
 8014a94:	4b71      	ldr	r3, [pc, #452]	; (8014c5c <atan+0x1dc>)
 8014a96:	429c      	cmp	r4, r3
 8014a98:	dc03      	bgt.n	8014aa2 <atan+0x22>
 8014a9a:	d107      	bne.n	8014aac <atan+0x2c>
 8014a9c:	ee10 3a10 	vmov	r3, s0
 8014aa0:	b123      	cbz	r3, 8014aac <atan+0x2c>
 8014aa2:	ee37 7b07 	vadd.f64	d7, d7, d7
 8014aa6:	eeb0 0b47 	vmov.f64	d0, d7
 8014aaa:	bd38      	pop	{r3, r4, r5, pc}
 8014aac:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8014be8 <atan+0x168>
 8014ab0:	ed9f 7b4f 	vldr	d7, [pc, #316]	; 8014bf0 <atan+0x170>
 8014ab4:	2d00      	cmp	r5, #0
 8014ab6:	fe36 7b07 	vselgt.f64	d7, d6, d7
 8014aba:	e7f4      	b.n	8014aa6 <atan+0x26>
 8014abc:	4b68      	ldr	r3, [pc, #416]	; (8014c60 <atan+0x1e0>)
 8014abe:	429c      	cmp	r4, r3
 8014ac0:	dc11      	bgt.n	8014ae6 <atan+0x66>
 8014ac2:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8014ac6:	429c      	cmp	r4, r3
 8014ac8:	dc0a      	bgt.n	8014ae0 <atan+0x60>
 8014aca:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8014ace:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 8014bf8 <atan+0x178>
 8014ad2:	ee30 6b06 	vadd.f64	d6, d0, d6
 8014ad6:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8014ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ade:	dce2      	bgt.n	8014aa6 <atan+0x26>
 8014ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8014ae4:	e013      	b.n	8014b0e <atan+0x8e>
 8014ae6:	f000 f8c5 	bl	8014c74 <fabs>
 8014aea:	4b5e      	ldr	r3, [pc, #376]	; (8014c64 <atan+0x1e4>)
 8014aec:	429c      	cmp	r4, r3
 8014aee:	dc4f      	bgt.n	8014b90 <atan+0x110>
 8014af0:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8014af4:	429c      	cmp	r4, r3
 8014af6:	dc41      	bgt.n	8014b7c <atan+0xfc>
 8014af8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8014afc:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8014b00:	2300      	movs	r3, #0
 8014b02:	eea0 6b07 	vfma.f64	d6, d0, d7
 8014b06:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014b0a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8014b0e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014c00 <atan+0x180>
 8014b12:	ee27 4b07 	vmul.f64	d4, d7, d7
 8014b16:	ee24 5b04 	vmul.f64	d5, d4, d4
 8014b1a:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8014c08 <atan+0x188>
 8014b1e:	eea5 3b06 	vfma.f64	d3, d5, d6
 8014b22:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8014c10 <atan+0x190>
 8014b26:	eea3 6b05 	vfma.f64	d6, d3, d5
 8014b2a:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8014c18 <atan+0x198>
 8014b2e:	eea6 3b05 	vfma.f64	d3, d6, d5
 8014b32:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8014c20 <atan+0x1a0>
 8014b36:	eea3 6b05 	vfma.f64	d6, d3, d5
 8014b3a:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8014c28 <atan+0x1a8>
 8014b3e:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 8014c30 <atan+0x1b0>
 8014b42:	eea6 3b05 	vfma.f64	d3, d6, d5
 8014b46:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014c38 <atan+0x1b8>
 8014b4a:	eea5 2b06 	vfma.f64	d2, d5, d6
 8014b4e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014c40 <atan+0x1c0>
 8014b52:	eea2 6b05 	vfma.f64	d6, d2, d5
 8014b56:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 8014c48 <atan+0x1c8>
 8014b5a:	eea6 2b05 	vfma.f64	d2, d6, d5
 8014b5e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014c50 <atan+0x1d0>
 8014b62:	1c5a      	adds	r2, r3, #1
 8014b64:	eea2 6b05 	vfma.f64	d6, d2, d5
 8014b68:	ee26 6b05 	vmul.f64	d6, d6, d5
 8014b6c:	eea3 6b04 	vfma.f64	d6, d3, d4
 8014b70:	ee27 6b06 	vmul.f64	d6, d7, d6
 8014b74:	d121      	bne.n	8014bba <atan+0x13a>
 8014b76:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014b7a:	e794      	b.n	8014aa6 <atan+0x26>
 8014b7c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8014b80:	2301      	movs	r3, #1
 8014b82:	ee30 6b47 	vsub.f64	d6, d0, d7
 8014b86:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014b8a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8014b8e:	e7be      	b.n	8014b0e <atan+0x8e>
 8014b90:	4b35      	ldr	r3, [pc, #212]	; (8014c68 <atan+0x1e8>)
 8014b92:	429c      	cmp	r4, r3
 8014b94:	da0b      	bge.n	8014bae <atan+0x12e>
 8014b96:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8014b9a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8014b9e:	ee30 5b47 	vsub.f64	d5, d0, d7
 8014ba2:	eea0 6b07 	vfma.f64	d6, d0, d7
 8014ba6:	2302      	movs	r3, #2
 8014ba8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8014bac:	e7af      	b.n	8014b0e <atan+0x8e>
 8014bae:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8014bb2:	2303      	movs	r3, #3
 8014bb4:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8014bb8:	e7a9      	b.n	8014b0e <atan+0x8e>
 8014bba:	4a2c      	ldr	r2, [pc, #176]	; (8014c6c <atan+0x1ec>)
 8014bbc:	492c      	ldr	r1, [pc, #176]	; (8014c70 <atan+0x1f0>)
 8014bbe:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8014bc2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8014bc6:	ed93 5b00 	vldr	d5, [r3]
 8014bca:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014bce:	ee36 7b47 	vsub.f64	d7, d6, d7
 8014bd2:	ed92 6b00 	vldr	d6, [r2]
 8014bd6:	2d00      	cmp	r5, #0
 8014bd8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8014bdc:	bfb8      	it	lt
 8014bde:	eeb1 7b47 	vneglt.f64	d7, d7
 8014be2:	e760      	b.n	8014aa6 <atan+0x26>
 8014be4:	f3af 8000 	nop.w
 8014be8:	54442d18 	.word	0x54442d18
 8014bec:	3ff921fb 	.word	0x3ff921fb
 8014bf0:	54442d18 	.word	0x54442d18
 8014bf4:	bff921fb 	.word	0xbff921fb
 8014bf8:	8800759c 	.word	0x8800759c
 8014bfc:	7e37e43c 	.word	0x7e37e43c
 8014c00:	e322da11 	.word	0xe322da11
 8014c04:	3f90ad3a 	.word	0x3f90ad3a
 8014c08:	24760deb 	.word	0x24760deb
 8014c0c:	3fa97b4b 	.word	0x3fa97b4b
 8014c10:	a0d03d51 	.word	0xa0d03d51
 8014c14:	3fb10d66 	.word	0x3fb10d66
 8014c18:	c54c206e 	.word	0xc54c206e
 8014c1c:	3fb745cd 	.word	0x3fb745cd
 8014c20:	920083ff 	.word	0x920083ff
 8014c24:	3fc24924 	.word	0x3fc24924
 8014c28:	5555550d 	.word	0x5555550d
 8014c2c:	3fd55555 	.word	0x3fd55555
 8014c30:	52defd9a 	.word	0x52defd9a
 8014c34:	bfadde2d 	.word	0xbfadde2d
 8014c38:	2c6a6c2f 	.word	0x2c6a6c2f
 8014c3c:	bfa2b444 	.word	0xbfa2b444
 8014c40:	af749a6d 	.word	0xaf749a6d
 8014c44:	bfb3b0f2 	.word	0xbfb3b0f2
 8014c48:	fe231671 	.word	0xfe231671
 8014c4c:	bfbc71c6 	.word	0xbfbc71c6
 8014c50:	9998ebc4 	.word	0x9998ebc4
 8014c54:	bfc99999 	.word	0xbfc99999
 8014c58:	440fffff 	.word	0x440fffff
 8014c5c:	7ff00000 	.word	0x7ff00000
 8014c60:	3fdbffff 	.word	0x3fdbffff
 8014c64:	3ff2ffff 	.word	0x3ff2ffff
 8014c68:	40038000 	.word	0x40038000
 8014c6c:	08015370 	.word	0x08015370
 8014c70:	08015390 	.word	0x08015390

08014c74 <fabs>:
 8014c74:	ec51 0b10 	vmov	r0, r1, d0
 8014c78:	ee10 2a10 	vmov	r2, s0
 8014c7c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014c80:	ec43 2b10 	vmov	d0, r2, r3
 8014c84:	4770      	bx	lr
	...

08014c88 <atanf>:
 8014c88:	b538      	push	{r3, r4, r5, lr}
 8014c8a:	ee10 5a10 	vmov	r5, s0
 8014c8e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014c92:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8014c96:	eef0 7a40 	vmov.f32	s15, s0
 8014c9a:	db0f      	blt.n	8014cbc <atanf+0x34>
 8014c9c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8014ca0:	dd04      	ble.n	8014cac <atanf+0x24>
 8014ca2:	ee70 7a00 	vadd.f32	s15, s0, s0
 8014ca6:	eeb0 0a67 	vmov.f32	s0, s15
 8014caa:	bd38      	pop	{r3, r4, r5, pc}
 8014cac:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8014de4 <atanf+0x15c>
 8014cb0:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8014de8 <atanf+0x160>
 8014cb4:	2d00      	cmp	r5, #0
 8014cb6:	fe77 7a80 	vselgt.f32	s15, s15, s0
 8014cba:	e7f4      	b.n	8014ca6 <atanf+0x1e>
 8014cbc:	4b4b      	ldr	r3, [pc, #300]	; (8014dec <atanf+0x164>)
 8014cbe:	429c      	cmp	r4, r3
 8014cc0:	dc10      	bgt.n	8014ce4 <atanf+0x5c>
 8014cc2:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8014cc6:	da0a      	bge.n	8014cde <atanf+0x56>
 8014cc8:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8014df0 <atanf+0x168>
 8014ccc:	ee30 7a07 	vadd.f32	s14, s0, s14
 8014cd0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8014cd4:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8014cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cdc:	dce3      	bgt.n	8014ca6 <atanf+0x1e>
 8014cde:	f04f 33ff 	mov.w	r3, #4294967295
 8014ce2:	e013      	b.n	8014d0c <atanf+0x84>
 8014ce4:	f000 f8a4 	bl	8014e30 <fabsf>
 8014ce8:	4b42      	ldr	r3, [pc, #264]	; (8014df4 <atanf+0x16c>)
 8014cea:	429c      	cmp	r4, r3
 8014cec:	dc4f      	bgt.n	8014d8e <atanf+0x106>
 8014cee:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8014cf2:	429c      	cmp	r4, r3
 8014cf4:	dc41      	bgt.n	8014d7a <atanf+0xf2>
 8014cf6:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8014cfa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014cfe:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014d02:	2300      	movs	r3, #0
 8014d04:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014d08:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014d0c:	1c5a      	adds	r2, r3, #1
 8014d0e:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8014d12:	eddf 5a39 	vldr	s11, [pc, #228]	; 8014df8 <atanf+0x170>
 8014d16:	ed9f 6a39 	vldr	s12, [pc, #228]	; 8014dfc <atanf+0x174>
 8014d1a:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8014e00 <atanf+0x178>
 8014d1e:	ed9f 0a39 	vldr	s0, [pc, #228]	; 8014e04 <atanf+0x17c>
 8014d22:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8014d26:	eea7 6a25 	vfma.f32	s12, s14, s11
 8014d2a:	eddf 5a37 	vldr	s11, [pc, #220]	; 8014e08 <atanf+0x180>
 8014d2e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014d32:	ed9f 6a36 	vldr	s12, [pc, #216]	; 8014e0c <atanf+0x184>
 8014d36:	eea5 6a87 	vfma.f32	s12, s11, s14
 8014d3a:	eddf 5a35 	vldr	s11, [pc, #212]	; 8014e10 <atanf+0x188>
 8014d3e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014d42:	ed9f 6a34 	vldr	s12, [pc, #208]	; 8014e14 <atanf+0x18c>
 8014d46:	eea5 6a87 	vfma.f32	s12, s11, s14
 8014d4a:	eddf 5a33 	vldr	s11, [pc, #204]	; 8014e18 <atanf+0x190>
 8014d4e:	eee7 5a05 	vfma.f32	s11, s14, s10
 8014d52:	ed9f 5a32 	vldr	s10, [pc, #200]	; 8014e1c <atanf+0x194>
 8014d56:	eea5 5a87 	vfma.f32	s10, s11, s14
 8014d5a:	eddf 5a31 	vldr	s11, [pc, #196]	; 8014e20 <atanf+0x198>
 8014d5e:	eee5 5a07 	vfma.f32	s11, s10, s14
 8014d62:	eea5 0a87 	vfma.f32	s0, s11, s14
 8014d66:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014d6a:	eea6 0a26 	vfma.f32	s0, s12, s13
 8014d6e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8014d72:	d121      	bne.n	8014db8 <atanf+0x130>
 8014d74:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014d78:	e795      	b.n	8014ca6 <atanf+0x1e>
 8014d7a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014d7e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014d82:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014d86:	2301      	movs	r3, #1
 8014d88:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014d8c:	e7be      	b.n	8014d0c <atanf+0x84>
 8014d8e:	4b25      	ldr	r3, [pc, #148]	; (8014e24 <atanf+0x19c>)
 8014d90:	429c      	cmp	r4, r3
 8014d92:	dc0b      	bgt.n	8014dac <atanf+0x124>
 8014d94:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8014d98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014d9c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014da0:	2302      	movs	r3, #2
 8014da2:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014daa:	e7af      	b.n	8014d0c <atanf+0x84>
 8014dac:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014db0:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014db4:	2303      	movs	r3, #3
 8014db6:	e7a9      	b.n	8014d0c <atanf+0x84>
 8014db8:	4a1b      	ldr	r2, [pc, #108]	; (8014e28 <atanf+0x1a0>)
 8014dba:	491c      	ldr	r1, [pc, #112]	; (8014e2c <atanf+0x1a4>)
 8014dbc:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014dc0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014dc4:	ed93 7a00 	vldr	s14, [r3]
 8014dc8:	ee30 0a47 	vsub.f32	s0, s0, s14
 8014dcc:	2d00      	cmp	r5, #0
 8014dce:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014dd2:	ed92 0a00 	vldr	s0, [r2]
 8014dd6:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014dda:	bfb8      	it	lt
 8014ddc:	eef1 7a67 	vneglt.f32	s15, s15
 8014de0:	e761      	b.n	8014ca6 <atanf+0x1e>
 8014de2:	bf00      	nop
 8014de4:	3fc90fdb 	.word	0x3fc90fdb
 8014de8:	bfc90fdb 	.word	0xbfc90fdb
 8014dec:	3edfffff 	.word	0x3edfffff
 8014df0:	7149f2ca 	.word	0x7149f2ca
 8014df4:	3f97ffff 	.word	0x3f97ffff
 8014df8:	3c8569d7 	.word	0x3c8569d7
 8014dfc:	3d4bda59 	.word	0x3d4bda59
 8014e00:	bd15a221 	.word	0xbd15a221
 8014e04:	be4ccccd 	.word	0xbe4ccccd
 8014e08:	3d886b35 	.word	0x3d886b35
 8014e0c:	3dba2e6e 	.word	0x3dba2e6e
 8014e10:	3e124925 	.word	0x3e124925
 8014e14:	3eaaaaab 	.word	0x3eaaaaab
 8014e18:	bd6ef16b 	.word	0xbd6ef16b
 8014e1c:	bd9d8795 	.word	0xbd9d8795
 8014e20:	bde38e38 	.word	0xbde38e38
 8014e24:	401bffff 	.word	0x401bffff
 8014e28:	080153b0 	.word	0x080153b0
 8014e2c:	080153c0 	.word	0x080153c0

08014e30 <fabsf>:
 8014e30:	ee10 3a10 	vmov	r3, s0
 8014e34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014e38:	ee00 3a10 	vmov	s0, r3
 8014e3c:	4770      	bx	lr
	...

08014e40 <nanf>:
 8014e40:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014e48 <nanf+0x8>
 8014e44:	4770      	bx	lr
 8014e46:	bf00      	nop
 8014e48:	7fc00000 	.word	0x7fc00000

08014e4c <_init>:
 8014e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e4e:	bf00      	nop
 8014e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e52:	bc08      	pop	{r3}
 8014e54:	469e      	mov	lr, r3
 8014e56:	4770      	bx	lr

08014e58 <_fini>:
 8014e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e5a:	bf00      	nop
 8014e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e5e:	bc08      	pop	{r3}
 8014e60:	469e      	mov	lr, r3
 8014e62:	4770      	bx	lr
