

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   84 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:700.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:700000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000142857142857
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
42d117fd331a1a4ac158c91be88c7a56  /home/gpgpu-sim/ECE523_Repo/benchmarks/test/gaussian-rodinia-3.1
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=gaussian.cu
self exe links to: /home/gpgpu-sim/ECE523_Repo/benchmarks/test/gaussian-rodinia-3.1
Running md5sum using "md5sum /home/gpgpu-sim/ECE523_Repo/benchmarks/test/gaussian-rodinia-3.1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/ECE523_Repo/benchmarks/test/gaussian-rodinia-3.1 > _cuobjdump_complete_output_3tEkS0"
Parsing file _cuobjdump_complete_output_3tEkS0
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: gaussian.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: gaussian.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: gaussian.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: gaussian.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: gaussian.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: gaussian.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: gaussian.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: gaussian.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z4Fan2PfS_S_iii : hostFun 0x0x40219f, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z4Fan1PfS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4Fan1PfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4Fan1PfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:44) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z4Fan1PfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4Fan1PfS_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z4Fan2PfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4Fan2PfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z4Fan2PfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:119) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x200 (_1.ptx:131) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2b8 (_1.ptx:158) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z4Fan2PfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4Fan2PfS_S_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Vx6p32"
Running: cat _ptx_Vx6p32 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wUpze5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_wUpze5 --output-file  /dev/null 2> _ptx_Vx6p32info"
GPGPU-Sim PTX: Kernel '_Z4Fan1PfS_ii' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z4Fan2PfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Vx6p32 _ptx2_wUpze5 _ptx_Vx6p32info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z4Fan1PfS_ii : hostFun 0x0x402067, fat_cubin_handle = 1
WG size of kernel 1 = 512, WG size of kernel 2= 4 X 4
Create matrix internally in parse, size = 16 

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Fri Feb  1 22:49:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2018,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 1.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2019
gpu_sim_insn = 7543
gpu_ipc =       3.7360
gpu_tot_sim_cycle = 2019
gpu_tot_sim_insn = 7543
gpu_tot_ipc =       3.7360
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=7543

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 161
	L1I_total_cache_misses = 18
	L1I_total_cache_miss_rate = 0.1118
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 17
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.9412
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 66
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.4848
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 8480
gpgpu_n_tot_w_icount = 265
gpgpu_n_stall_shd_mem = 267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8
gpgpu_n_mem_write_global = 8
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 30
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2078
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:286	W0_Idle:2751	W0_Scoreboard:764	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:25	W16:0	W17:1	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:239
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 992 {40:1,136:7,}
traffic_breakdown_coretomem[INST_ACC_R] = 24 {8:3,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1088 {136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64 {8:8,}
traffic_breakdown_memtocore[INST_ACC_R] = 408 {136:3,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 287 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 2018 
mrq_lat_table:12 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3 	4 	2 	0 	0 	0 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28/12 = 2.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 5/2 = 2.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         95    none      none      none         280    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         301    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         288       151    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         296       147    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         142    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         137    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2019 n_nop=2003 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.009906
n_activity=184 dram_eff=0.1087
bk0: 6a 1947i bk1: 0a 2017i bk2: 0a 2020i bk3: 0a 2020i bk4: 4a 1997i bk5: 0a 2018i bk6: 0a 2018i bk7: 0a 2018i bk8: 0a 2019i bk9: 0a 2019i bk10: 0a 2019i bk11: 0a 2019i bk12: 0a 2019i bk13: 0a 2019i bk14: 0a 2019i bk15: 0a 2019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000990589
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2019 n_nop=2011 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.005944
n_activity=80 dram_eff=0.15
bk0: 2a 2003i bk1: 0a 2019i bk2: 0a 2020i bk3: 0a 2020i bk4: 4a 1997i bk5: 0a 2018i bk6: 0a 2018i bk7: 0a 2018i bk8: 0a 2019i bk9: 0a 2019i bk10: 0a 2019i bk11: 0a 2019i bk12: 0a 2019i bk13: 0a 2019i bk14: 0a 2019i bk15: 0a 2019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00693413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80000000, atomic=0 1 entries : 0x7fbde4054a50 :  mf: uid=   505, sid01:w00, part=2, addr=0x80000040, load , size=32, unknown  status = IN_PARTITION_DRAM (2018), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2019 n_nop=2006 n_act=2 n_pre=0 n_req=6 n_rd=8 n_write=3 bw_util=0.0109
n_activity=91 dram_eff=0.2418
bk0: 0a 2019i bk1: 0a 2020i bk2: 0a 2020i bk3: 0a 2020i bk4: 4a 1997i bk5: 4a 1967i bk6: 0a 2017i bk7: 0a 2018i bk8: 0a 2018i bk9: 0a 2019i bk10: 0a 2019i bk11: 0a 2019i bk12: 0a 2019i bk13: 0a 2019i bk14: 0a 2019i bk15: 0a 2019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0391283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80000100, atomic=0 1 entries : 0x7fbde4055750 :  mf: uid=   503, sid01:w00, part=3, addr=0x80000100, load , size=128, unknown  status = IN_PARTITION_DRAM (2009), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2019 n_nop=2005 n_act=2 n_pre=0 n_req=6 n_rd=8 n_write=4 bw_util=0.01189
n_activity=103 dram_eff=0.233
bk0: 0a 2019i bk1: 0a 2020i bk2: 0a 2020i bk3: 0a 2020i bk4: 4a 1997i bk5: 4a 1964i bk6: 0a 2017i bk7: 0a 2018i bk8: 0a 2018i bk9: 0a 2019i bk10: 0a 2019i bk11: 0a 2019i bk12: 0a 2019i bk13: 0a 2019i bk14: 0a 2019i bk15: 0a 2019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0376424
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2019 n_nop=2010 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.007925
n_activity=65 dram_eff=0.2462
bk0: 0a 2019i bk1: 0a 2020i bk2: 0a 2020i bk3: 0a 2020i bk4: 0a 2020i bk5: 4a 1965i bk6: 0a 2018i bk7: 0a 2018i bk8: 0a 2018i bk9: 0a 2018i bk10: 0a 2018i bk11: 0a 2019i bk12: 0a 2019i bk13: 0a 2019i bk14: 0a 2019i bk15: 0a 2019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0307083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2019 n_nop=2010 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.007925
n_activity=65 dram_eff=0.2462
bk0: 0a 2019i bk1: 0a 2020i bk2: 0a 2020i bk3: 0a 2020i bk4: 0a 2020i bk5: 4a 1965i bk6: 0a 2018i bk7: 0a 2018i bk8: 0a 2018i bk9: 0a 2018i bk10: 0a 2018i bk11: 0a 2019i bk12: 0a 2019i bk13: 0a 2019i bk14: 0a 2019i bk15: 0a 2019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0307083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 20
L2_total_cache_misses = 20
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=66
icnt_total_pkts_simt_to_mem=49
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.575
	minimum = 6
	maximum = 38
Network latency average = 11.725
	minimum = 6
	maximum = 38
Slowest packet = 20
Flit latency average = 11.5217
	minimum = 6
	maximum = 34
Slowest flit = 50
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00073377
	minimum = 0 (at node 0)
	maximum = 0.00990589 (at node 1)
Accepted packet rate average = 0.00073377
	minimum = 0 (at node 0)
	maximum = 0.00990589 (at node 1)
Injected flit rate average = 0.00210959
	minimum = 0 (at node 0)
	maximum = 0.0242694 (at node 1)
Accepted flit rate average= 0.00210959
	minimum = 0 (at node 0)
	maximum = 0.0326895 (at node 1)
Injected packet length average = 2.875
Accepted packet length average = 2.875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.575 (1 samples)
	minimum = 6 (1 samples)
	maximum = 38 (1 samples)
Network latency average = 11.725 (1 samples)
	minimum = 6 (1 samples)
	maximum = 38 (1 samples)
Flit latency average = 11.5217 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00073377 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00990589 (1 samples)
Accepted packet rate average = 0.00073377 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00990589 (1 samples)
Injected flit rate average = 0.00210959 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0242694 (1 samples)
Accepted flit rate average = 0.00210959 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0326895 (1 samples)
Injected packet size average = 2.875 (1 samples)
Accepted packet size average = 2.875 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 7543 (inst/sec)
gpgpu_simulation_rate = 2019 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,2019)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,2019)
GPGPU-Sim uArch: cycles simulated: 2519  inst.: 10779 (ipc= 6.5) sim_rate=5389 (inst/sec) elapsed = 0:0:00:02 / Fri Feb  1 22:49:13 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1120,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1244,2019), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1326,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1330,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1348,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1350,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1357,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1366,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1402,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1420,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1469,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1495,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 3519  inst.: 19065 (ipc= 7.7) sim_rate=6355 (inst/sec) elapsed = 0:0:00:03 / Fri Feb  1 22:49:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1522,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1606,2019), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 5.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 1607
gpu_sim_insn = 11522
gpu_ipc =       7.1699
gpu_tot_sim_cycle = 3626
gpu_tot_sim_insn = 19065
gpu_tot_ipc =       5.2579
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 174
gpu_total_sim_rate=6355

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 674
	L1I_total_cache_misses = 83
	L1I_total_cache_miss_rate = 0.1231
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 27, Miss = 19, Miss_rate = 0.704, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 12, Miss = 6, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 188
	L1D_total_cache_misses = 115
	L1D_total_cache_miss_rate = 0.6117
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 214
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 591
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 83
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
49, 
gpgpu_n_tot_thrd_icount = 35488
gpgpu_n_tot_w_icount = 1109
gpgpu_n_stall_shd_mem = 358
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 107
gpgpu_n_mem_write_global = 56
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 795
gpgpu_n_store_insn = 270
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4333
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291	W0_Idle:36129	W0_Scoreboard:8085	W1:0	W2:0	W3:14	W4:46	W5:0	W6:0	W7:0	W8:0	W9:1	W10:0	W11:0	W12:134	W13:0	W14:0	W15:25	W16:649	W17:1	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:239
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 856 {8:107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4480 {40:32,72:1,136:23,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14552 {136:107,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 448 {8:56,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 163 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 3625 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	160 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	211 	27 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	52 	67 	3 	0 	0 	0 	0 	8 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        2181    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        2091    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        1901       454    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        1957       628    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1283       630    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         584    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626 n_nop=3610 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.005516
n_activity=184 dram_eff=0.1087
bk0: 6a 3554i bk1: 0a 3624i bk2: 0a 3627i bk3: 0a 3627i bk4: 4a 3604i bk5: 0a 3625i bk6: 0a 3625i bk7: 0a 3625i bk8: 0a 3626i bk9: 0a 3626i bk10: 0a 3626i bk11: 0a 3626i bk12: 0a 3626i bk13: 0a 3626i bk14: 0a 3626i bk15: 0a 3626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000551572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626 n_nop=3616 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.004413
n_activity=95 dram_eff=0.1684
bk0: 4a 3606i bk1: 0a 3626i bk2: 0a 3627i bk3: 0a 3627i bk4: 4a 3604i bk5: 0a 3625i bk6: 0a 3625i bk7: 0a 3625i bk8: 0a 3626i bk9: 0a 3626i bk10: 0a 3626i bk11: 0a 3626i bk12: 0a 3626i bk13: 0a 3626i bk14: 0a 3626i bk15: 0a 3626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.003861
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626 n_nop=3608 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.008274
n_activity=157 dram_eff=0.1911
bk0: 4a 3606i bk1: 0a 3626i bk2: 0a 3626i bk3: 0a 3626i bk4: 4a 3603i bk5: 4a 3573i bk6: 0a 3623i bk7: 0a 3624i bk8: 0a 3625i bk9: 0a 3626i bk10: 0a 3627i bk11: 0a 3627i bk12: 0a 3627i bk13: 0a 3627i bk14: 0a 3627i bk15: 0a 3627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0217871
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626 n_nop=3609 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.007722
n_activity=145 dram_eff=0.1931
bk0: 2a 3610i bk1: 0a 3626i bk2: 0a 3626i bk3: 0a 3626i bk4: 4a 3603i bk5: 4a 3570i bk6: 0a 3623i bk7: 0a 3624i bk8: 0a 3625i bk9: 0a 3626i bk10: 0a 3627i bk11: 0a 3627i bk12: 0a 3627i bk13: 0a 3627i bk14: 0a 3627i bk15: 0a 3627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0209597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626 n_nop=3614 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.005516
n_activity=105 dram_eff=0.1905
bk0: 0a 3627i bk1: 0a 3628i bk2: 0a 3628i bk3: 0a 3628i bk4: 2a 3611i bk5: 4a 3571i bk6: 0a 3624i bk7: 0a 3624i bk8: 0a 3624i bk9: 0a 3624i bk10: 0a 3625i bk11: 0a 3626i bk12: 0a 3626i bk13: 0a 3626i bk14: 0a 3626i bk15: 0a 3626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0170987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626 n_nop=3617 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.004413
n_activity=65 dram_eff=0.2462
bk0: 0a 3626i bk1: 0a 3627i bk2: 0a 3627i bk3: 0a 3627i bk4: 0a 3627i bk5: 4a 3572i bk6: 0a 3625i bk7: 0a 3625i bk8: 0a 3625i bk9: 0a 3625i bk10: 0a 3625i bk11: 0a 3626i bk12: 0a 3626i bk13: 0a 3626i bk14: 0a 3626i bk15: 0a 3626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0170987

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 5, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 4, Miss_rate = 0.074, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 10, Miss = 2, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 29, Miss = 3, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14, Miss = 2, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 1, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 14, Miss = 2, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 14, Miss = 2, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 244
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.1025
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 54
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=966
icnt_total_pkts_simt_to_mem=370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8594
	minimum = 6
	maximum = 32
Network latency average = 9.94643
	minimum = 6
	maximum = 32
Slowest packet = 40
Flit latency average = 8.71744
	minimum = 6
	maximum = 32
Slowest flit = 115
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0103252
	minimum = 0 (at node 16)
	maximum = 0.0329807 (at node 17)
Accepted packet rate average = 0.0103252
	minimum = 0 (at node 16)
	maximum = 0.0329807 (at node 17)
Injected flit rate average = 0.0281408
	minimum = 0 (at node 16)
	maximum = 0.135034 (at node 17)
Accepted flit rate average= 0.0281408
	minimum = 0 (at node 16)
	maximum = GPGPU-Sim: synchronize waiting for inactive GPU simulation
0.0553827 (at node 2)
Injected packet length average = 2.72545
Accepted packet length average = 2.72545
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7172 (2 samples)
	minimum = 6 (2 samples)
	maximum = 35 (2 samples)
Network latency average = 10.8357 (2 samples)
	minimum = 6 (2 samples)
	maximum = 35 (2 samples)
Flit latency average = 10.1196 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00552948 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0214433 (2 samples)
Accepted packet rate average = 0.00552948 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0214433 (2 samples)
Injected flit rate average = 0.0151252 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0796518 (2 samples)
Accepted flit rate average = 0.0151252 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0440361 (2 samples)
Injected packet size average = 2.73537 (2 samples)
Accepted packet size average = 2.73537 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 6355 (inst/sec)
gpgpu_simulation_rate = 1208 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,3626)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (920,3626), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 3.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 921
gpu_sim_insn = 7518
gpu_ipc =       8.1629
gpu_tot_sim_cycle = 4547
gpu_tot_sim_insn = 26583
gpu_tot_ipc =       5.8463
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 174
gpu_total_sim_rate=8861

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 834
	L1I_total_cache_misses = 100
	L1I_total_cache_miss_rate = 0.1199
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 27, Miss = 19, Miss_rate = 0.704, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 31, Miss = 19, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 12, Miss = 6, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 10, Miss = 7, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 203
	L1D_total_cache_misses = 126
	L1D_total_cache_miss_rate = 0.6207
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 280
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.3821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 173
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 734
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 100
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
49, 
gpgpu_n_tot_thrd_icount = 43968
gpgpu_n_tot_w_icount = 1374
gpgpu_n_stall_shd_mem = 370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114
gpgpu_n_mem_write_global = 63
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 823
gpgpu_n_store_insn = 284
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6409
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:318	W0_Idle:37334	W0_Scoreboard:8458	W1:0	W2:0	W3:14	W4:46	W5:0	W6:0	W7:0	W8:0	W9:1	W10:0	W11:0	W12:134	W13:0	W14:25	W15:25	W16:649	W17:1	W18:1	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:478
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 912 {8:114,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5432 {40:32,72:1,136:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15504 {136:114,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504 {8:63,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 162 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 4546 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	174 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	221 	30 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	54 	70 	5 	0 	0 	0 	0 	8 	48 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        2259    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        2260    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        2059       497    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        2106       711    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1283       708    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         657    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547 n_nop=4531 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.004399
n_activity=184 dram_eff=0.1087
bk0: 6a 4475i bk1: 0a 4545i bk2: 0a 4548i bk3: 0a 4548i bk4: 4a 4525i bk5: 0a 4546i bk6: 0a 4546i bk7: 0a 4546i bk8: 0a 4547i bk9: 0a 4547i bk10: 0a 4547i bk11: 0a 4547i bk12: 0a 4547i bk13: 0a 4547i bk14: 0a 4547i bk15: 0a 4547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00043985
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547 n_nop=4537 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.003519
n_activity=95 dram_eff=0.1684
bk0: 4a 4527i bk1: 0a 4547i bk2: 0a 4548i bk3: 0a 4548i bk4: 4a 4525i bk5: 0a 4546i bk6: 0a 4546i bk7: 0a 4546i bk8: 0a 4547i bk9: 0a 4547i bk10: 0a 4547i bk11: 0a 4547i bk12: 0a 4547i bk13: 0a 4547i bk14: 0a 4547i bk15: 0a 4547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00307895
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547 n_nop=4529 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.006598
n_activity=157 dram_eff=0.1911
bk0: 4a 4527i bk1: 0a 4547i bk2: 0a 4547i bk3: 0a 4547i bk4: 4a 4524i bk5: 4a 4494i bk6: 0a 4544i bk7: 0a 4545i bk8: 0a 4546i bk9: 0a 4547i bk10: 0a 4548i bk11: 0a 4548i bk12: 0a 4548i bk13: 0a 4548i bk14: 0a 4548i bk15: 0a 4548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0173741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547 n_nop=4530 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.006158
n_activity=145 dram_eff=0.1931
bk0: 2a 4531i bk1: 0a 4547i bk2: 0a 4547i bk3: 0a 4547i bk4: 4a 4524i bk5: 4a 4491i bk6: 0a 4544i bk7: 0a 4545i bk8: 0a 4546i bk9: 0a 4547i bk10: 0a 4548i bk11: 0a 4548i bk12: 0a 4548i bk13: 0a 4548i bk14: 0a 4548i bk15: 0a 4548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0167143
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547 n_nop=4535 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.004399
n_activity=105 dram_eff=0.1905
bk0: 0a 4548i bk1: 0a 4549i bk2: 0a 4549i bk3: 0a 4549i bk4: 2a 4532i bk5: 4a 4492i bk6: 0a 4545i bk7: 0a 4545i bk8: 0a 4545i bk9: 0a 4545i bk10: 0a 4546i bk11: 0a 4547i bk12: 0a 4547i bk13: 0a 4547i bk14: 0a 4547i bk15: 0a 4547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136354
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547 n_nop=4538 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.003519
n_activity=65 dram_eff=0.2462
bk0: 0a 4547i bk1: 0a 4548i bk2: 0a 4548i bk3: 0a 4548i bk4: 0a 4548i bk5: 4a 4493i bk6: 0a 4546i bk7: 0a 4546i bk8: 0a 4546i bk9: 0a 4546i bk10: 0a 4546i bk11: 0a 4547i bk12: 0a 4547i bk13: 0a 4547i bk14: 0a 4547i bk15: 0a 4547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 5, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 58, Miss = 4, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 2, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 31, Miss = 3, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 1, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 260
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0962
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1018
icnt_total_pkts_simt_to_mem=414
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.5
	minimum = 6
	maximum = 34
Network latency average = 11.625
	minimum = 6
	maximum = 33
Slowest packet = 505
Flit latency average = 10.8542
	minimum = 6
	maximum = 29
Slowest flit = 1385
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00128685
	minimum = 0 (at node 0)
	maximum = 0.0173724 (at node 3)
Accepted packet rate average = 0.00128685
	minimum = 0 (at node 0)
	maximum = 0.0173724 (at node 3)
Injected flit rate average = 0.00386054
	minimum = 0 (at node 0)
	maximum = 0.0477742 (at node 3)
Accepted flit rate average= 0.00386054
	minimum = 0 (at node 0)
	maximum = 0.0564604 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9781 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.6667 (3 samples)
Network latency average = 11.0988 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Flit latency average = 10.3645 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00411527 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0200863 (3 samples)
Accepted packet rate average = 0.00411527 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0200863 (3 samples)
Injected flit rate average = 0.0113703 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0690259 (3 samples)
Accepted flit rate average = 0.0113703 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0481775 (3 samples)
Injected packet size average = 2.76295 (3 samples)
Accepted packet size average = 2.76295 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 8861 (inst/sec)
gpgpu_simulation_rate = 1515 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,4547)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,4547)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (548,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (553,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (554,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (559,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (560,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (565,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (565,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (566,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (572,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (578,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (578,4547), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (578,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (738,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (743,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (763,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (773,4547), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 7.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 774
gpu_sim_insn = 10750
gpu_ipc =      13.8889
gpu_tot_sim_cycle = 5321
gpu_tot_sim_insn = 37333
gpu_tot_ipc =       7.0162
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 230
gpu_total_sim_rate=12444

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1292
	L1I_total_cache_misses = 102
	L1I_total_cache_miss_rate = 0.0789
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 34, Miss = 21, Miss_rate = 0.618, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 30, Miss = 16, Miss_rate = 0.533, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 38, Miss = 21, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 24, Miss = 11, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18, Miss = 10, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 322
	L1D_total_cache_misses = 186
	L1D_total_cache_miss_rate = 0.5776
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 428
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 321
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 102
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
99, 
gpgpu_n_tot_thrd_icount = 71104
gpgpu_n_tot_w_icount = 2222
gpgpu_n_stall_shd_mem = 409
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 174
gpgpu_n_mem_write_global = 95
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1495
gpgpu_n_store_insn = 508
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8571
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:321	W0_Idle:49126	W0_Scoreboard:14275	W1:0	W2:15	W3:14	W4:91	W5:0	W6:25	W7:0	W8:111	W9:1	W10:0	W11:0	W12:209	W13:0	W14:25	W15:25	W16:1226	W17:1	W18:1	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:478
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1392 {8:174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9432 {40:35,72:2,136:58,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23664 {136:174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 760 {8:95,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 162 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 5320 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	266 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	281 	64 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	68 	116 	5 	0 	0 	0 	0 	8 	48 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        3093    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        3426    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        3213       653    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        3249      1044    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        2438      1032    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         985    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5321 n_nop=5305 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.003759
n_activity=184 dram_eff=0.1087
bk0: 6a 5249i bk1: 0a 5319i bk2: 0a 5322i bk3: 0a 5322i bk4: 4a 5299i bk5: 0a 5320i bk6: 0a 5320i bk7: 0a 5320i bk8: 0a 5321i bk9: 0a 5321i bk10: 0a 5321i bk11: 0a 5321i bk12: 0a 5321i bk13: 0a 5321i bk14: 0a 5321i bk15: 0a 5321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000375869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5321 n_nop=5311 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.003007
n_activity=95 dram_eff=0.1684
bk0: 4a 5301i bk1: 0a 5321i bk2: 0a 5322i bk3: 0a 5322i bk4: 4a 5299i bk5: 0a 5320i bk6: 0a 5320i bk7: 0a 5320i bk8: 0a 5321i bk9: 0a 5321i bk10: 0a 5321i bk11: 0a 5321i bk12: 0a 5321i bk13: 0a 5321i bk14: 0a 5321i bk15: 0a 5321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00263108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5321 n_nop=5303 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.005638
n_activity=157 dram_eff=0.1911
bk0: 4a 5301i bk1: 0a 5321i bk2: 0a 5321i bk3: 0a 5321i bk4: 4a 5298i bk5: 4a 5268i bk6: 0a 5318i bk7: 0a 5319i bk8: 0a 5320i bk9: 0a 5321i bk10: 0a 5322i bk11: 0a 5322i bk12: 0a 5322i bk13: 0a 5322i bk14: 0a 5322i bk15: 0a 5322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0148468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5321 n_nop=5304 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.005262
n_activity=145 dram_eff=0.1931
bk0: 2a 5305i bk1: 0a 5321i bk2: 0a 5321i bk3: 0a 5321i bk4: 4a 5298i bk5: 4a 5265i bk6: 0a 5318i bk7: 0a 5319i bk8: 0a 5320i bk9: 0a 5321i bk10: 0a 5322i bk11: 0a 5322i bk12: 0a 5322i bk13: 0a 5322i bk14: 0a 5322i bk15: 0a 5322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.014283
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5321 n_nop=5309 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.003759
n_activity=105 dram_eff=0.1905
bk0: 0a 5322i bk1: 0a 5323i bk2: 0a 5323i bk3: 0a 5323i bk4: 2a 5306i bk5: 4a 5266i bk6: 0a 5319i bk7: 0a 5319i bk8: 0a 5319i bk9: 0a 5319i bk10: 0a 5320i bk11: 0a 5321i bk12: 0a 5321i bk13: 0a 5321i bk14: 0a 5321i bk15: 0a 5321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0116519
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5321 n_nop=5312 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.003007
n_activity=65 dram_eff=0.2462
bk0: 0a 5321i bk1: 0a 5322i bk2: 0a 5322i bk3: 0a 5322i bk4: 0a 5322i bk5: 4a 5267i bk6: 0a 5320i bk7: 0a 5320i bk8: 0a 5320i bk9: 0a 5320i bk10: 0a 5320i bk11: 0a 5321i bk12: 0a 5321i bk13: 0a 5321i bk14: 0a 5321i bk15: 0a 5321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0116519

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59, Miss = 5, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 4, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 71, Miss = 4, Miss_rate = 0.056, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 15, Miss = 2, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 3, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 1, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 354
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0706
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1360
icnt_total_pkts_simt_to_mem=625
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.1915
	minimum = 6
	maximum = 28
Network latency average = 11.0426
	minimum = 6
	maximum = 24
Slowest packet = 538
Flit latency average = 9.2821
	minimum = 6
	maximum = 20
Slowest flit = 1878
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00899608
	minimum = 0 (at node 16)
	maximum = 0.0219638 (at node 21)
Accepted packet rate average = 0.00899608
	minimum = 0 (at node 16)
	maximum = 0.0219638 (at node 21)
Injected flit rate average = 0.0264619
	minimum = 0 (at node 16)
	maximum = 0.0684755 (at node 21)
Accepted flit rate average= 0.0264619
	minimum = 0 (at node 16)
	maximum = 0.0633075 (at node 21)
Injected packet length average = 2.94149
Accepted packet length average = 2.94149
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0315 (4 samples)
	minimum = 6 (4 samples)
	maximum = 33 (4 samples)
Network latency average = 11.0847 (4 samples)
	minimum = 6 (4 samples)
	maximum = 31.75 (4 samples)
Flit latency average = 10.0939 (4 samples)
	minimum = 6 (4 samples)
	maximum = 28.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00533547 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0205557 (4 samples)
Accepted packet rate average = 0.00533547 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0205557 (4 samples)
Injected flit rate average = 0.0151432 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0688883 (4 samples)
Accepted flit rate average = 0.0151432 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.05196 (4 samples)
Injected packet size average = 2.83821 (4 samples)
Accepted packet size average = 2.83821 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 12444 (inst/sec)
gpgpu_simulation_rate = 1773 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5321)
GPGPU-Sim uArch: cycles simulated: 5821  inst.: 44716 (ipc=14.8) sim_rate=11179 (inst/sec) elapsed = 0:0:00:04 / Fri Feb  1 22:49:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (915,5321), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 5.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 916
gpu_sim_insn = 7493
gpu_ipc =       8.1801
gpu_tot_sim_cycle = 6237
gpu_tot_sim_insn = 44826
gpu_tot_ipc =       7.1871
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 230
gpu_total_sim_rate=11206

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1452
	L1I_total_cache_misses = 119
	L1I_total_cache_miss_rate = 0.0820
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 34, Miss = 21, Miss_rate = 0.618, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 30, Miss = 16, Miss_rate = 0.533, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 38, Miss = 21, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 39, Miss = 21, Miss_rate = 0.538, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18, Miss = 10, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 337
	L1D_total_cache_misses = 196
	L1D_total_cache_miss_rate = 0.5816
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 494
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.2166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 181
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 387
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1333
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 119
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
99, 
gpgpu_n_tot_thrd_icount = 79584
gpgpu_n_tot_w_icount = 2487
gpgpu_n_stall_shd_mem = 421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 181
gpgpu_n_mem_write_global = 102
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1521
gpgpu_n_store_insn = 521
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10645
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 168
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:348	W0_Idle:50322	W0_Scoreboard:14647	W1:0	W2:15	W3:14	W4:91	W5:0	W6:25	W7:0	W8:111	W9:1	W10:0	W11:0	W12:209	W13:25	W14:25	W15:25	W16:1226	W17:1	W18:1	W19:1	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:717
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1448 {8:181,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10288 {40:36,72:2,136:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 576 {8:72,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24616 {136:181,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 816 {8:102,}
traffic_breakdown_memtocore[INST_ACC_R] = 9792 {136:72,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 160 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 6236 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	280 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	291 	67 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	70 	119 	7 	0 	0 	0 	0 	8 	48 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        3164    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        3589    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        3366       695    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        3410      1126    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        2438      1109    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1058    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6237 n_nop=6221 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.003207
n_activity=184 dram_eff=0.1087
bk0: 6a 6165i bk1: 0a 6235i bk2: 0a 6238i bk3: 0a 6238i bk4: 4a 6215i bk5: 0a 6236i bk6: 0a 6236i bk7: 0a 6236i bk8: 0a 6237i bk9: 0a 6237i bk10: 0a 6237i bk11: 0a 6237i bk12: 0a 6237i bk13: 0a 6237i bk14: 0a 6237i bk15: 0a 6237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000320667
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6237 n_nop=6227 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.002565
n_activity=95 dram_eff=0.1684
bk0: 4a 6217i bk1: 0a 6237i bk2: 0a 6238i bk3: 0a 6238i bk4: 4a 6215i bk5: 0a 6236i bk6: 0a 6236i bk7: 0a 6236i bk8: 0a 6237i bk9: 0a 6237i bk10: 0a 6237i bk11: 0a 6237i bk12: 0a 6237i bk13: 0a 6237i bk14: 0a 6237i bk15: 0a 6237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00224467
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6237 n_nop=6219 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.00481
n_activity=157 dram_eff=0.1911
bk0: 4a 6217i bk1: 0a 6237i bk2: 0a 6237i bk3: 0a 6237i bk4: 4a 6214i bk5: 4a 6184i bk6: 0a 6234i bk7: 0a 6235i bk8: 0a 6236i bk9: 0a 6237i bk10: 0a 6238i bk11: 0a 6238i bk12: 0a 6238i bk13: 0a 6238i bk14: 0a 6238i bk15: 0a 6238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0126663
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6237 n_nop=6220 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.004489
n_activity=145 dram_eff=0.1931
bk0: 2a 6221i bk1: 0a 6237i bk2: 0a 6237i bk3: 0a 6237i bk4: 4a 6214i bk5: 4a 6181i bk6: 0a 6234i bk7: 0a 6235i bk8: 0a 6236i bk9: 0a 6237i bk10: 0a 6238i bk11: 0a 6238i bk12: 0a 6238i bk13: 0a 6238i bk14: 0a 6238i bk15: 0a 6238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0121853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6237 n_nop=6225 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.003207
n_activity=105 dram_eff=0.1905
bk0: 0a 6238i bk1: 0a 6239i bk2: 0a 6239i bk3: 0a 6239i bk4: 2a 6222i bk5: 4a 6182i bk6: 0a 6235i bk7: 0a 6235i bk8: 0a 6235i bk9: 0a 6235i bk10: 0a 6236i bk11: 0a 6237i bk12: 0a 6237i bk13: 0a 6237i bk14: 0a 6237i bk15: 0a 6237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00994068
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6237 n_nop=6228 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.002565
n_activity=65 dram_eff=0.2462
bk0: 0a 6237i bk1: 0a 6238i bk2: 0a 6238i bk3: 0a 6238i bk4: 0a 6238i bk5: 4a 6183i bk6: 0a 6236i bk7: 0a 6236i bk8: 0a 6236i bk9: 0a 6236i bk10: 0a 6236i bk11: 0a 6237i bk12: 0a 6237i bk13: 0a 6237i bk14: 0a 6237i bk15: 0a 6237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00994068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62, Miss = 5, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 75, Miss = 4, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 73, Miss = 4, Miss_rate = 0.055, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 50, Miss = 3, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 26, Miss = 2, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 1, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 26, Miss = 2, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 2, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 370
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1412
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3125
	minimum = 6
	maximum = 34
Network latency average = 11.3438
	minimum = 6
	maximum = 33
Slowest packet = 722
Flit latency average = 10.828
	minimum = 6
	maximum = 29
Slowest flit = 2019
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00129387
	minimum = 0 (at node 0)
	maximum = 0.0174672 (at node 5)
Accepted packet rate average = 0.00129387
	minimum = 0 (at node 0)
	maximum = 0.0174672 (at node 5)
Injected flit rate average = 0.00376031
	minimum = 0 (at node 0)
	maximum = 0.0447598 (at node 5)
Accepted flit rate average= 0.00376031
	minimum = 0 (at node 0)
	maximum = 0.0567686 (at node 5)
Injected packet length average = 2.90625
Accepted packet length average = 2.90625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0877 (5 samples)
	minimum = 6 (5 samples)
	maximum = 33.2 (5 samples)
Network latency average = 11.1365 (5 samples)
	minimum = 6 (5 samples)
	maximum = 32 (5 samples)
Flit latency average = 10.2407 (5 samples)
	minimum = 6 (5 samples)
	maximum = 28.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00452715 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.019938 (5 samples)
Accepted packet rate average = 0.00452715 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.019938 (5 samples)
Injected flit rate average = 0.0128666 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0640626 (5 samples)
Accepted flit rate average = 0.0128666 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0529217 (5 samples)
Injected packet size average = 2.8421 (5 samples)
Accepted packet size average = 2.8421 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 11206 (inst/sec)
gpgpu_simulation_rate = 1559 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6237)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6237)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (528,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (529,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (562,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (563,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (572,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (576,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (581,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (585,6237), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (594,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (600,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (609,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (615,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (759,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (781,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (784,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (788,6237), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 8.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 789
gpu_sim_insn = 10020
gpu_ipc =      12.6996
gpu_tot_sim_cycle = 7026
gpu_tot_sim_insn = 54846
gpu_tot_ipc =       7.8061
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 366
gpu_total_sim_rate=13711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1910
	L1I_total_cache_misses = 121
	L1I_total_cache_miss_rate = 0.0634
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 44, Miss = 25, Miss_rate = 0.568, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 34, Miss = 18, Miss_rate = 0.529, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 42, Miss = 20, Miss_rate = 0.476, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 49, Miss = 24, Miss_rate = 0.490, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 42, Miss = 19, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 34, Miss = 16, Miss_rate = 0.471, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33, Miss = 17, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 27, Miss = 16, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 11, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 495
	L1D_total_cache_misses = 260
	L1D_total_cache_miss_rate = 0.5253
	L1D_total_cache_pending_hits = 12
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 642
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1667
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 535
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1789
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 121
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
148, 
gpgpu_n_tot_thrd_icount = 106720
gpgpu_n_tot_w_icount = 3335
gpgpu_n_stall_shd_mem = 499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 245
gpgpu_n_mem_write_global = 146
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2106
gpgpu_n_store_insn = 716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12718
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:351	W0_Idle:62324	W0_Scoreboard:20706	W1:14	W2:40	W3:15	W4:240	W5:0	W6:25	W7:0	W8:186	W9:1	W10:0	W11:0	W12:216	W13:25	W14:25	W15:25	W16:1803	W17:1	W18:1	W19:1	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:717
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1960 {8:245,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13456 {40:60,72:10,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 33320 {136:245,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1168 {8:146,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 161 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 7025 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	388 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	349 	119 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	81 	172 	7 	0 	0 	0 	0 	8 	48 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4642    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        5362    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        5222       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        5027      1376    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        3585      1264    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1301    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7026 n_nop=7010 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.002847
n_activity=184 dram_eff=0.1087
bk0: 6a 6954i bk1: 0a 7024i bk2: 0a 7027i bk3: 0a 7027i bk4: 4a 7004i bk5: 0a 7025i bk6: 0a 7025i bk7: 0a 7025i bk8: 0a 7026i bk9: 0a 7026i bk10: 0a 7026i bk11: 0a 7026i bk12: 0a 7026i bk13: 0a 7026i bk14: 0a 7026i bk15: 0a 7026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000284657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7026 n_nop=7016 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.002277
n_activity=95 dram_eff=0.1684
bk0: 4a 7006i bk1: 0a 7026i bk2: 0a 7027i bk3: 0a 7027i bk4: 4a 7004i bk5: 0a 7025i bk6: 0a 7025i bk7: 0a 7025i bk8: 0a 7026i bk9: 0a 7026i bk10: 0a 7026i bk11: 0a 7026i bk12: 0a 7026i bk13: 0a 7026i bk14: 0a 7026i bk15: 0a 7026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0019926
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7026 n_nop=7008 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.00427
n_activity=157 dram_eff=0.1911
bk0: 4a 7006i bk1: 0a 7026i bk2: 0a 7026i bk3: 0a 7026i bk4: 4a 7003i bk5: 4a 6973i bk6: 0a 7023i bk7: 0a 7024i bk8: 0a 7025i bk9: 0a 7026i bk10: 0a 7027i bk11: 0a 7027i bk12: 0a 7027i bk13: 0a 7027i bk14: 0a 7027i bk15: 0a 7027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.011244
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7026 n_nop=7009 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.003985
n_activity=145 dram_eff=0.1931
bk0: 2a 7010i bk1: 0a 7026i bk2: 0a 7026i bk3: 0a 7026i bk4: 4a 7003i bk5: 4a 6970i bk6: 0a 7023i bk7: 0a 7024i bk8: 0a 7025i bk9: 0a 7026i bk10: 0a 7027i bk11: 0a 7027i bk12: 0a 7027i bk13: 0a 7027i bk14: 0a 7027i bk15: 0a 7027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.010817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7026 n_nop=7014 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.002847
n_activity=105 dram_eff=0.1905
bk0: 0a 7027i bk1: 0a 7028i bk2: 0a 7028i bk3: 0a 7028i bk4: 2a 7011i bk5: 4a 6971i bk6: 0a 7024i bk7: 0a 7024i bk8: 0a 7024i bk9: 0a 7024i bk10: 0a 7025i bk11: 0a 7026i bk12: 0a 7026i bk13: 0a 7026i bk14: 0a 7026i bk15: 0a 7026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00882437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7026 n_nop=7017 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.002277
n_activity=65 dram_eff=0.2462
bk0: 0a 7026i bk1: 0a 7027i bk2: 0a 7027i bk3: 0a 7027i bk4: 0a 7027i bk5: 4a 6972i bk6: 0a 7025i bk7: 0a 7025i bk8: 0a 7025i bk9: 0a 7025i bk10: 0a 7025i bk11: 0a 7026i bk12: 0a 7026i bk13: 0a 7026i bk14: 0a 7026i bk15: 0a 7026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00882437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 5, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 4, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 4, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 73, Miss = 3, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 1, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 480
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0521
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1786
icnt_total_pkts_simt_to_mem=864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3909
	minimum = 6
	maximum = 29
Network latency average = 12.0318
	minimum = 6
	maximum = 27
Slowest packet = 750
Flit latency average = 10.3741
	minimum = 6
	maximum = 27
Slowest flit = 2088
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0103272
	minimum = 0 (at node 16)
	maximum = 0.0291508 (at node 19)
Accepted packet rate average = 0.0103272
	minimum = 0 (at node 16)
	maximum = 0.0291508 (at node 19)
Injected flit rate average = 0.0268507
	minimum = 0 (at node 16)
	maximum = 0.0874525 (at node 15)
Accepted flit rate average= 0.0268507
	minimum = 0 (at node 16)
	maximum = 0.0621039 (at node 19)
Injected packet length average = 2.6
Accepted packet length average = 2.6
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3049 (6 samples)
	minimum = 6 (6 samples)
	maximum = 32.5 (6 samples)
Network latency average = 11.2858 (6 samples)
	minimum = 6 (6 samples)
	maximum = 31.1667 (6 samples)
Flit latency average = 10.2629 (6 samples)
	minimum = 6 (6 samples)
	maximum = 28.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00549382 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0214735 (6 samples)
Accepted packet rate average = 0.00549382 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0214735 (6 samples)
Injected flit rate average = 0.0151973 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0679609 (6 samples)
Accepted flit rate average = 0.0151973 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0544521 (6 samples)
Injected packet size average = 2.76625 (6 samples)
Accepted packet size average = 2.76625 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 13711 (inst/sec)
gpgpu_simulation_rate = 1756 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,7026)
GPGPU-Sim uArch: cycles simulated: 7526  inst.: 62210 (ipc=14.7) sim_rate=12442 (inst/sec) elapsed = 0:0:00:05 / Fri Feb  1 22:49:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (906,7026), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 7.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 907
gpu_sim_insn = 7468
gpu_ipc =       8.2337
gpu_tot_sim_cycle = 7933
gpu_tot_sim_insn = 62314
gpu_tot_ipc =       7.8550
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 366
gpu_total_sim_rate=12462

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2070
	L1I_total_cache_misses = 138
	L1I_total_cache_miss_rate = 0.0667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 44, Miss = 25, Miss_rate = 0.568, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 34, Miss = 18, Miss_rate = 0.529, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 42, Miss = 20, Miss_rate = 0.476, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 49, Miss = 24, Miss_rate = 0.490, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 42, Miss = 19, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33, Miss = 17, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 27, Miss = 16, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 11, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 508
	L1D_total_cache_misses = 267
	L1D_total_cache_miss_rate = 0.5256
	L1D_total_cache_pending_hits = 12
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 708
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1511
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 251
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 601
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1932
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 138
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
148, 
gpgpu_n_tot_thrd_icount = 115200
gpgpu_n_tot_w_icount = 3600
gpgpu_n_stall_shd_mem = 509
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251
gpgpu_n_mem_write_global = 152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2130
gpgpu_n_store_insn = 728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14790
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:378	W0_Idle:63505	W0_Scoreboard:21075	W1:14	W2:40	W3:15	W4:240	W5:0	W6:25	W7:0	W8:186	W9:1	W10:0	W11:0	W12:241	W13:25	W14:25	W15:25	W16:1803	W17:1	W18:1	W19:1	W20:1	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:956
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008 {8:251,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14272 {40:60,72:10,136:82,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34136 {136:251,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1216 {8:152,}
traffic_breakdown_memtocore[INST_ACC_R] = 10336 {136:76,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 160 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 7932 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	400 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	358 	122 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	83 	176 	7 	0 	0 	0 	0 	8 	48 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4642    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        5525    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        5378       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        5175      1458    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        3585      1342    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1374    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7933 n_nop=7917 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.002521
n_activity=184 dram_eff=0.1087
bk0: 6a 7861i bk1: 0a 7931i bk2: 0a 7934i bk3: 0a 7934i bk4: 4a 7911i bk5: 0a 7932i bk6: 0a 7932i bk7: 0a 7932i bk8: 0a 7933i bk9: 0a 7933i bk10: 0a 7933i bk11: 0a 7933i bk12: 0a 7933i bk13: 0a 7933i bk14: 0a 7933i bk15: 0a 7933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000252111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7933 n_nop=7923 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.002017
n_activity=95 dram_eff=0.1684
bk0: 4a 7913i bk1: 0a 7933i bk2: 0a 7934i bk3: 0a 7934i bk4: 4a 7911i bk5: 0a 7932i bk6: 0a 7932i bk7: 0a 7932i bk8: 0a 7933i bk9: 0a 7933i bk10: 0a 7933i bk11: 0a 7933i bk12: 0a 7933i bk13: 0a 7933i bk14: 0a 7933i bk15: 0a 7933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00176478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7933 n_nop=7915 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.003782
n_activity=157 dram_eff=0.1911
bk0: 4a 7913i bk1: 0a 7933i bk2: 0a 7933i bk3: 0a 7933i bk4: 4a 7910i bk5: 4a 7880i bk6: 0a 7930i bk7: 0a 7931i bk8: 0a 7932i bk9: 0a 7933i bk10: 0a 7934i bk11: 0a 7934i bk12: 0a 7934i bk13: 0a 7934i bk14: 0a 7934i bk15: 0a 7934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0099584
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7933 n_nop=7916 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.00353
n_activity=145 dram_eff=0.1931
bk0: 2a 7917i bk1: 0a 7933i bk2: 0a 7933i bk3: 0a 7933i bk4: 4a 7910i bk5: 4a 7877i bk6: 0a 7930i bk7: 0a 7931i bk8: 0a 7932i bk9: 0a 7933i bk10: 0a 7934i bk11: 0a 7934i bk12: 0a 7934i bk13: 0a 7934i bk14: 0a 7934i bk15: 0a 7934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00958023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7933 n_nop=7921 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.002521
n_activity=105 dram_eff=0.1905
bk0: 0a 7934i bk1: 0a 7935i bk2: 0a 7935i bk3: 0a 7935i bk4: 2a 7918i bk5: 4a 7878i bk6: 0a 7931i bk7: 0a 7931i bk8: 0a 7931i bk9: 0a 7931i bk10: 0a 7932i bk11: 0a 7933i bk12: 0a 7933i bk13: 0a 7933i bk14: 0a 7933i bk15: 0a 7933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00781545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7933 n_nop=7924 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.002017
n_activity=65 dram_eff=0.2462
bk0: 0a 7933i bk1: 0a 7934i bk2: 0a 7934i bk3: 0a 7934i bk4: 0a 7934i bk5: 4a 7879i bk6: 0a 7932i bk7: 0a 7932i bk8: 0a 7932i bk9: 0a 7932i bk10: 0a 7932i bk11: 0a 7933i bk12: 0a 7933i bk13: 0a 7933i bk14: 0a 7933i bk15: 0a 7933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00781545

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 5, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 99, Miss = 4, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 98, Miss = 4, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 75, Miss = 3, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 34, Miss = 2, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 1, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 34, Miss = 2, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 494
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0506
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1832
icnt_total_pkts_simt_to_mem=902
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.7143
	minimum = 6
	maximum = 28
Network latency average = 10.8929
	minimum = 6
	maximum = 27
Slowest packet = 975
Flit latency average = 9.91667
	minimum = 6
	maximum = 23
Slowest flit = 2693
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00114337
	minimum = 0 (at node 0)
	maximum = 0.0154355 (at node 7)
Accepted packet rate average = 0.00114337
	minimum = 0 (at node 0)
	maximum = 0.0154355 (at node 7)
Injected flit rate average = 0.00343011
	minimum = 0 (at node 0)
	maximum = 0.0418964 (at node 7)
Accepted flit rate average= 0.00343011
	minimum = 0 (at node 0)
	maximum = 0.0507166 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2205 (7 samples)
	minimum = 6 (7 samples)
	maximum = 31.8571 (7 samples)
Network latency average = 11.2296 (7 samples)
	minimum = 6 (7 samples)
	maximum = 30.5714 (7 samples)
Flit latency average = 10.2135 (7 samples)
	minimum = 6 (7 samples)
	maximum = 27.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00487233 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0206109 (7 samples)
Accepted packet rate average = 0.00487233 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0206109 (7 samples)
Injected flit rate average = 0.0135163 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0642374 (7 samples)
Accepted flit rate average = 0.0135163 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0539184 (7 samples)
Injected packet size average = 2.77409 (7 samples)
Accepted packet size average = 2.77409 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 12462 (inst/sec)
gpgpu_simulation_rate = 1586 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,7933)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,7933)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (69,7933), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (530,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (535,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (559,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (559,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (571,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (571,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (583,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (589,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (595,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (759,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (765,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (768,7933), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 10.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 769
gpu_sim_insn = 9332
gpu_ipc =      12.1352
gpu_tot_sim_cycle = 8702
gpu_tot_sim_insn = 71646
gpu_tot_ipc =       8.2333
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 375
gpu_total_sim_rate=14329

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2444
	L1I_total_cache_misses = 139
	L1I_total_cache_miss_rate = 0.0569
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 51, Miss = 27, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 41, Miss = 21, Miss_rate = 0.512, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 55, Miss = 27, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 42, Miss = 20, Miss_rate = 0.476, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 49, Miss = 23, Miss_rate = 0.469, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 34, Miss = 16, Miss_rate = 0.471, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[10]: Access = 39, Miss = 20, Miss_rate = 0.513, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 607
	L1D_total_cache_misses = 306
	L1D_total_cache_miss_rate = 0.5041
	L1D_total_cache_pending_hits = 14
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 839
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1275
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 290
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 732
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2305
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 139
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
165, 
gpgpu_n_tot_thrd_icount = 137632
gpgpu_n_tot_w_icount = 4301
gpgpu_n_stall_shd_mem = 548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 290
gpgpu_n_mem_write_global = 179
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2634
gpgpu_n_store_insn = 896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16778
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:381	W0_Idle:73434	W0_Scoreboard:25630	W1:14	W2:40	W3:15	W4:354	W5:0	W6:25	W7:0	W8:186	W9:1	W10:0	W11:0	W12:247	W13:25	W14:25	W15:25	W16:2384	W17:1	W18:1	W19:1	W20:1	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:956
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2320 {8:290,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17656 {40:63,72:10,136:106,}
traffic_breakdown_coretomem[INST_ACC_R] = 616 {8:77,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39440 {136:290,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1432 {8:179,}
traffic_breakdown_memtocore[INST_ACC_R] = 10472 {136:77,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 159 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 8701 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	466 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	407 	136 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	95 	203 	7 	0 	0 	0 	0 	8 	48 	96 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        6511    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        6646       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        6161      1649    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        4459      1493    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1570    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8702 n_nop=8686 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.002298
n_activity=184 dram_eff=0.1087
bk0: 6a 8630i bk1: 0a 8700i bk2: 0a 8703i bk3: 0a 8703i bk4: 4a 8680i bk5: 0a 8701i bk6: 0a 8701i bk7: 0a 8701i bk8: 0a 8702i bk9: 0a 8702i bk10: 0a 8702i bk11: 0a 8702i bk12: 0a 8702i bk13: 0a 8702i bk14: 0a 8702i bk15: 0a 8702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000229832
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8702 n_nop=8692 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001839
n_activity=95 dram_eff=0.1684
bk0: 4a 8682i bk1: 0a 8702i bk2: 0a 8703i bk3: 0a 8703i bk4: 4a 8680i bk5: 0a 8701i bk6: 0a 8701i bk7: 0a 8701i bk8: 0a 8702i bk9: 0a 8702i bk10: 0a 8702i bk11: 0a 8702i bk12: 0a 8702i bk13: 0a 8702i bk14: 0a 8702i bk15: 0a 8702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00160883
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8702 n_nop=8684 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.003447
n_activity=157 dram_eff=0.1911
bk0: 4a 8682i bk1: 0a 8702i bk2: 0a 8702i bk3: 0a 8702i bk4: 4a 8679i bk5: 4a 8649i bk6: 0a 8699i bk7: 0a 8700i bk8: 0a 8701i bk9: 0a 8702i bk10: 0a 8703i bk11: 0a 8703i bk12: 0a 8703i bk13: 0a 8703i bk14: 0a 8703i bk15: 0a 8703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00907837
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8702 n_nop=8685 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.003218
n_activity=145 dram_eff=0.1931
bk0: 2a 8686i bk1: 0a 8702i bk2: 0a 8702i bk3: 0a 8702i bk4: 4a 8679i bk5: 4a 8646i bk6: 0a 8699i bk7: 0a 8700i bk8: 0a 8701i bk9: 0a 8702i bk10: 0a 8703i bk11: 0a 8703i bk12: 0a 8703i bk13: 0a 8703i bk14: 0a 8703i bk15: 0a 8703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00873362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8702 n_nop=8690 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.002298
n_activity=105 dram_eff=0.1905
bk0: 0a 8703i bk1: 0a 8704i bk2: 0a 8704i bk3: 0a 8704i bk4: 2a 8687i bk5: 4a 8647i bk6: 0a 8700i bk7: 0a 8700i bk8: 0a 8700i bk9: 0a 8700i bk10: 0a 8701i bk11: 0a 8702i bk12: 0a 8702i bk13: 0a 8702i bk14: 0a 8702i bk15: 0a 8702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0071248
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8702 n_nop=8693 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001839
n_activity=65 dram_eff=0.2462
bk0: 0a 8702i bk1: 0a 8703i bk2: 0a 8703i bk3: 0a 8703i bk4: 0a 8703i bk5: 4a 8648i bk6: 0a 8701i bk7: 0a 8701i bk8: 0a 8701i bk9: 0a 8701i bk10: 0a 8701i bk11: 0a 8702i bk12: 0a 8702i bk13: 0a 8702i bk14: 0a 8702i bk15: 0a 8702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0071248

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 5, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 114, Miss = 4, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 89, Miss = 3, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 39, Miss = 2, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 30, Miss = 1, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 36, Miss = 2, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 39, Miss = 2, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 561
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0446
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2059
icnt_total_pkts_simt_to_mem=1068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.7463
	minimum = 6
	maximum = 33
Network latency average = 10.7612
	minimum = 6
	maximum = 29
Slowest packet = 1075
Flit latency average = 9.6285
	minimum = 6
	maximum = 25
Slowest flit = 3025
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00645379
	minimum = 0 (at node 0)
	maximum = 0.0208062 (at node 19)
Accepted packet rate average = 0.00645379
	minimum = 0 (at node 0)
	maximum = 0.0208062 (at node 19)
Injected flit rate average = 0.0189279
	minimum = 0 (at node 0)
	maximum = 0.0624187 (at node 19)
Accepted flit rate average= 0.0189279
	minimum = 0 (at node 0)
	maximum = 0.0624187 (at node 19)
Injected packet length average = 2.93284
Accepted packet length average = 2.93284
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.1612 (8 samples)
	minimum = 6 (8 samples)
	maximum = 32 (8 samples)
Network latency average = 11.1711 (8 samples)
	minimum = 6 (8 samples)
	maximum = 30.375 (8 samples)
Flit latency average = 10.1403 (8 samples)
	minimum = 6 (8 samples)
	maximum = 27.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00507001 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0206353 (8 samples)
Accepted packet rate average = 0.00507001 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0206353 (8 samples)
Injected flit rate average = 0.0141927 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0640101 (8 samples)
Accepted flit rate average = 0.0141927 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.054981 (8 samples)
Injected packet size average = 2.79935 (8 samples)
Accepted packet size average = 2.79935 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 14329 (inst/sec)
gpgpu_simulation_rate = 1740 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8702)
GPGPU-Sim uArch: cycles simulated: 9202  inst.: 78991 (ipc=14.7) sim_rate=13165 (inst/sec) elapsed = 0:0:00:06 / Fri Feb  1 22:49:17 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (904,8702), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 9.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 905
gpu_sim_insn = 7443
gpu_ipc =       8.2243
gpu_tot_sim_cycle = 9607
gpu_tot_sim_insn = 79089
gpu_tot_ipc =       8.2324
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 375
gpu_total_sim_rate=13181

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2604
	L1I_total_cache_misses = 156
	L1I_total_cache_miss_rate = 0.0599
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 51, Miss = 27, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 41, Miss = 21, Miss_rate = 0.512, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 55, Miss = 27, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 42, Miss = 20, Miss_rate = 0.476, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 49, Miss = 23, Miss_rate = 0.469, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 39, Miss = 20, Miss_rate = 0.513, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 620
	L1D_total_cache_misses = 313
	L1D_total_cache_miss_rate = 0.5048
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 905
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 798
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2448
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
165, 
gpgpu_n_tot_thrd_icount = 146112
gpgpu_n_tot_w_icount = 4566
gpgpu_n_stall_shd_mem = 558
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 296
gpgpu_n_mem_write_global = 185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2656
gpgpu_n_store_insn = 907
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 305
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:408	W0_Idle:74615	W0_Scoreboard:25995	W1:14	W2:40	W3:15	W4:354	W5:0	W6:25	W7:0	W8:186	W9:1	W10:0	W11:25	W12:247	W13:25	W14:25	W15:25	W16:2384	W17:1	W18:1	W19:1	W20:1	W21:1	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1195
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2368 {8:296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18376 {40:64,72:10,136:111,}
traffic_breakdown_coretomem[INST_ACC_R] = 632 {8:79,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40256 {136:296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1480 {8:185,}
traffic_breakdown_memtocore[INST_ACC_R] = 10744 {136:79,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 159 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 9606 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	478 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	416 	139 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	97 	206 	8 	0 	0 	0 	0 	8 	48 	96 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        6660    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        6799       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        6323      1731    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        4459      1571    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1643    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9607 n_nop=9591 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.002082
n_activity=184 dram_eff=0.1087
bk0: 6a 9535i bk1: 0a 9605i bk2: 0a 9608i bk3: 0a 9608i bk4: 4a 9585i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9607i bk9: 0a 9607i bk10: 0a 9607i bk11: 0a 9607i bk12: 0a 9607i bk13: 0a 9607i bk14: 0a 9607i bk15: 0a 9607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000208182
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9607 n_nop=9597 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001665
n_activity=95 dram_eff=0.1684
bk0: 4a 9587i bk1: 0a 9607i bk2: 0a 9608i bk3: 0a 9608i bk4: 4a 9585i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9607i bk9: 0a 9607i bk10: 0a 9607i bk11: 0a 9607i bk12: 0a 9607i bk13: 0a 9607i bk14: 0a 9607i bk15: 0a 9607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00145727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9607 n_nop=9589 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.003123
n_activity=157 dram_eff=0.1911
bk0: 4a 9587i bk1: 0a 9607i bk2: 0a 9607i bk3: 0a 9607i bk4: 4a 9584i bk5: 4a 9554i bk6: 0a 9604i bk7: 0a 9605i bk8: 0a 9606i bk9: 0a 9607i bk10: 0a 9608i bk11: 0a 9608i bk12: 0a 9608i bk13: 0a 9608i bk14: 0a 9608i bk15: 0a 9608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00822317
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9607 n_nop=9590 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002915
n_activity=145 dram_eff=0.1931
bk0: 2a 9591i bk1: 0a 9607i bk2: 0a 9607i bk3: 0a 9607i bk4: 4a 9584i bk5: 4a 9551i GPGPU-Sim: synchronize waiting for inactive GPU simulation
bk6: 0a 9604i bk7: 0a 9605i bk8: 0a 9606i bk9: 0a 9607i bk10: 0a 9608i bk11: 0a 9608i bk12: 0a 9608i bk13: 0a 9608i bk14: 0a 9608i bk15: 0a 9608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0079109
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9607 n_nop=9595 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.002082
n_activity=105 dram_eff=0.1905
bk0: 0a 9608i bk1: 0a 9609i bk2: 0a 9609i bk3: 0a 9609i bk4: 2a 9592i bk5: 4a 9552i bk6: 0a 9605i bk7: 0a 9605i bk8: 0a 9605i bk9: 0a 9605i bk10: 0a 9606i bk11: 0a 9607i bk12: 0a 9607i bk13: 0a 9607i bk14: 0a 9607i bk15: 0a 9607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00645363
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9607 n_nop=9598 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001665
n_activity=65 dram_eff=0.2462
bk0: 0a 9607i bk1: 0a 9608i bk2: 0a 9608i bk3: 0a 9608i bk4: 0a 9608i bk5: 4a 9553i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9606i bk9: 0a 9606i bk10: 0a 9606i bk11: 0a 9607i bk12: 0a 9607i bk13: 0a 9607i bk14: 0a 9607i bk15: 0a 9607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00645363

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87, Miss = 5, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 114, Miss = 4, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 116, Miss = 4, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 91, Miss = 3, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 41, Miss = 2, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 30, Miss = 1, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 38, Miss = 2, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 41, Miss = 2, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 575
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0435
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2105
icnt_total_pkts_simt_to_mem=1103
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.6071
	minimum = 6
	maximum = 34
Network latency average = 10.7143
	minimum = 6
	maximum = 33
Slowest packet = 1135
Flit latency average = 10.0247
	minimum = 6
	maximum = 29
Slowest flit = 3160
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0011459
	minimum = 0 (at node 0)
	maximum = 0.0154696 (at node 9)
Accepted packet rate average = 0.0011459
	minimum = 0 (at node 0)
	maximum = 0.0154696 (at node 9)
Injected flit rate average = 0.00331492
	minimum = 0 (at node 0)
	maximum = 0.038674 (at node 9)
Accepted flit rate average= 0.00331492
	minimum = 0 (at node 0)
	maximum = 0.0508287 (at node 9)
Injected packet length average = 2.89286
Accepted packet length average = 2.89286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0997 (9 samples)
	minimum = 6 (9 samples)
	maximum = 32.2222 (9 samples)
Network latency average = 11.1203 (9 samples)
	minimum = 6 (9 samples)
	maximum = 30.6667 (9 samples)
Flit latency average = 10.1275 (9 samples)
	minimum = 6 (9 samples)
	maximum = 27.5556 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.004634 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0200614 (9 samples)
Accepted packet rate average = 0.004634 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0200614 (9 samples)
Injected flit rate average = 0.0129841 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.061195 (9 samples)
Accepted flit rate average = 0.0129841 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0545196 (9 samples)
Injected packet size average = 2.80192 (9 samples)
Accepted packet size average = 2.80192 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 13181 (inst/sec)
gpgpu_simulation_rate = 1601 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9607)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9607)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (69,9607), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (100,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (100,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (106,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (565,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (577,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (577,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (586,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (592,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (593,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (761,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (779,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (791,9607), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 12.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 792
gpu_sim_insn = 8686
gpu_ipc =      10.9672
gpu_tot_sim_cycle = 10399
gpu_tot_sim_insn = 87775
gpu_tot_ipc =       8.4407
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 432
gpu_total_sim_rate=14629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2952
	L1I_total_cache_misses = 158
	L1I_total_cache_miss_rate = 0.0535
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 41, Miss = 21, Miss_rate = 0.512, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 24, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 49, Miss = 23, Miss_rate = 0.469, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 40, Miss = 20, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 46, Miss = 23, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 44, Miss = 23, Miss_rate = 0.523, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 718
	L1D_total_cache_misses = 350
	L1D_total_cache_miss_rate = 0.4875
	L1D_total_cache_pending_hits = 19
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1030
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.1039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 923
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 158
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
214, 
gpgpu_n_tot_thrd_icount = 166368
gpgpu_n_tot_w_icount = 5199
gpgpu_n_stall_shd_mem = 608
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 333
gpgpu_n_mem_write_global = 212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3085
gpgpu_n_store_insn = 1050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20755
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 355
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:411	W0_Idle:82949	W0_Scoreboard:29699	W1:14	W2:40	W3:29	W4:386	W5:0	W6:25	W7:0	W8:186	W9:2	W10:0	W11:25	W12:357	W13:25	W14:25	W15:25	W16:2860	W17:1	W18:1	W19:1	W20:1	W21:1	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1195
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2664 {8:333,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20352 {40:81,72:11,136:120,}
traffic_breakdown_coretomem[INST_ACC_R] = 648 {8:81,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45288 {136:333,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1696 {8:212,}
traffic_breakdown_memtocore[INST_ACC_R] = 11016 {136:81,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 159 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 10398 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	542 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	454 	165 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	106 	234 	8 	0 	0 	0 	0 	8 	48 	96 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        8131    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        8126       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        7732      1731    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        5318      1686    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1718    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10399 n_nop=10383 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001923
n_activity=184 dram_eff=0.1087
bk0: 6a 10327i bk1: 0a 10397i bk2: 0a 10400i bk3: 0a 10400i bk4: 4a 10377i bk5: 0a 10398i bk6: 0a 10398i bk7: 0a 10398i bk8: 0a 10399i bk9: 0a 10399i bk10: 0a 10399i bk11: 0a 10399i bk12: 0a 10399i bk13: 0a 10399i bk14: 0a 10399i bk15: 0a 10399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000192326
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10399 n_nop=10389 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001539
n_activity=95 dram_eff=0.1684
bk0: 4a 10379i bk1: 0a 10399i bk2: 0a 10400i bk3: 0a 10400i bk4: 4a 10377i bk5: 0a 10398i bk6: 0a 10398i bk7: 0a 10398i bk8: 0a 10399i bk9: 0a 10399i bk10: 0a 10399i bk11: 0a 10399i bk12: 0a 10399i bk13: 0a 10399i bk14: 0a 10399i bk15: 0a 10399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00134628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10399 n_nop=10381 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002885
n_activity=157 dram_eff=0.1911
bk0: 4a 10379i bk1: 0a 10399i bk2: 0a 10399i bk3: 0a 10399i bk4: 4a 10376i bk5: 4a 10346i bk6: 0a 10396i bk7: 0a 10397i bk8: 0a 10398i bk9: 0a 10399i bk10: 0a 10400i bk11: 0a 10400i bk12: 0a 10400i bk13: 0a 10400i bk14: 0a 10400i bk15: 0a 10400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00759688
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10399 n_nop=10382 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002693
n_activity=145 dram_eff=0.1931
bk0: 2a 10383i bk1: 0a 10399i bk2: 0a 10399i bk3: 0a 10399i bk4: 4a 10376i bk5: 4a 10343i bk6: 0a 10396i bk7: 0a 10397i bk8: 0a 10398i bk9: 0a 10399i bk10: 0a 10400i bk11: 0a 10400i bk12: 0a 10400i bk13: 0a 10400i bk14: 0a 10400i bk15: 0a 10400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0073084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10399 n_nop=10387 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001923
n_activity=105 dram_eff=0.1905
bk0: 0a 10400i bk1: 0a 10401i bk2: 0a 10401i bk3: 0a 10401i bk4: 2a 10384i bk5: 4a 10344i bk6: 0a 10397i bk7: 0a 10397i bk8: 0a 10397i bk9: 0a 10397i bk10: 0a 10398i bk11: 0a 10399i bk12: 0a 10399i bk13: 0a 10399i bk14: 0a 10399i bk15: 0a 10399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00596211
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10399 n_nop=10390 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001539
n_activity=65 dram_eff=0.2462
bk0: 0a 10399i bk1: 0a 10400i bk2: 0a 10400i bk3: 0a 10400i bk4: 0a 10400i bk5: 4a 10345i bk6: 0a 10398i bk7: 0a 10398i bk8: 0a 10398i bk9: 0a 10398i bk10: 0a 10398i bk11: 0a 10399i bk12: 0a 10399i bk13: 0a 10399i bk14: 0a 10399i bk15: 0a 10399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00596211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87, Miss = 5, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 132, Miss = 4, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 133, Miss = 4, Miss_rate = 0.030, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 111, Miss = 3, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 41, Miss = 2, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 36, Miss = 1, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 41, Miss = 2, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 43, Miss = 2, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 641
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2327
icnt_total_pkts_simt_to_mem=1224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3106
	minimum = 6
	maximum = 30
Network latency average = 11.1364
	minimum = 6
	maximum = 26
Slowest packet = 1232
Flit latency average = 9.58601
	minimum = 6
	maximum = 25
Slowest flit = 3458
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00617284
	minimum = 0 (at node 2)
	maximum = 0.0252525 (at node 21)
Accepted packet rate average = 0.00617284
	minimum = 0 (at node 2)
	maximum = 0.0252525 (at node 21)
Injected flit rate average = 0.01604
	minimum = 0 (at node 2)
	maximum = 0.0833333 (at node 17)
Accepted flit rate average= 0.01604
	minimum = 0 (at node 2)
	maximum = 0.0492424 (at node 11)
Injected packet length average = 2.59848
Accepted packet length average = 2.59848
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.1208 (10 samples)
	minimum = 6 (10 samples)
	maximum = 32 (10 samples)
Network latency average = 11.1219 (10 samples)
	minimum = 6 (10 samples)
	maximum = 30.2 (10 samples)
Flit latency average = 10.0733 (10 samples)
	minimum = 6 (10 samples)
	maximum = 27.3 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00478788 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0205805 (10 samples)
Accepted packet rate average = 0.00478788 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0205805 (10 samples)
Injected flit rate average = 0.0132897 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0634088 (10 samples)
Accepted flit rate average = 0.0132897 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0539919 (10 samples)
Injected packet size average = 2.77569 (10 samples)
Accepted packet size average = 2.77569 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 14629 (inst/sec)
gpgpu_simulation_rate = 1733 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10399)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(430,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (896,10399), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 11.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 897
gpu_sim_insn = 7418
gpu_ipc =       8.2698
gpu_tot_sim_cycle = 11296
gpu_tot_sim_insn = 95193
gpu_tot_ipc =       8.4271
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 432
gpu_total_sim_rate=13599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3112
	L1I_total_cache_misses = 175
	L1I_total_cache_miss_rate = 0.0562
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 41, Miss = 21, Miss_rate = 0.512, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 24, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 49, Miss = 23, Miss_rate = 0.469, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 46, Miss = 23, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 44, Miss = 23, Miss_rate = 0.523, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 729
	L1D_total_cache_misses = 355
	L1D_total_cache_miss_rate = 0.4870
	L1D_total_cache_pending_hits = 19
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1096
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0976
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 338
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 989
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2937
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 175
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
214, 
gpgpu_n_tot_thrd_icount = 174848
gpgpu_n_tot_w_icount = 5464
gpgpu_n_stall_shd_mem = 616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 338
gpgpu_n_mem_write_global = 217
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3105
gpgpu_n_store_insn = 1060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22823
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 363
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:438	W0_Idle:84118	W0_Scoreboard:30060	W1:14	W2:40	W3:29	W4:386	W5:0	W6:25	W7:0	W8:186	W9:2	W10:25	W11:25	W12:357	W13:25	W14:25	W15:25	W16:2860	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1434
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2704 {8:338,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21032 {40:81,72:11,136:125,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45968 {136:338,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1736 {8:217,}
traffic_breakdown_memtocore[INST_ACC_R] = 11288 {136:83,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 158 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 11295 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	552 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	462 	168 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	108 	237 	8 	0 	0 	0 	0 	8 	48 	96 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        8210    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        8282       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        7880      1772    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        5318      1764    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1790    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11296 n_nop=11280 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001771
n_activity=184 dram_eff=0.1087
bk0: 6a 11224i bk1: 0a 11294i bk2: 0a 11297i bk3: 0a 11297i bk4: 4a 11274i bk5: 0a 11295i bk6: 0a 11295i bk7: 0a 11295i bk8: 0a 11296i bk9: 0a 11296i bk10: 0a 11296i bk11: 0a 11296i bk12: 0a 11296i bk13: 0a 11296i bk14: 0a 11296i bk15: 0a 11296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000177054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11296 n_nop=11286 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001416
n_activity=95 dram_eff=0.1684
bk0: 4a 11276i bk1: 0a 11296i bk2: 0a 11297i bk3: 0a 11297i bk4: 4a 11274i bk5: 0a 11295i bk6: 0a 11295i bk7: 0a 11295i bk8: 0a 11296i bk9: 0a 11296i bk10: 0a 11296i bk11: 0a 11296i bk12: 0a 11296i bk13: 0a 11296i bk14: 0a 11296i bk15: 0a 11296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00123938
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11296 n_nop=11278 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002656
n_activity=157 dram_eff=0.1911
bk0: 4a 11276i bk1: 0a 11296i bk2: 0a 11296i bk3: 0a 11296i bk4: 4a 11273i bk5: 4a 11243i bk6: 0a 11293i bk7: 0a 11294i bk8: 0a 11295i bk9: 0a 11296i bk10: 0a 11297i bk11: 0a 11297i bk12: 0a 11297i bk13: 0a 11297i bk14: 0a 11297i bk15: 0a 11297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00699363
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11296 n_nop=11279 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002479
n_activity=145 dram_eff=0.1931
bk0: 2a 11280i bk1: 0a 11296i bk2: 0a 11296i bk3: 0a 11296i bk4: 4a 11273i bk5: 4a 11240i bk6: 0a 11293i bk7: 0a 11294i bk8: 0a 11295i bk9: 0a 11296i bk10: 0a 11297i bk11: 0a 11297i bk12: 0a 11297i bk13: 0a 11297i bk14: 0a 11297i bk15: 0a 11297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00672805
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11296 n_nop=11284 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001771
n_activity=105 dram_eff=0.1905
bk0: 0a 11297i bk1: 0a 11298i bk2: 0a 11298i bk3: 0a 11298i bk4: 2a 11281i bk5: 4a 11241i bk6: 0a 11294i bk7: 0a 11294i bk8: 0a 11294i bk9: 0a 11294i bk10: 0a 11295i bk11: 0a 11296i bk12: 0a 11296i bk13: 0a 11296i bk14: 0a 11296i bk15: 0a 11296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00548867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11296 n_nop=11287 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001416
n_activity=65 dram_eff=0.2462
bk0: 0a 11296i bk1: 0a 11297i bk2: 0a 11297i bk3: 0a 11297i bk4: 0a 11297i bk5: 4a 11242i bk6: 0a 11295i bk7: 0a 11295i bk8: 0a 11295i bk9: 0a 11295i bk10: 0a 11295i bk11: 0a 11296i bk12: 0a 11296i bk13: 0a 11296i bk14: 0a 11296i bk15: 0a 11296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00548867

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 5, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 133, Miss = 4, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 135, Miss = 4, Miss_rate = 0.030, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 113, Miss = 3, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 42, Miss = 2, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 36, Miss = 1, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 43, Miss = 2, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 45, Miss = 2, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 653
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0383
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2367
icnt_total_pkts_simt_to_mem=1256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11
	minimum = 6
	maximum = 26
Network latency average = 10.25
	minimum = 6
	maximum = 25
Slowest packet = 1295
Flit latency average = 9.19444
	minimum = 6
	maximum = 21
Slowest flit = 3588
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000990958
	minimum = 0 (at node 0)
	maximum = 0.0133779 (at node 11)
Accepted packet rate average = 0.000990958
	minimum = 0 (at node 0)
	maximum = 0.0133779 (at node 11)
Injected flit rate average = 0.00297287
	minimum = 0 (at node 0)
	maximum = 0.0356745 (at node 11)
Accepted flit rate average= 0.00297287
	minimum = 0 (at node 0)
	maximum = 0.0445931 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0189 (11 samples)
	minimum = 6 (11 samples)
	maximum = 31.4545 (11 samples)
Network latency average = 11.0427 (11 samples)
	minimum = 6 (11 samples)
	maximum = 29.7273 (11 samples)
Flit latency average = 9.99344 (11 samples)
	minimum = 6 (11 samples)
	maximum = 26.7273 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00444271 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0199257 (11 samples)
Accepted packet rate average = 0.00444271 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0199257 (11 samples)
Injected flit rate average = 0.0123518 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0608875 (11 samples)
Accepted flit rate average = 0.0123518 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0531375 (11 samples)
Injected packet size average = 2.78024 (11 samples)
Accepted packet size average = 2.78024 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 13599 (inst/sec)
gpgpu_simulation_rate = 1613 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11296)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11296)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (69,11296), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (100,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (100,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (106,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 11796  inst.: 103183 (ipc=16.0) sim_rate=14740 (inst/sec) elapsed = 0:0:00:07 / Fri Feb  1 22:49:18 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (553,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (559,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (559,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (559,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (571,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (571,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (749,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (756,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (767,11296), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 14.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 768
gpu_sim_insn = 8082
gpu_ipc =      10.5234
gpu_tot_sim_cycle = 12064
gpu_tot_sim_insn = 103275
gpu_tot_ipc =       8.5606
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 433
gpu_total_sim_rate=14753

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3466
	L1I_total_cache_misses = 177
	L1I_total_cache_miss_rate = 0.0511
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 65, Miss = 32, Miss_rate = 0.492, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 24, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 70, Miss = 31, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 37, Miss = 18, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 26, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 797
	L1D_total_cache_misses = 378
	L1D_total_cache_miss_rate = 0.4743
	L1D_total_cache_pending_hits = 20
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1221
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0876
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 361
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1114
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3289
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 177
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
231, 
gpgpu_n_tot_thrd_icount = 195200
gpgpu_n_tot_w_icount = 6100
gpgpu_n_stall_shd_mem = 636
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 361
gpgpu_n_mem_write_global = 235
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3465
gpgpu_n_store_insn = 1180
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24653
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 383
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:441	W0_Idle:92270	W0_Scoreboard:33589	W1:14	W2:55	W3:29	W4:416	W5:0	W6:50	W7:0	W8:274	W9:2	W10:25	W11:25	W12:407	W13:25	W14:25	W15:25	W16:3288	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1434
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2888 {8:361,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23224 {40:83,72:12,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49096 {136:361,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1880 {8:235,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 158 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 12063 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	593 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	494 	179 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	115 	253 	8 	0 	0 	0 	0 	8 	48 	96 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        9046    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        9117       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        8788      1772    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        6189      1800    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1790    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12064 n_nop=12048 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001658
n_activity=184 dram_eff=0.1087
bk0: 6a 11992i bk1: 0a 12062i bk2: 0a 12065i bk3: 0a 12065i bk4: 4a 12042i bk5: 0a 12063i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12064i bk9: 0a 12064i bk10: 0a 12064i bk11: 0a 12064i bk12: 0a 12064i bk13: 0a 12064i bk14: 0a 12064i bk15: 0a 12064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000165782
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12064 n_nop=12054 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001326
n_activity=95 dram_eff=0.1684
bk0: 4a 12044i bk1: 0a 12064i bk2: 0a 12065i bk3: 0a 12065i bk4: 4a 12042i bk5: 0a 12063i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12064i bk9: 0a 12064i bk10: 0a 12064i bk11: 0a 12064i bk12: 0a 12064i bk13: 0a 12064i bk14: 0a 12064i bk15: 0a 12064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00116048
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12064 n_nop=12046 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002487
n_activity=157 dram_eff=0.1911
bk0: 4a 12044i bk1: 0a 12064i bk2: 0a 12064i bk3: 0a 12064i bk4: 4a 12041i bk5: 4a 12011i bk6: 0a 12061i bk7: 0a 12062i bk8: 0a 12063i bk9: 0a 12064i bk10: 0a 12065i bk11: 0a 12065i bk12: 0a 12065i bk13: 0a 12065i bk14: 0a 12065i bk15: 0a 12065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00654841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12064 n_nop=12047 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002321
n_activity=145 dram_eff=0.1931
bk0: 2a 12048i bk1: 0a 12064i bk2: 0a 12064i bk3: 0a 12064i bk4: 4a 12041i bk5: 4a 12008i bk6: 0a 12061i bk7: 0a 12062i bk8: 0a 12063i bk9: 0a 12064i bk10: 0a 12065i bk11: 0a 12065i bk12: 0a 12065i bk13: 0a 12065i bk14: 0a 12065i bk15: 0a 12065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00629973
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12064 n_nop=12052 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001658
n_activity=105 dram_eff=0.1905
bk0: 0a 12065i bk1: 0a 12066i bk2: 0a 12066i bk3: 0a 12066i bk4: 2a 12049i bk5: 4a 12009i bk6: 0a 12062i bk7: 0a 12062i bk8: 0a 12062i bk9: 0a 12062i bk10: 0a 12063i bk11: 0a 12064i bk12: 0a 12064i bk13: 0a 12064i bk14: 0a 12064i bk15: 0a 12064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00513926
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12064 n_nop=12055 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001326
n_activity=65 dram_eff=0.2462
bk0: 0a 12064i bk1: 0a 12065i bk2: 0a 12065i bk3: 0a 12065i bk4: 0a 12065i bk5: 4a 12010i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12063i bk9: 0a 12063i bk10: 0a 12063i bk11: 0a 12064i bk12: 0a 12064i bk13: 0a 12064i bk14: 0a 12064i bk15: 0a 12064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00513926

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 5, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 146, Miss = 4, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 3, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 42, Miss = 2, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 42, Miss = 1, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 45, Miss = 2, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 696
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0359
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2510
icnt_total_pkts_simt_to_mem=1363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7442
	minimum = 6
	maximum = 27
Network latency average = 10.0116
	minimum = 6
	maximum = 23
Slowest packet = 1351
Flit latency average = 8.892
	minimum = 6
	maximum = 19
Slowest flit = 3768
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00414738
	minimum = 0 (at node 0)
	maximum = 0.0182292 (at node 21)
Accepted packet rate average = 0.00414738
	minimum = 0 (at node 0)
	maximum = 0.0182292 (at node 21)
Injected flit rate average = 0.0120563
	minimum = 0 (at node 0)
	maximum = 0.0598958 (at node 21)
Accepted flit rate average= 0.0120563
	minimum = 0 (at node 0)
	maximum = 0.0494792 (at node 21)
Injected packet length average = 2.90698
Accepted packet length average = 2.90698
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9126 (12 samples)
	minimum = 6 (12 samples)
	maximum = 31.0833 (12 samples)
Network latency average = 10.9567 (12 samples)
	minimum = 6 (12 samples)
	maximum = 29.1667 (12 samples)
Flit latency average = 9.90165 (12 samples)
	minimum = 6 (12 samples)
	maximum = 26.0833 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0044181 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0197843 (12 samples)
Accepted packet rate average = 0.0044181 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0197843 (12 samples)
Injected flit rate average = 0.0123272 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0608049 (12 samples)
Accepted flit rate average = 0.0123272 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0528326 (12 samples)
Injected packet size average = 2.79015 (12 samples)
Accepted packet size average = 2.79015 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 14753 (inst/sec)
gpgpu_simulation_rate = 1723 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12064)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (891,12064), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 13 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 13.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 892
gpu_sim_insn = 7393
gpu_ipc =       8.2881
gpu_tot_sim_cycle = 12956
gpu_tot_sim_insn = 110668
gpu_tot_ipc =       8.5418
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 433
gpu_total_sim_rate=15809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3626
	L1I_total_cache_misses = 194
	L1I_total_cache_miss_rate = 0.0535
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 19, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 65, Miss = 32, Miss_rate = 0.492, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 24, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 70, Miss = 31, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 47, Miss = 23, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 26, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 808
	L1D_total_cache_misses = 383
	L1D_total_cache_miss_rate = 0.4740
	L1D_total_cache_pending_hits = 21
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1287
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0831
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1180
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3432
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 194
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
231, 
gpgpu_n_tot_thrd_icount = 203680
gpgpu_n_tot_w_icount = 6365
gpgpu_n_stall_shd_mem = 644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 366
gpgpu_n_mem_write_global = 240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3483
gpgpu_n_store_insn = 1189
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26719
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 391
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:468	W0_Idle:93430	W0_Scoreboard:33949	W1:14	W2:55	W3:29	W4:416	W5:0	W6:50	W7:0	W8:274	W9:27	W10:25	W11:25	W12:407	W13:25	W14:25	W15:25	W16:3288	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1673
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2928 {8:366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23808 {40:84,72:12,136:144,}
traffic_breakdown_coretomem[INST_ACC_R] = 696 {8:87,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49776 {136:366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1920 {8:240,}
traffic_breakdown_memtocore[INST_ACC_R] = 11832 {136:87,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 158 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 12955 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	603 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	502 	183 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	117 	256 	8 	0 	0 	0 	0 	8 	48 	96 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        9117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none        9268       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        8947      1812    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        6189      1878    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1863    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12956 n_nop=12940 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001544
n_activity=184 dram_eff=0.1087
bk0: 6a 12884i bk1: 0a 12954i bk2: 0a 12957i bk3: 0a 12957i bk4: 4a 12934i bk5: 0a 12955i bk6: 0a 12955i bk7: 0a 12955i bk8: 0a 12956i bk9: 0a 12956i bk10: 0a 12956i bk11: 0a 12956i bk12: 0a 12956i bk13: 0a 12956i bk14: 0a 12956i bk15: 0a 12956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000154369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12956 n_nop=12946 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001235
n_activity=95 dram_eff=0.1684
bk0: 4a 12936i bk1: 0a 12956i bk2: 0a 12957i bk3: 0a 12957i bk4: 4a 12934i bk5: 0a 12955i bk6: 0a 12955i bk7: 0a 12955i bk8: 0a 12956i bk9: 0a 12956i bk10: 0a 12956i bk11: 0a 12956i bk12: 0a 12956i bk13: 0a 12956i bk14: 0a 12956i bk15: 0a 12956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00108058
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12956 n_nop=12938 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002316
n_activity=157 dram_eff=0.1911
bk0: 4a 12936i bk1: 0a 12956i bk2: 0a 12956i bk3: 0a 12956i bk4: 4a 12933i bk5: 4a 12903i bk6: 0a 12953i bk7: 0a 12954i bk8: 0a 12955i bk9: 0a 12956i bk10: 0a 12957i bk11: 0a 12957i bk12: 0a 12957i bk13: 0a 12957i bk14: 0a 12957i bk15: 0a 12957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00609756
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12956 n_nop=12939 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002161
n_activity=145 dram_eff=0.1931
bk0: 2a 12940i bk1: 0a 12956i bk2: 0a 12956i bk3: 0a 12956i bk4: 4a 12933i bk5: 4a 12900i bk6: 0a 12953i bk7: 0a 12954i bk8: 0a 12955i bk9: 0a 12956i bk10: 0a 12957i bk11: 0a 12957i bk12: 0a 12957i bk13: 0a 12957i bk14: 0a 12957i bk15: 0a 12957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00586601
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12956 n_nop=12944 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001544
n_activity=105 dram_eff=0.1905
bk0: 0a 12957i bk1: 0a 12958i bk2: 0a 12958i bk3: 0a 12958i bk4: 2a 12941i bk5: 4a 12901i bk6: 0a 12954i bk7: 0a 12954i bk8: 0a 12954i bk9: 0a 12954i bk10: 0a 12955i bk11: 0a 12956i bk12: 0a 12956i bk13: 0a 12956i bk14: 0a 12956i bk15: 0a 12956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12956 n_nop=12947 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001235
n_activity=65 dram_eff=0.2462
bk0: 0a 12956i bk1: 0a 12957i bk2: 0a 12957i bk3: 0a 12957i bk4: 0a 12957i bk5: 4a 12902i bk6: 0a 12955i bk7: 0a 12955i bk8: 0a 12955i bk9: 0a 12955i bk10: 0a 12955i bk11: 0a 12956i bk12: 0a 12956i bk13: 0a 12956i bk14: 0a 12956i bk15: 0a 12956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91, Miss = 5, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 148, Miss = 4, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 129, Miss = 3, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 2, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 42, Miss = 1, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 46, Miss = 2, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 47, Miss = 2, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 708
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0353
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 75
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2550
icnt_total_pkts_simt_to_mem=1392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8333
	minimum = 6
	maximum = 28
Network latency average = 9.95833
	minimum = 6
	maximum = 27
Slowest packet = 1404
Flit latency average = 8.89855
	minimum = 6
	maximum = 23
Slowest flit = 3905
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000996512
	minimum = 0 (at node 0)
	maximum = 0.0134529 (at node 13)
Accepted packet rate average = 0.000996512
	minimum = 0 (at node 0)
	maximum = 0.0134529 (at node 13)
Injected flit rate average = 0.00286497
	minimum = 0 (at node 0)
	maximum = 0.0325112 (at node 13)
Accepted flit rate average= 0.00286497
	minimum = 0 (at node 0)
	maximum = 0.044843 (at node 13)
Injected packet length average = 2.875
Accepted packet length average = 2.875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8296 (13 samples)
	minimum = 6 (13 samples)
	maximum = 30.8462 (13 samples)
Network latency average = 10.8799 (13 samples)
	minimum = 6 (13 samples)
	maximum = 29 (13 samples)
Flit latency average = 9.82449 (13 samples)
	minimum = 6 (13 samples)
	maximum = 25.8462 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0041549 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0192973 (13 samples)
Accepted packet rate average = 0.0041549 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0192973 (13 samples)
Injected flit rate average = 0.0115993 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0586284 (13 samples)
Accepted flit rate average = 0.0115993 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.052218 (13 samples)
Injected packet size average = 2.79172 (13 samples)
Accepted packet size average = 2.79172 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 15809 (inst/sec)
gpgpu_simulation_rate = 1850 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12956)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12956)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69,12956), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (100,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (100,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (106,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 13456  inst.: 118106 (ipc=14.9) sim_rate=14763 (inst/sec) elapsed = 0:0:00:08 / Fri Feb  1 22:49:19 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (509,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (524,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (557,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (573,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (574,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (585,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (744,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (773,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (779,12956), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 1.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 780
gpu_sim_insn = 7520
gpu_ipc =       9.6410
gpu_tot_sim_cycle = 13736
gpu_tot_sim_insn = 118188
gpu_tot_ipc =       8.6043
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 446
gpu_total_sim_rate=14773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3980
	L1I_total_cache_misses = 196
	L1I_total_cache_miss_rate = 0.0492
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 50, Miss = 24, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 73, Miss = 35, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 74, Miss = 33, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 51, Miss = 24, Miss_rate = 0.471, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 896
	L1D_total_cache_misses = 412
	L1D_total_cache_miss_rate = 0.4598
	L1D_total_cache_pending_hits = 24
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1412
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0758
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 395
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1305
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
294, 
gpgpu_n_tot_thrd_icount = 224032
gpgpu_n_tot_w_icount = 7001
gpgpu_n_stall_shd_mem = 684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395
gpgpu_n_mem_write_global = 264
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3780
gpgpu_n_store_insn = 1288
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28476
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 431
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:471	W0_Idle:101521	W0_Scoreboard:37487	W1:28	W2:80	W3:30	W4:528	W5:0	W6:50	W7:0	W8:324	W9:27	W10:25	W11:25	W12:413	W13:25	W14:25	W15:25	W16:3716	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1673
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3160 {8:395,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25536 {40:96,72:18,136:150,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53720 {136:395,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2112 {8:264,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 158 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 13735 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	656 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	542 	198 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	127 	275 	8 	0 	0 	0 	0 	8 	48 	96 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        9896    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       10484       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       10251      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        7053      1952    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1899    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13736 n_nop=13720 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001456
n_activity=184 dram_eff=0.1087
bk0: 6a 13664i bk1: 0a 13734i bk2: 0a 13737i bk3: 0a 13737i bk4: 4a 13714i bk5: 0a 13735i bk6: 0a 13735i bk7: 0a 13735i bk8: 0a 13736i bk9: 0a 13736i bk10: 0a 13736i bk11: 0a 13736i bk12: 0a 13736i bk13: 0a 13736i bk14: 0a 13736i bk15: 0a 13736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13736 n_nop=13726 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001165
n_activity=95 dram_eff=0.1684
bk0: 4a 13716i bk1: 0a 13736i bk2: 0a 13737i bk3: 0a 13737i bk4: 4a 13714i bk5: 0a 13735i bk6: 0a 13735i bk7: 0a 13735i bk8: 0a 13736i bk9: 0a 13736i bk10: 0a 13736i bk11: 0a 13736i bk12: 0a 13736i bk13: 0a 13736i bk14: 0a 13736i bk15: 0a 13736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00101922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13736 n_nop=13718 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002184
n_activity=157 dram_eff=0.1911
bk0: 4a 13716i bk1: 0a 13736i bk2: 0a 13736i bk3: 0a 13736i bk4: 4a 13713i bk5: 4a 13683i bk6: 0a 13733i bk7: 0a 13734i bk8: 0a 13735i bk9: 0a 13736i bk10: 0a 13737i bk11: 0a 13737i bk12: 0a 13737i bk13: 0a 13737i bk14: 0a 13737i bk15: 0a 13737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00575131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13736 n_nop=13719 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.002038
n_activity=145 dram_eff=0.1931
bk0: 2a 13720i bk1: 0a 13736i bk2: 0a 13736i bk3: 0a 13736i bk4: 4a 13713i bk5: 4a 13680i bk6: 0a 13733i bk7: 0a 13734i bk8: 0a 13735i bk9: 0a 13736i bk10: 0a 13737i bk11: 0a 13737i bk12: 0a 13737i bk13: 0a 13737i bk14: 0a 13737i bk15: 0a 13737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00553291
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13736 n_nop=13724 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001456
n_activity=105 dram_eff=0.1905
bk0: 0a 13737i bk1: 0a 13738i bk2: 0a 13738i bk3: 0a 13738i bk4: 2a 13721i bk5: 4a 13681i bk6: 0a 13734i bk7: 0a 13734i bk8: 0a 13734i bk9: 0a 13734i bk10: 0a 13735i bk11: 0a 13736i bk12: 0a 13736i bk13: 0a 13736i bk14: 0a 13736i bk15: 0a 13736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00451369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13736 n_nop=13727 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001165
n_activity=65 dram_eff=0.2462
bk0: 0a 13736i bk1: 0a 13737i bk2: 0a 13737i bk3: 0a 13737i bk4: 0a 13737i bk5: 4a 13682i bk6: 0a 13735i bk7: 0a 13735i bk8: 0a 13735i bk9: 0a 13735i bk10: 0a 13735i bk11: 0a 13736i bk12: 0a 13736i bk13: 0a 13736i bk14: 0a 13736i bk15: 0a 13736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00451369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91, Miss = 5, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 155, Miss = 4, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 164, Miss = 4, Miss_rate = 0.024, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 148, Miss = 3, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 1, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 763
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0328
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 77
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2729
icnt_total_pkts_simt_to_mem=1495
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9
	minimum = 6
	maximum = 26
Network latency average = 9.89091
	minimum = 6
	maximum = 21
Slowest packet = 1468
Flit latency average = 8.60993
	minimum = 6
	maximum = 17
Slowest flit = 4089
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00522317
	minimum = 0 (at node 2)
	maximum = 0.024359 (at node 21)
Accepted packet rate average = 0.00522317
	minimum = 0 (at node 2)
	maximum = 0.024359 (at node 21)
Injected flit rate average = 0.0133903
	minimum = 0 (at node 2)
	maximum = 0.075641 (at node 21)
Accepted flit rate average= 0.0133903
	minimum = 0 (at node 2)
	maximum = 0.05 (at node 21)
Injected packet length average = 2.56364
Accepted packet length average = 2.56364
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7632 (14 samples)
	minimum = 6 (14 samples)
	maximum = 30.5 (14 samples)
Network latency average = 10.8093 (14 samples)
	minimum = 6 (14 samples)
	maximum = 28.4286 (14 samples)
Flit latency average = 9.73774 (14 samples)
	minimum = 6 (14 samples)
	maximum = 25.2143 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0042312 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0196588 (14 samples)
Accepted packet rate average = 0.0042312 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0196588 (14 samples)
Injected flit rate average = 0.0117272 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0598436 (14 samples)
Accepted flit rate average = 0.0117272 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0520596 (14 samples)
Injected packet size average = 2.77161 (14 samples)
Accepted packet size average = 2.77161 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 14773 (inst/sec)
gpgpu_simulation_rate = 1717 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,13736)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (884,13736), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 0.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 885
gpu_sim_insn = 7368
gpu_ipc =       8.3254
gpu_tot_sim_cycle = 14621
gpu_tot_sim_insn = 125556
gpu_tot_ipc =       8.5874
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 446
gpu_total_sim_rate=15694

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4140
	L1I_total_cache_misses = 213
	L1I_total_cache_miss_rate = 0.0514
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 73, Miss = 35, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 74, Miss = 33, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 51, Miss = 24, Miss_rate = 0.471, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 905
	L1D_total_cache_misses = 416
	L1D_total_cache_miss_rate = 0.4597
	L1D_total_cache_pending_hits = 24
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1478
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0724
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 399
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1371
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3927
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 213
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
334, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 232512
gpgpu_n_tot_w_icount = 7266
gpgpu_n_stall_shd_mem = 690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 399
gpgpu_n_mem_write_global = 268
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3796
gpgpu_n_store_insn = 1296
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30540
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 437
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:498	W0_Idle:102672	W0_Scoreboard:37842	W1:28	W2:80	W3:30	W4:528	W5:0	W6:50	W7:0	W8:349	W9:27	W10:25	W11:25	W12:413	W13:25	W14:25	W15:25	W16:3716	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1912
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3192 {8:399,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26080 {40:96,72:18,136:154,}
traffic_breakdown_coretomem[INST_ACC_R] = 728 {8:91,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54264 {136:399,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2144 {8:268,}
traffic_breakdown_memtocore[INST_ACC_R] = 12376 {136:91,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 157 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 14620 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	664 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	549 	201 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	129 	277 	8 	0 	0 	0 	0 	8 	48 	96 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none        9896    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       10636       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       10399      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        7053      2030    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1972    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14621 n_nop=14605 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001368
n_activity=184 dram_eff=0.1087
bk0: 6a 14549i bk1: 0a 14619i bk2: 0a 14622i bk3: 0a 14622i bk4: 4a 14599i bk5: 0a 14620i bk6: 0a 14620i bk7: 0a 14620i bk8: 0a 14621i bk9: 0a 14621i bk10: 0a 14621i bk11: 0a 14621i bk12: 0a 14621i bk13: 0a 14621i bk14: 0a 14621i bk15: 0a 14621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00013679
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14621 n_nop=14611 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001094
n_activity=95 dram_eff=0.1684
bk0: 4a 14601i bk1: 0a 14621i bk2: 0a 14622i bk3: 0a 14622i bk4: 4a 14599i bk5: 0a 14620i bk6: 0a 14620i bk7: 0a 14620i bk8: 0a 14621i bk9: 0a 14621i bk10: 0a 14621i bk11: 0a 14621i bk12: 0a 14621i bk13: 0a 14621i bk14: 0a 14621i bk15: 0a 14621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000957527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14621 n_nop=14603 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.002052
n_activity=157 dram_eff=0.1911
bk0: 4a 14601i bk1: 0a 14621i bk2: 0a 14621i bk3: 0a 14621i bk4: 4a 14598i bk5: 4a 14568i bk6: 0a 14618i bk7: 0a 14619i bk8: 0a 14620i bk9: 0a 14621i bk10: 0a 14622i bk11: 0a 14622i bk12: 0a 14622i bk13: 0a 14622i bk14: 0a 14622i bk15: 0a 14622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00540319
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14621 n_nop=14604 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001915
n_activity=145 dram_eff=0.1931
bk0: 2a 14605i bk1: 0a 14621i bk2: 0a 14621i bk3: 0a 14621i bk4: 4a 14598i bk5: 4a 14565i bk6: 0a 14618i bk7: 0a 14619i bk8: 0a 14620i bk9: 0a 14621i bk10: 0a 14622i bk11: 0a 14622i bk12: 0a 14622i bk13: 0a 14622i bk14: 0a 14622i bk15: 0a 14622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.005198
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14621 n_nop=14609 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001368
n_activity=105 dram_eff=0.1905
bk0: 0a 14622i bk1: 0a 14623i bk2: 0a 14623i bk3: 0a 14623i bk4: 2a 14606i bk5: 4a 14566i bk6: 0a 14619i bk7: 0a 14619i bk8: 0a 14619i bk9: 0a 14619i bk10: 0a 14620i bk11: 0a 14621i bk12: 0a 14621i bk13: 0a 14621i bk14: 0a 14621i bk15: 0a 14621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00424048
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14621 n_nop=14612 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001094
n_activity=65 dram_eff=0.2462
bk0: 0a 14621i bk1: 0a 14622i bk2: 0a 14622i bk3: 0a 14622i bk4: 0a 14622i bk5: 4a 14567i bk6: 0a 14620i bk7: 0a 14620i bk8: 0a 14620i bk9: 0a 14620i bk10: 0a 14620i bk11: 0a 14621i bk12: 0a 14621i bk13: 0a 14621i bk14: 0a 14621i bk15: 0a 14621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00424048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 93, Miss = 5, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 155, Miss = 4, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 166, Miss = 4, Miss_rate = 0.024, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 150, Miss = 3, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 1, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 50, Miss = 2, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50, Miss = 2, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 773
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0323
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2763
icnt_total_pkts_simt_to_mem=1521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2
	minimum = 6
	maximum = 20
Network latency average = 9.5
	minimum = 6
	maximum = 19
Slowest packet = 1537
Flit latency average = 8.1
	minimum = 6
	maximum = 15
Slowest flit = 4255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000836995
	minimum = 0 (at node 1)
	maximum = 0.0112994 (at node 0)
Accepted packet rate average = 0.000836995
	minimum = 0 (at node 1)
	maximum = 0.0112994 (at node 0)
Injected flit rate average = 0.00251099
	minimum = 0 (at node 1)
	maximum = 0.0293785 (at node 0)
Accepted flit rate average= 0.00251099
	minimum = 0 (at node 1)
	maximum = 0.0384181 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.659 (15 samples)
	minimum = 6 (15 samples)
	maximum = 29.8 (15 samples)
Network latency average = 10.722 (15 samples)
	minimum = 6 (15 samples)
	maximum = 27.8 (15 samples)
Flit latency average = 9.62855 (15 samples)
	minimum = 6 (15 samples)
	maximum = 24.5333 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.00400492 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0191015 (15 samples)
Accepted packet rate average = 0.00400492 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0191015 (15 samples)
Injected flit rate average = 0.0111128 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0578126 (15 samples)
Accepted flit rate average = 0.0111128 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0511502 (15 samples)
Injected packet size average = 2.77479 (15 samples)
Accepted packet size average = 2.77479 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 15694 (inst/sec)
gpgpu_simulation_rate = 1827 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,14621)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,14621)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (69,14621), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (100,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (100,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 15121  inst.: 132492 (ipc=13.9) sim_rate=14721 (inst/sec) elapsed = 0:0:00:09 / Fri Feb  1 22:49:20 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (518,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (559,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (571,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (577,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (743,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (749,14621), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 2.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 750
gpu_sim_insn = 7000
gpu_ipc =       9.3333
gpu_tot_sim_cycle = 15371
gpu_tot_sim_insn = 132556
gpu_tot_ipc =       8.6238
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 447
gpu_total_sim_rate=14728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4420
	L1I_total_cache_misses = 213
	L1I_total_cache_miss_rate = 0.0482
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 60, Miss = 28, Miss_rate = 0.467, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 957
	L1D_total_cache_misses = 433
	L1D_total_cache_miss_rate = 0.4525
	L1D_total_cache_pending_hits = 26
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1588
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0674
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1481
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4207
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 213
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
351, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 248896
gpgpu_n_tot_w_icount = 7778
gpgpu_n_stall_shd_mem = 710
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416
gpgpu_n_mem_write_global = 282
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4036
gpgpu_n_store_insn = 1376
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32228
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 457
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:501	W0_Idle:108266	W0_Scoreboard:40507	W1:28	W2:80	W3:30	W4:604	W5:0	W6:50	W7:0	W8:349	W9:27	W10:25	W11:25	W12:417	W13:25	W14:25	W15:25	W16:4148	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1912
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3328 {8:416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27792 {40:98,72:18,136:166,}
traffic_breakdown_coretomem[INST_ACC_R] = 728 {8:91,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56576 {136:416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2256 {8:282,}
traffic_breakdown_memtocore[INST_ACC_R] = 12376 {136:91,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 157 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 15370 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	695 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	573 	208 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	139 	284 	8 	0 	0 	0 	0 	8 	48 	96 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       11382       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       11322      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        7619      2102    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        1972    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15371 n_nop=15355 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001301
n_activity=184 dram_eff=0.1087
bk0: 6a 15299i bk1: 0a 15369i bk2: 0a 15372i bk3: 0a 15372i bk4: 4a 15349i bk5: 0a 15370i bk6: 0a 15370i bk7: 0a 15370i bk8: 0a 15371i bk9: 0a 15371i bk10: 0a 15371i bk11: 0a 15371i bk12: 0a 15371i bk13: 0a 15371i bk14: 0a 15371i bk15: 0a 15371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000130115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15371 n_nop=15361 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.001041
n_activity=95 dram_eff=0.1684
bk0: 4a 15351i bk1: 0a 15371i bk2: 0a 15372i bk3: 0a 15372i bk4: 4a 15349i bk5: 0a 15370i bk6: 0a 15370i bk7: 0a 15370i bk8: 0a 15371i bk9: 0a 15371i bk10: 0a 15371i bk11: 0a 15371i bk12: 0a 15371i bk13: 0a 15371i bk14: 0a 15371i bk15: 0a 15371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000910806
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15371 n_nop=15353 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001952
n_activity=157 dram_eff=0.1911
bk0: 4a 15351i bk1: 0a 15371i bk2: 0a 15371i bk3: 0a 15371i bk4: 4a 15348i bk5: 4a 15318i bk6: 0a 15368i bk7: 0a 15369i bk8: 0a 15370i bk9: 0a 15371i bk10: 0a 15372i bk11: 0a 15372i bk12: 0a 15372i bk13: 0a 15372i bk14: 0a 15372i bk15: 0a 15372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00513955
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15371 n_nop=15354 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001822
n_activity=145 dram_eff=0.1931
bk0: 2a 15355i bk1: 0a 15371i bk2: 0a 15371i bk3: 0a 15371i bk4: 4a 15348i bk5: 4a 15315i bk6: 0a 15368i bk7: 0a 15369i bk8: 0a 15370i bk9: 0a 15371i bk10: 0a 15372i bk11: 0a 15372i bk12: 0a 15372i bk13: 0a 15372i bk14: 0a 15372i bk15: 0a 15372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00494438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15371 n_nop=15359 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001301
n_activity=105 dram_eff=0.1905
bk0: 0a 15372i bk1: 0a 15373i bk2: 0a 15373i bk3: 0a 15373i bk4: 2a 15356i bk5: 4a 15316i bk6: 0a 15369i bk7: 0a 15369i bk8: 0a 15369i bk9: 0a 15369i bk10: 0a 15370i bk11: 0a 15371i bk12: 0a 15371i bk13: 0a 15371i bk14: 0a 15371i bk15: 0a 15371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00403357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15371 n_nop=15362 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.001041
n_activity=65 dram_eff=0.2462
bk0: 0a 15371i bk1: 0a 15372i bk2: 0a 15372i bk3: 0a 15372i bk4: 0a 15372i bk5: 4a 15317i bk6: 0a 15370i bk7: 0a 15370i bk8: 0a 15370i bk9: 0a 15370i bk10: 0a 15370i bk11: 0a 15371i bk12: 0a 15371i bk13: 0a 15371i bk14: 0a 15371i bk15: 0a 15371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00403357

========= L2 cache stats =========
L2_cache_bank[0]: Access = 93, Miss = 5, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 162, Miss = 3, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 1, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 2, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50, Miss = 2, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 804
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0311
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2862
icnt_total_pkts_simt_to_mem=1602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4677
	minimum = 6
	maximum = 27
Network latency average = 9.69355
	minimum = 6
	maximum = 23
Slowest packet = 1582
Flit latency average = 8.36111
	minimum = 6
	maximum = 19
Slowest flit = 4404
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00306173
	minimum = 0 (at node 0)
	maximum = 0.016 (at node 21)
Accepted packet rate average = 0.00306173
	minimum = 0 (at node 0)
	maximum = 0.016 (at node 21)
Injected flit rate average = 0.00888889
	minimum = 0 (at node 0)
	maximum = 0.048 (at node 21)
Accepted flit rate average= 0.00888889
	minimum = 0 (at node 0)
	maximum = 0.048 (at node 21)
Injected packet length average = 2.90323
Accepted packet length average = 2.90323
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5846 (16 samples)
	minimum = 6 (16 samples)
	maximum = 29.625 (16 samples)
Network latency average = 10.6577 (16 samples)
	minimum = 6 (16 samples)
	maximum = 27.5 (16 samples)
Flit latency average = 9.54934 (16 samples)
	minimum = 6 (16 samples)
	maximum = 24.1875 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00394597 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0189077 (16 samples)
Accepted packet rate average = 0.00394597 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0189077 (16 samples)
Injected flit rate average = 0.0109738 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0571993 (16 samples)
Accepted flit rate average = 0.0109738 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0509533 (16 samples)
Injected packet size average = 2.78102 (16 samples)
Accepted packet size average = 2.78102 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 14728 (inst/sec)
gpgpu_simulation_rate = 1707 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15371)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (880,15371), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 17 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 2.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 17 
gpu_sim_cycle = 881
gpu_sim_insn = 7343
gpu_ipc =       8.3348
gpu_tot_sim_cycle = 16252
gpu_tot_sim_insn = 139899
gpu_tot_ipc =       8.6081
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 447
gpu_total_sim_rate=15544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4580
	L1I_total_cache_misses = 230
	L1I_total_cache_miss_rate = 0.0502
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[5]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 966
	L1D_total_cache_misses = 437
	L1D_total_cache_miss_rate = 0.4524
	L1D_total_cache_pending_hits = 27
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1654
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0647
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1547
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4350
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 230
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
351, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 257376
gpgpu_n_tot_w_icount = 8043
gpgpu_n_stall_shd_mem = 716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420
gpgpu_n_mem_write_global = 286
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4050
gpgpu_n_store_insn = 1383
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34290
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 463
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:528	W0_Idle:109410	W0_Scoreboard:40861	W1:28	W2:80	W3:30	W4:604	W5:0	W6:50	W7:25	W8:349	W9:27	W10:25	W11:25	W12:417	W13:25	W14:25	W15:25	W16:4148	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2151
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3360 {8:420,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28240 {40:99,72:18,136:169,}
traffic_breakdown_coretomem[INST_ACC_R] = 744 {8:93,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57120 {136:420,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2288 {8:286,}
traffic_breakdown_memtocore[INST_ACC_R] = 12648 {136:93,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 157 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 16251 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	703 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	580 	211 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	140 	287 	8 	0 	0 	0 	0 	8 	48 	96 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       11529       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       11475      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        7619      2180    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2044    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16252 n_nop=16236 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001231
n_activity=184 dram_eff=0.1087
bk0: 6a 16180i bk1: 0a 16250i bk2: 0a 16253i bk3: 0a 16253i bk4: 4a 16230i bk5: 0a 16251i bk6: 0a 16251i bk7: 0a 16251i bk8: 0a 16252i bk9: 0a 16252i bk10: 0a 16252i bk11: 0a 16252i bk12: 0a 16252i bk13: 0a 16252i bk14: 0a 16252i bk15: 0a 16252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000123062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16252 n_nop=16242 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0009845
n_activity=95 dram_eff=0.1684
bk0: 4a 16232i bk1: 0a 16252i bk2: 0a 16253i bk3: 0a 16253i bk4: 4a 16230i bk5: 0a 16251i bk6: 0a 16251i bk7: 0a 16251i bk8: 0a 16252i bk9: 0a 16252i bk10: 0a 16252i bk11: 0a 16252i bk12: 0a 16252i bk13: 0a 16252i bk14: 0a 16252i bk15: 0a 16252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000861432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16252 n_nop=16234 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001846
n_activity=157 dram_eff=0.1911
bk0: 4a 16232i bk1: 0a 16252i bk2: 0a 16252i bk3: 0a 16252i bk4: 4a 16229i bk5: 4a 16199i bk6: 0a 16249i bk7: 0a 16250i bk8: 0a 16251i bk9: 0a 16252i bk10: 0a 16253i bk11: 0a 16253i bk12: 0a 16253i bk13: 0a 16253i bk14: 0a 16253i bk15: 0a 16253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00486094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16252 n_nop=16235 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001723
n_activity=145 dram_eff=0.1931
bk0: 2a 16236i bk1: 0a 16252i bk2: 0a 16252i bk3: 0a 16252i bk4: 4a 16229i bk5: 4a 16196i bk6: 0a 16249i bk7: 0a 16250i bk8: 0a 16251i bk9: 0a 16252i bk10: 0a 16253i bk11: 0a 16253i bk12: 0a 16253i bk13: 0a 16253i bk14: 0a 16253i bk15: 0a 16253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00467635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16252 n_nop=16240 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001231
n_activity=105 dram_eff=0.1905
bk0: 0a 16253i bk1: 0a 16254i bk2: 0a 16254i bk3: 0a 16254i bk4: 2a 16237i bk5: 4a 16197i bk6: 0a 16250i bk7: 0a 16250i bk8: 0a 16250i bk9: 0a 16250i bk10: 0a 16251i bk11: 0a 16252i bk12: 0a 16252i bk13: 0a 16252i bk14: 0a 16252i bk15: 0a 16252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00381492
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16252 n_nop=16243 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0009845
n_activity=65 dram_eff=0.2462
bk0: 0a 16252i bk1: 0a 16253i bk2: 0a 16253i bk3: 0a 16253i bk4: 0a 16253i bk5: 4a 16198i bk6: 0a 16251i bk7: 0a 16251i bk8: 0a 16251i bk9: 0a 16251i bk10: 0a 16251i bk11: 0a 16252i bk12: 0a 16252i bk13: 0a 16252i bk14: 0a 16252i bk15: 0a 16252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00381492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 5, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 178, Miss = 4, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 164, Miss = 3, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 1, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 54, Miss = 2, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52, Miss = 2, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 814
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0307
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 81
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2896
icnt_total_pkts_simt_to_mem=1625
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.15
	minimum = 6
	maximum = 22
Network latency average = 9.35
	minimum = 6
	maximum = 21
Slowest packet = 1619
Flit latency average = 8.22807
	minimum = 6
	maximum = 17
Slowest flit = 4495
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000840795
	minimum = 0 (at node 0)
	maximum = 0.0113507 (at node 2)
Accepted packet rate average = 0.000840795
	minimum = 0 (at node 0)
	maximum = 0.0113507 (at node 2)
Injected flit rate average = 0.00239627
	minimum = 0 (at node 0)
	maximum = 0.0261067 (at node 2)
Accepted flit rate average= 0.00239627
	minimum = 0 (at node 0)
	maximum = 0.0385925 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5002 (17 samples)
	minimum = 6 (17 samples)
	maximum = 29.1765 (17 samples)
Network latency average = 10.5808 (17 samples)
	minimum = 6 (17 samples)
	maximum = 27.1176 (17 samples)
Flit latency average = 9.47162 (17 samples)
	minimum = 6 (17 samples)
	maximum = 23.7647 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.00376332 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0184632 (17 samples)
Accepted packet rate average = 0.00376332 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0184632 (17 samples)
Injected flit rate average = 0.0104693 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0553703 (17 samples)
Accepted flit rate average = 0.0104693 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0502262 (17 samples)
Injected packet size average = 2.78192 (17 samples)
Accepted packet size average = 2.78192 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 15544 (inst/sec)
gpgpu_simulation_rate = 1805 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,16252)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,16252)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (69,16252), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (100,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (100,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (106,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (106,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (550,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (563,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (737,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (761,16252), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 4.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 762
gpu_sim_insn = 6522
gpu_ipc =       8.5591
gpu_tot_sim_cycle = 17014
gpu_tot_sim_insn = 146421
gpu_tot_ipc =       8.6059
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=14642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4846
	L1I_total_cache_misses = 230
	L1I_total_cache_miss_rate = 0.0475
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 74, Miss = 32, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[8]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1011
	L1D_total_cache_misses = 451
	L1D_total_cache_miss_rate = 0.4461
	L1D_total_cache_pending_hits = 31
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1760
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 434
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1653
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 230
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
377, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 272352
gpgpu_n_tot_w_icount = 8511
gpgpu_n_stall_shd_mem = 737
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 434
gpgpu_n_mem_write_global = 298
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4239
gpgpu_n_store_insn = 1446
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35913
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 484
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:531	W0_Idle:113801	W0_Scoreboard:42985	W1:28	W2:80	W3:44	W4:622	W5:0	W6:50	W7:25	W8:349	W9:28	W10:25	W11:25	W12:503	W13:25	W14:25	W15:25	W16:4497	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2151
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3472 {8:434,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29104 {40:107,72:18,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 744 {8:93,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59024 {136:434,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2384 {8:298,}
traffic_breakdown_memtocore[INST_ACC_R] = 12648 {136:93,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 17013 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	729 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	602 	215 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	146 	295 	8 	0 	0 	0 	0 	8 	48 	96 	134 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       12275       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       12369      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        8185      2180    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2044    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17014 n_nop=16998 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001176
n_activity=184 dram_eff=0.1087
bk0: 6a 16942i bk1: 0a 17012i bk2: 0a 17015i bk3: 0a 17015i bk4: 4a 16992i bk5: 0a 17013i bk6: 0a 17013i bk7: 0a 17013i bk8: 0a 17014i bk9: 0a 17014i bk10: 0a 17014i bk11: 0a 17014i bk12: 0a 17014i bk13: 0a 17014i bk14: 0a 17014i bk15: 0a 17014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00011755
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17014 n_nop=17004 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0009404
n_activity=95 dram_eff=0.1684
bk0: 4a 16994i bk1: 0a 17014i bk2: 0a 17015i bk3: 0a 17015i bk4: 4a 16992i bk5: 0a 17013i bk6: 0a 17013i bk7: 0a 17013i bk8: 0a 17014i bk9: 0a 17014i bk10: 0a 17014i bk11: 0a 17014i bk12: 0a 17014i bk13: 0a 17014i bk14: 0a 17014i bk15: 0a 17014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000822852
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17014 n_nop=16996 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001763
n_activity=157 dram_eff=0.1911
bk0: 4a 16994i bk1: 0a 17014i bk2: 0a 17014i bk3: 0a 17014i bk4: 4a 16991i bk5: 4a 16961i bk6: 0a 17011i bk7: 0a 17012i bk8: 0a 17013i bk9: 0a 17014i bk10: 0a 17015i bk11: 0a 17015i bk12: 0a 17015i bk13: 0a 17015i bk14: 0a 17015i bk15: 0a 17015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00464323
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17014 n_nop=16997 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001646
n_activity=145 dram_eff=0.1931
bk0: 2a 16998i bk1: 0a 17014i bk2: 0a 17014i bk3: 0a 17014i bk4: 4a 16991i bk5: 4a 16958i bk6: 0a 17011i bk7: 0a 17012i bk8: 0a 17013i bk9: 0a 17014i bk10: 0a 17015i bk11: 0a 17015i bk12: 0a 17015i bk13: 0a 17015i bk14: 0a 17015i bk15: 0a 17015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00446691
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17014 n_nop=17002 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001176
n_activity=105 dram_eff=0.1905
bk0: 0a 17015i bk1: 0a 17016i bk2: 0a 17016i bk3: 0a 17016i bk4: 2a 16999i bk5: 4a 16959i bk6: 0a 17012i bk7: 0a 17012i bk8: 0a 17012i bk9: 0a 17012i bk10: 0a 17013i bk11: 0a 17014i bk12: 0a 17014i bk13: 0a 17014i bk14: 0a 17014i bk15: 0a 17014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00364406
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17014 n_nop=17005 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0009404
n_activity=65 dram_eff=0.2462
bk0: 0a 17014i bk1: 0a 17015i bk2: 0a 17015i bk3: 0a 17015i bk4: 0a 17015i bk5: 4a 16960i bk6: 0a 17013i bk7: 0a 17013i bk8: 0a 17013i bk9: 0a 17013i bk10: 0a 17013i bk11: 0a 17014i bk12: 0a 17014i bk13: 0a 17014i bk14: 0a 17014i bk15: 0a 17014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00364406

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 5, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 176, Miss = 3, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 1, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 54, Miss = 2, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52, Miss = 2, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 840
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0298
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 81
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2978
icnt_total_pkts_simt_to_mem=1675
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.78846
	minimum = 6
	maximum = 20
Network latency average = 9
	minimum = 6
	maximum = 15
Slowest packet = 1638
Flit latency average = 7.69697
	minimum = 6
	maximum = 14
Slowest flit = 4600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00252746
	minimum = 0 (at node 0)
	maximum = 0.015748 (at node 21)
Accepted packet rate average = 0.00252746
	minimum = 0 (at node 0)
	maximum = 0.015748 (at node 21)
Injected flit rate average = 0.00641586
	minimum = 0 (at node 0)
	maximum = 0.0472441 (at node 21)
Accepted flit rate average= 0.00641586
	minimum = 0 (at node 0)
	maximum = 0.0314961 (at node 3)
Injected packet length average = 2.53846
Accepted packet length average = 2.53846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4051 (18 samples)
	minimum = 6 (18 samples)
	maximum = 28.6667 (18 samples)
Network latency average = 10.493 (18 samples)
	minimum = 6 (18 samples)
	maximum = 26.4444 (18 samples)
Flit latency average = 9.37303 (18 samples)
	minimum = 6 (18 samples)
	maximum = 23.2222 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.00369466 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0183123 (18 samples)
Accepted packet rate average = 0.00369466 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0183123 (18 samples)
Injected flit rate average = 0.0102441 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0549189 (18 samples)
Accepted flit rate average = 0.0102441 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0491856 (18 samples)
Injected packet size average = 2.77267 (18 samples)
Accepted packet size average = 2.77267 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 14642 (inst/sec)
gpgpu_simulation_rate = 1701 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17014)
GPGPU-Sim uArch: cycles simulated: 17514  inst.: 153671 (ipc=14.5) sim_rate=15367 (inst/sec) elapsed = 0:0:00:10 / Fri Feb  1 22:49:21 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (872,17014), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 4.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 19 
gpu_sim_cycle = 873
gpu_sim_insn = 7318
gpu_ipc =       8.3826
gpu_tot_sim_cycle = 17887
gpu_tot_sim_insn = 153739
gpu_tot_ipc =       8.5950
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=15373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5006
	L1I_total_cache_misses = 247
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 63, Miss = 29, Miss_rate = 0.460, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[7]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[8]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1018
	L1D_total_cache_misses = 454
	L1D_total_cache_miss_rate = 0.4460
	L1D_total_cache_pending_hits = 31
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1826
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0586
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 437
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4759
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 247
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
377, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 280832
gpgpu_n_tot_w_icount = 8776
gpgpu_n_stall_shd_mem = 741
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 437
gpgpu_n_mem_write_global = 301
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4251
gpgpu_n_store_insn = 1452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37973
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:558	W0_Idle:114932	W0_Scoreboard:43336	W1:28	W2:80	W3:44	W4:622	W5:0	W6:75	W7:25	W8:349	W9:28	W10:25	W11:25	W12:503	W13:25	W14:25	W15:25	W16:4497	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2390
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3496 {8:437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29512 {40:107,72:18,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59432 {136:437,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2408 {8:301,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 17886 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	608 	217 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	148 	296 	8 	0 	0 	0 	0 	8 	48 	96 	134 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       12348       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       12517      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        8185      2218    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2117    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=17871 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001118
n_activity=184 dram_eff=0.1087
bk0: 6a 17815i bk1: 0a 17885i bk2: 0a 17888i bk3: 0a 17888i bk4: 4a 17865i bk5: 0a 17886i bk6: 0a 17886i bk7: 0a 17886i bk8: 0a 17887i bk9: 0a 17887i bk10: 0a 17887i bk11: 0a 17887i bk12: 0a 17887i bk13: 0a 17887i bk14: 0a 17887i bk15: 0a 17887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111813
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=17877 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0008945
n_activity=95 dram_eff=0.1684
bk0: 4a 17867i bk1: 0a 17887i bk2: 0a 17888i bk3: 0a 17888i bk4: 4a 17865i bk5: 0a 17886i bk6: 0a 17886i bk7: 0a 17886i bk8: 0a 17887i bk9: 0a 17887i bk10: 0a 17887i bk11: 0a 17887i bk12: 0a 17887i bk13: 0a 17887i bk14: 0a 17887i bk15: 0a 17887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000782691
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=17869 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001677
n_activity=157 dram_eff=0.1911
bk0: 4a 17867i bk1: 0a 17887i bk2: 0a 17887i bk3: 0a 17887i bk4: 4a 17864i bk5: 4a 17834i bk6: 0a 17884i bk7: 0a 17885i bk8: 0a 17886i bk9: 0a 17887i bk10: 0a 17888i bk11: 0a 17888i bk12: 0a 17888i bk13: 0a 17888i bk14: 0a 17888i bk15: 0a 17888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00441662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=17870 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001565
n_activity=145 dram_eff=0.1931
bk0: 2a 17871i bk1: 0a 17887i bk2: 0a 17887i bk3: 0a 17887i bk4: 4a 17864i bk5: 4a 17831i bk6: 0a 17884i bk7: 0a 17885i bk8: 0a 17886i bk9: 0a 17887i bk10: 0a 17888i bk11: 0a 17888i bk12: 0a 17888i bk13: 0a 17888i bk14: 0a 17888i bk15: 0a 17888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0042489
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=17875 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001118
n_activity=105 dram_eff=0.1905
bk0: 0a 17888i bk1: 0a 17889i bk2: 0a 17889i bk3: 0a 17889i bk4: 2a 17872i bk5: 4a 17832i bk6: 0a 17885i bk7: 0a 17885i bk8: 0a 17885i bk9: 0a 17885i bk10: 0a 17886i bk11: 0a 17887i bk12: 0a 17887i bk13: 0a 17887i bk14: 0a 17887i bk15: 0a 17887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0034662
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17887 n_nop=17878 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0008945
n_activity=65 dram_eff=0.2462
bk0: 0a 17887i bk1: 0a 17888i bk2: 0a 17888i bk3: 0a 17888i bk4: 0a 17888i bk5: 4a 17833i bk6: 0a 17886i bk7: 0a 17886i bk8: 0a 17886i bk9: 0a 17886i bk10: 0a 17886i bk11: 0a 17887i bk12: 0a 17887i bk13: 0a 17887i bk14: 0a 17887i bk15: 0a 17887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0034662

========= L2 cache stats =========
L2_cache_bank[0]: Access = 97, Miss = 5, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 4, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 178, Miss = 3, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 1, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 55, Miss = 2, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 54, Miss = 2, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 848
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0295
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3006
icnt_total_pkts_simt_to_mem=1695
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.5
	minimum = 6
	maximum = 18
Network latency average = 8.9375
	minimum = 6
	maximum = 17
Slowest packet = 1689
Flit latency average = 7.3125
	minimum = 6
	maximum = 13
Slowest flit = 4678
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0006788
	minimum = 0 (at node 0)
	maximum = 0.0091638 (at node 4)
Accepted packet rate average = 0.0006788
	minimum = 0 (at node 0)
	maximum = 0.0091638 (at node 4)
Injected flit rate average = 0.0020364
	minimum = 0 (at node 0)
	maximum = 0.0229095 (at node 4)
Accepted flit rate average= 0.0020364
	minimum = 0 (at node 0)
	maximum = 0.0320733 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3048 (19 samples)
	minimum = 6 (19 samples)
	maximum = 28.1053 (19 samples)
Network latency average = 10.4111 (19 samples)
	minimum = 6 (19 samples)
	maximum = 25.9474 (19 samples)
Flit latency average = 9.26458 (19 samples)
	minimum = 6 (19 samples)
	maximum = 22.6842 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.00353593 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0178308 (19 samples)
Accepted packet rate average = 0.00353593 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0178308 (19 samples)
Injected flit rate average = 0.00981208 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0532342 (19 samples)
Accepted flit rate average = 0.00981208 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.048285 (19 samples)
Injected packet size average = 2.77497 (19 samples)
Accepted packet size average = 2.77497 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 15373 (inst/sec)
gpgpu_simulation_rate = 1788 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17887)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17887)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (69,17887), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (100,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (100,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (106,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (106,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (553,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (553,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (737,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (743,17887), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 20 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 6.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 744
gpu_sim_insn = 6086
gpu_ipc =       8.1801
gpu_tot_sim_cycle = 18631
gpu_tot_sim_insn = 159825
gpu_tot_ipc =       8.5784
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=15982

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5276
	L1I_total_cache_misses = 247
	L1I_total_cache_miss_rate = 0.0468
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[7]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[8]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65, Miss = 29, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1049
	L1D_total_cache_misses = 466
	L1D_total_cache_miss_rate = 0.4442
	L1D_total_cache_pending_hits = 33
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1932
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1825
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5029
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 247
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
394, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 295872
gpgpu_n_tot_w_icount = 9246
gpgpu_n_stall_shd_mem = 748
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 449
gpgpu_n_mem_write_global = 309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4395
gpgpu_n_store_insn = 1500
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 39535
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 495
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:561	W0_Idle:119315	W0_Scoreboard:45416	W1:28	W2:95	W3:44	W4:637	W5:0	W6:100	W7:25	W8:414	W9:28	W10:25	W11:25	W12:528	W13:25	W14:25	W15:25	W16:4822	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2390
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3592 {8:449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30408 {40:109,72:18,136:182,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61064 {136:449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2472 {8:309,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 18630 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	755 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	623 	222 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	156 	300 	8 	0 	0 	0 	0 	8 	48 	96 	134 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       12941       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       13031      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        8757      2218    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2154    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18631 n_nop=18615 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001073
n_activity=184 dram_eff=0.1087
bk0: 6a 18559i bk1: 0a 18629i bk2: 0a 18632i bk3: 0a 18632i bk4: 4a 18609i bk5: 0a 18630i bk6: 0a 18630i bk7: 0a 18630i bk8: 0a 18631i bk9: 0a 18631i bk10: 0a 18631i bk11: 0a 18631i bk12: 0a 18631i bk13: 0a 18631i bk14: 0a 18631i bk15: 0a 18631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000107348
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18631 n_nop=18621 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0008588
n_activity=95 dram_eff=0.1684
bk0: 4a 18611i bk1: 0a 18631i bk2: 0a 18632i bk3: 0a 18632i bk4: 4a 18609i bk5: 0a 18630i bk6: 0a 18630i bk7: 0a 18630i bk8: 0a 18631i bk9: 0a 18631i bk10: 0a 18631i bk11: 0a 18631i bk12: 0a 18631i bk13: 0a 18631i bk14: 0a 18631i bk15: 0a 18631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000751436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18631 n_nop=18613 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.00161
n_activity=157 dram_eff=0.1911
bk0: 4a 18611i bk1: 0a 18631i bk2: 0a 18631i bk3: 0a 18631i bk4: 4a 18608i bk5: 4a 18578i bk6: 0a 18628i bk7: 0a 18629i bk8: 0a 18630i bk9: 0a 18631i bk10: 0a 18632i bk11: 0a 18632i bk12: 0a 18632i bk13: 0a 18632i bk14: 0a 18632i bk15: 0a 18632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00424024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18631 n_nop=18614 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001503
n_activity=145 dram_eff=0.1931
bk0: 2a 18615i bk1: 0a 18631i bk2: 0a 18631i bk3: 0a 18631i bk4: 4a 18608i bk5: 4a 18575i bk6: 0a 18628i bk7: 0a 18629i bk8: 0a 18630i bk9: 0a 18631i bk10: 0a 18632i bk11: 0a 18632i bk12: 0a 18632i bk13: 0a 18632i bk14: 0a 18632i bk15: 0a 18632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00407922
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18631 n_nop=18619 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001073
n_activity=105 dram_eff=0.1905
bk0: 0a 18632i bk1: 0a 18633i bk2: 0a 18633i bk3: 0a 18633i bk4: 2a 18616i bk5: 4a 18576i bk6: 0a 18629i bk7: 0a 18629i bk8: 0a 18629i bk9: 0a 18629i bk10: 0a 18630i bk11: 0a 18631i bk12: 0a 18631i bk13: 0a 18631i bk14: 0a 18631i bk15: 0a 18631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00332779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18631 n_nop=18622 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0008588
n_activity=65 dram_eff=0.2462
bk0: 0a 18631i bk1: 0a 18632i bk2: 0a 18632i bk3: 0a 18632i bk4: 0a 18632i bk5: 4a 18577i bk6: 0a 18630i bk7: 0a 18630i bk8: 0a 18630i bk9: 0a 18630i bk10: 0a 18630i bk11: 0a 18631i bk12: 0a 18631i bk13: 0a 18631i bk14: 0a 18631i bk15: 0a 18631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00332779

========= L2 cache stats =========
L2_cache_bank[0]: Access = 97, Miss = 5, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 197, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 185, Miss = 3, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60, Miss = 1, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 55, Miss = 2, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 55, Miss = 2, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 868
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0288
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3074
icnt_total_pkts_simt_to_mem=1741
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.65
	minimum = 6
	maximum = 22
Network latency average = 9.3
	minimum = 6
	maximum = 22
Slowest packet = 1720
Flit latency average = 8.33333
	minimum = 6
	maximum = 18
Slowest flit = 4781
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00199124
	minimum = 0 (at node 0)
	maximum = 0.0107527 (at node 19)
Accepted packet rate average = 0.00199124
	minimum = 0 (at node 0)
	maximum = 0.0107527 (at node 19)
Injected flit rate average = 0.00567503
	minimum = 0 (at node 0)
	maximum = 0.0430108 (at node 19)
Accepted flit rate average= 0.00567503
	minimum = 0 (at node 0)
	maximum = 0.030914 (at node 5)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2221 (20 samples)
	minimum = 6 (20 samples)
	maximum = 27.8 (20 samples)
Network latency average = 10.3556 (20 samples)
	minimum = 6 (20 samples)
	maximum = 25.75 (20 samples)
Flit latency average = 9.21802 (20 samples)
	minimum = 6 (20 samples)
	maximum = 22.45 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.00345869 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0174769 (20 samples)
Accepted packet rate average = 0.00345869 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0174769 (20 samples)
Injected flit rate average = 0.00960523 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.052723 (20 samples)
Accepted flit rate average = 0.00960523 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0474164 (20 samples)
Injected packet size average = 2.77713 (20 samples)
Accepted packet size average = 2.77713 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 15982 (inst/sec)
gpgpu_simulation_rate = 1863 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18631)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (867,18631), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 21 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 6.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 21 
gpu_sim_cycle = 868
gpu_sim_insn = 7293
gpu_ipc =       8.4021
gpu_tot_sim_cycle = 19499
gpu_tot_sim_insn = 167118
gpu_tot_ipc =       8.5706
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=15192

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5436
	L1I_total_cache_misses = 264
	L1I_total_cache_miss_rate = 0.0486
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[8]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65, Miss = 29, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 51, Miss = 25, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1056
	L1D_total_cache_misses = 469
	L1D_total_cache_miss_rate = 0.4441
	L1D_total_cache_pending_hits = 34
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1998
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 452
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1891
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5172
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 264
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
394, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 304352
gpgpu_n_tot_w_icount = 9511
gpgpu_n_stall_shd_mem = 752
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 452
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4405
gpgpu_n_store_insn = 1505
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41593
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 499
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:588	W0_Idle:120439	W0_Scoreboard:45764	W1:28	W2:95	W3:44	W4:637	W5:25	W6:100	W7:25	W8:414	W9:28	W10:25	W11:25	W12:528	W13:25	W14:25	W15:25	W16:4822	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:0	W29:0	W30:0	W31:0	W32:2629
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3616 {8:452,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30720 {40:110,72:18,136:184,}
traffic_breakdown_coretomem[INST_ACC_R] = 776 {8:97,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61472 {136:452,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
traffic_breakdown_memtocore[INST_ACC_R] = 13192 {136:97,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 19498 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	761 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	629 	224 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	157 	302 	8 	0 	0 	0 	0 	8 	48 	96 	134 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13013       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       13180      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        8757      2255    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2227    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19499 n_nop=19483 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.001026
n_activity=184 dram_eff=0.1087
bk0: 6a 19427i bk1: 0a 19497i bk2: 0a 19500i bk3: 0a 19500i bk4: 4a 19477i bk5: 0a 19498i bk6: 0a 19498i bk7: 0a 19498i bk8: 0a 19499i bk9: 0a 19499i bk10: 0a 19499i bk11: 0a 19499i bk12: 0a 19499i bk13: 0a 19499i bk14: 0a 19499i bk15: 0a 19499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000102569
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19499 n_nop=19489 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0008206
n_activity=95 dram_eff=0.1684
bk0: 4a 19479i bk1: 0a 19499i bk2: 0a 19500i bk3: 0a 19500i bk4: 4a 19477i bk5: 0a 19498i bk6: 0a 19498i bk7: 0a 19498i bk8: 0a 19499i bk9: 0a 19499i bk10: 0a 19499i bk11: 0a 19499i bk12: 0a 19499i bk13: 0a 19499i bk14: 0a 19499i bk15: 0a 19499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000717986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19499 n_nop=19481 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001539
n_activity=157 dram_eff=0.1911
bk0: 4a 19479i bk1: 0a 19499i bk2: 0a 19499i bk3: 0a 19499i bk4: 4a 19476i bk5: 4a 19446i bk6: 0a 19496i bk7: 0a 19497i bk8: 0a 19498i bk9: 0a 19499i bk10: 0a 19500i bk11: 0a 19500i bk12: 0a 19500i bk13: 0a 19500i bk14: 0a 19500i bk15: 0a 19500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00405149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19499 n_nop=19482 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001436
n_activity=145 dram_eff=0.1931
bk0: 2a 19483i bk1: 0a 19499i bk2: 0a 19499i bk3: 0a 19499i bk4: 4a 19476i bk5: 4a 19443i bk6: 0a 19496i bk7: 0a 19497i bk8: 0a 19498i bk9: 0a 19499i bk10: 0a 19500i bk11: 0a 19500i bk12: 0a 19500i bk13: 0a 19500i bk14: 0a 19500i bk15: 0a 19500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00389764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19499 n_nop=19487 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.001026
n_activity=105 dram_eff=0.1905
bk0: 0a 19500i bk1: 0a 19501i bk2: 0a 19501i bk3: 0a 19501i bk4: 2a 19484i bk5: 4a 19444i bk6: 0a 19497i bk7: 0a 19497i bk8: 0a 19497i bk9: 0a 19497i bk10: 0a 19498i bk11: 0a 19499i bk12: 0a 19499i bk13: 0a 19499i bk14: 0a 19499i bk15: 0a 19499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00317965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19499 n_nop=19490 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0008206
n_activity=65 dram_eff=0.2462
bk0: 0a 19499i bk1: 0a 19500i bk2: 0a 19500i bk3: 0a 19500i bk4: 0a 19500i bk5: 4a 19445i bk6: 0a 19498i bk7: 0a 19498i bk8: 0a 19498i bk9: 0a 19498i bk10: 0a 19498i bk11: 0a 19499i bk12: 0a 19499i bk13: 0a 19499i bk14: 0a 19499i bk15: 0a 19499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00317965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 99, Miss = 5, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 198, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 187, Miss = 3, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60, Miss = 1, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 876
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0285
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3102
icnt_total_pkts_simt_to_mem=1758
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.375
	minimum = 6
	maximum = 16
Network latency average = 8.625
	minimum = 6
	maximum = 15
Slowest packet = 1745
Flit latency average = 7.17778
	minimum = 6
	maximum = 11
Slowest flit = 4840
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00068271
	minimum = 0 (at node 0)
	maximum = 0.00921659 (at node 6)
Accepted packet rate average = 0.00068271
	minimum = 0 (at node 0)
	maximum = 0.00921659 (at node 6)
Injected flit rate average = 0.00192012
	minimum = 0 (at node 0)
	maximum = 0.0195853 (at node 6)
Accepted flit rate average= 0.00192012
	minimum = 0 (at node 0)
	maximum = 0.0322581 (at node 6)
Injected packet length average = 2.8125
Accepted packet length average = 2.8125
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1341 (21 samples)
	minimum = 6 (21 samples)
	maximum = 27.2381 (21 samples)
Network latency average = 10.2732 (21 samples)
	minimum = 6 (21 samples)
	maximum = 25.2381 (21 samples)
Flit latency average = 9.12086 (21 samples)
	minimum = 6 (21 samples)
	maximum = 21.9048 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0033265 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0170836 (21 samples)
Accepted packet rate average = 0.0033265 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0170836 (21 samples)
Injected flit rate average = 0.00923927 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.051145 (21 samples)
Accepted flit rate average = 0.00923927 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0466946 (21 samples)
Injected packet size average = 2.77747 (21 samples)
Accepted packet size average = 2.77747 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 15192 (inst/sec)
gpgpu_simulation_rate = 1772 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19499)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19499)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (69,19499), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (100,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (100,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (106,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (106,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 19999  inst.: 172770 (ipc=11.3) sim_rate=15706 (inst/sec) elapsed = 0:0:00:11 / Fri Feb  1 22:49:22 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (524,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (544,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (737,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (743,19499), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 22 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 8.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 744
gpu_sim_insn = 5692
gpu_ipc =       7.6505
gpu_tot_sim_cycle = 20243
gpu_tot_sim_insn = 172810
gpu_tot_ipc =       8.5368
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=15710

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5706
	L1I_total_cache_misses = 264
	L1I_total_cache_miss_rate = 0.0463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 70, Miss = 31, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65, Miss = 29, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 61, Miss = 28, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1094
	L1D_total_cache_misses = 481
	L1D_total_cache_miss_rate = 0.4397
	L1D_total_cache_pending_hits = 37
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2104
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0509
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 264
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
420, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 319392
gpgpu_n_tot_w_icount = 9981
gpgpu_n_stall_shd_mem = 766
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 464
gpgpu_n_mem_write_global = 322
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4510
gpgpu_n_store_insn = 1540
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 43098
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 513
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:591	W0_Idle:124763	W0_Scoreboard:47827	W1:42	W2:120	W3:45	W4:712	W5:25	W6:100	W7:25	W8:439	W9:28	W10:25	W11:25	W12:533	W13:25	W14:25	W15:25	W16:5147	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:0	W29:0	W30:0	W31:0	W32:2629
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3712 {8:464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31312 {40:118,72:18,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 776 {8:97,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63104 {136:464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2576 {8:322,}
traffic_breakdown_memtocore[INST_ACC_R] = 13192 {136:97,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 20242 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	783 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	649 	226 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	166 	305 	8 	0 	0 	0 	0 	8 	48 	96 	134 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13375       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       13903      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9323      2292    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2301    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20243 n_nop=20227 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.000988
n_activity=184 dram_eff=0.1087
bk0: 6a 20171i bk1: 0a 20241i bk2: 0a 20244i bk3: 0a 20244i bk4: 4a 20221i bk5: 0a 20242i bk6: 0a 20242i bk7: 0a 20242i bk8: 0a 20243i bk9: 0a 20243i bk10: 0a 20243i bk11: 0a 20243i bk12: 0a 20243i bk13: 0a 20243i bk14: 0a 20243i bk15: 0a 20243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.87996e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20243 n_nop=20233 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0007904
n_activity=95 dram_eff=0.1684
bk0: 4a 20223i bk1: 0a 20243i bk2: 0a 20244i bk3: 0a 20244i bk4: 4a 20221i bk5: 0a 20242i bk6: 0a 20242i bk7: 0a 20242i bk8: 0a 20243i bk9: 0a 20243i bk10: 0a 20243i bk11: 0a 20243i bk12: 0a 20243i bk13: 0a 20243i bk14: 0a 20243i bk15: 0a 20243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000691597
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20243 n_nop=20225 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001482
n_activity=157 dram_eff=0.1911
bk0: 4a 20223i bk1: 0a 20243i bk2: 0a 20243i bk3: 0a 20243i bk4: 4a 20220i bk5: 4a 20190i bk6: 0a 20240i bk7: 0a 20241i bk8: 0a 20242i bk9: 0a 20243i bk10: 0a 20244i bk11: 0a 20244i bk12: 0a 20244i bk13: 0a 20244i bk14: 0a 20244i bk15: 0a 20244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00390258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20243 n_nop=20226 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001383
n_activity=145 dram_eff=0.1931
bk0: 2a 20227i bk1: 0a 20243i bk2: 0a 20243i bk3: 0a 20243i bk4: 4a 20220i bk5: 4a 20187i bk6: 0a 20240i bk7: 0a 20241i bk8: 0a 20242i bk9: 0a 20243i bk10: 0a 20244i bk11: 0a 20244i bk12: 0a 20244i bk13: 0a 20244i bk14: 0a 20244i bk15: 0a 20244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00375438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20243 n_nop=20231 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.000988
n_activity=105 dram_eff=0.1905
bk0: 0a 20244i bk1: 0a 20245i bk2: 0a 20245i bk3: 0a 20245i bk4: 2a 20228i bk5: 4a 20188i bk6: 0a 20241i bk7: 0a 20241i bk8: 0a 20241i bk9: 0a 20241i bk10: 0a 20242i bk11: 0a 20243i bk12: 0a 20243i bk13: 0a 20243i bk14: 0a 20243i bk15: 0a 20243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00306279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20243 n_nop=20234 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0007904
n_activity=65 dram_eff=0.2462
bk0: 0a 20243i bk1: 0a 20244i bk2: 0a 20244i bk3: 0a 20244i bk4: 0a 20244i bk5: 4a 20189i bk6: 0a 20242i bk7: 0a 20242i bk8: 0a 20242i bk9: 0a 20242i bk10: 0a 20242i bk11: 0a 20243i bk12: 0a 20243i bk13: 0a 20243i bk14: 0a 20243i bk15: 0a 20243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00306279

========= L2 cache stats =========
L2_cache_bank[0]: Access = 99, Miss = 5, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 203, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 197, Miss = 3, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 1, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 59, Miss = 2, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 898
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0278
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3172
icnt_total_pkts_simt_to_mem=1796
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54545
	minimum = 6
	maximum = 18
Network latency average = 8.11364
	minimum = 6
	maximum = 17
Slowest packet = 1767
Flit latency average = 7
	minimum = 6
	maximum = 13
Slowest flit = 4895
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00219036
	minimum = 0 (at node 0)
	maximum = 0.0134409 (at node 21)
Accepted packet rate average = 0.00219036
	minimum = 0 (at node 0)
	maximum = 0.0134409 (at node 21)
Injected flit rate average = 0.00537634
	minimum = 0 (at node 0)
	maximum = 0.0349462 (at node 21)
Accepted flit rate average= 0.00537634
	minimum = 0 (at node 0)
	maximum = 0.0322581 (at node 7)
Injected packet length average = 2.45455
Accepted packet length average = 2.45455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0164 (22 samples)
	minimum = 6 (22 samples)
	maximum = 26.8182 (22 samples)
Network latency average = 10.175 (22 samples)
	minimum = 6 (22 samples)
	maximum = 24.8636 (22 samples)
Flit latency average = 9.02446 (22 samples)
	minimum = 6 (22 samples)
	maximum = 21.5 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.00327486 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.016918 (22 samples)
Accepted packet rate average = 0.00327486 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.016918 (22 samples)
Injected flit rate average = 0.00906369 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0504087 (22 samples)
Accepted flit rate average = 0.00906369 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0460384 (22 samples)
Injected packet size average = 2.76765 (22 samples)
Accepted packet size average = 2.76765 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 15710 (inst/sec)
gpgpu_simulation_rate = 1840 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,20243)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (858,20243), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 8.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 23 
gpu_sim_cycle = 859
gpu_sim_insn = 7268
gpu_ipc =       8.4610
gpu_tot_sim_cycle = 21102
gpu_tot_sim_insn = 180078
gpu_tot_ipc =       8.5337
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=16370

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5866
	L1I_total_cache_misses = 281
	L1I_total_cache_miss_rate = 0.0479
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65, Miss = 29, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 61, Miss = 28, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 23, Miss_rate = 0.479, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1099
	L1D_total_cache_misses = 483
	L1D_total_cache_miss_rate = 0.4395
	L1D_total_cache_pending_hits = 37
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2170
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0493
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 466
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2063
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5585
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
420, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 327872
gpgpu_n_tot_w_icount = 10246
gpgpu_n_stall_shd_mem = 768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 466
gpgpu_n_mem_write_global = 324
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4518
gpgpu_n_store_insn = 1544
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45154
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 515
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:618	W0_Idle:125872	W0_Scoreboard:48172	W1:42	W2:120	W3:45	W4:737	W5:25	W6:100	W7:25	W8:439	W9:28	W10:25	W11:25	W12:533	W13:25	W14:25	W15:25	W16:5147	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:0	W30:0	W31:0	W32:2868
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3728 {8:466,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31584 {40:118,72:18,136:188,}
traffic_breakdown_coretomem[INST_ACC_R] = 792 {8:99,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63376 {136:466,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2592 {8:324,}
traffic_breakdown_memtocore[INST_ACC_R] = 13464 {136:99,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 156 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 21101 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	787 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	654 	227 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	168 	305 	8 	0 	0 	0 	0 	8 	48 	96 	134 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13375       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       14048      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9323      2292    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2374    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21102 n_nop=21086 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0009478
n_activity=184 dram_eff=0.1087
bk0: 6a 21030i bk1: 0a 21100i bk2: 0a 21103i bk3: 0a 21103i bk4: 4a 21080i bk5: 0a 21101i bk6: 0a 21101i bk7: 0a 21101i bk8: 0a 21102i bk9: 0a 21102i bk10: 0a 21102i bk11: 0a 21102i bk12: 0a 21102i bk13: 0a 21102i bk14: 0a 21102i bk15: 0a 21102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.47777e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21102 n_nop=21092 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0007582
n_activity=95 dram_eff=0.1684
bk0: 4a 21082i bk1: 0a 21102i bk2: 0a 21103i bk3: 0a 21103i bk4: 4a 21080i bk5: 0a 21101i bk6: 0a 21101i bk7: 0a 21101i bk8: 0a 21102i bk9: 0a 21102i bk10: 0a 21102i bk11: 0a 21102i bk12: 0a 21102i bk13: 0a 21102i bk14: 0a 21102i bk15: 0a 21102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000663444
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21102 n_nop=21084 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001422
n_activity=157 dram_eff=0.1911
bk0: 4a 21082i bk1: 0a 21102i bk2: 0a 21102i bk3: 0a 21102i bk4: 4a 21079i bk5: 4a 21049i bk6: 0a 21099i bk7: 0a 21100i bk8: 0a 21101i bk9: 0a 21102i bk10: 0a 21103i bk11: 0a 21103i bk12: 0a 21103i bk13: 0a 21103i bk14: 0a 21103i bk15: 0a 21103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00374372
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21102 n_nop=21085 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001327
n_activity=145 dram_eff=0.1931
bk0: 2a 21086i bk1: 0a 21102i bk2: 0a 21102i bk3: 0a 21102i bk4: 4a 21079i bk5: 4a 21046i bk6: 0a 21099i bk7: 0a 21100i bk8: 0a 21101i bk9: 0a 21102i bk10: 0a 21103i bk11: 0a 21103i bk12: 0a 21103i bk13: 0a 21103i bk14: 0a 21103i bk15: 0a 21103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00360155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21102 n_nop=21090 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0009478
n_activity=105 dram_eff=0.1905
bk0: 0a 21103i bk1: 0a 21104i bk2: 0a 21104i bk3: 0a 21104i bk4: 2a 21087i bk5: 4a 21047i bk6: 0a 21100i bk7: 0a 21100i bk8: 0a 21100i bk9: 0a 21100i bk10: 0a 21101i bk11: 0a 21102i bk12: 0a 21102i bk13: 0a 21102i bk14: 0a 21102i bk15: 0a 21102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00293811
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21102 n_nop=21093 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0007582
n_activity=65 dram_eff=0.2462
bk0: 0a 21102i bk1: 0a 21103i bk2: 0a 21103i bk3: 0a 21103i bk4: 0a 21103i bk5: 4a 21048i bk6: 0a 21101i bk7: 0a 21101i bk8: 0a 21101i bk9: 0a 21101i bk10: 0a 21101i bk11: 0a 21102i bk12: 0a 21102i bk13: 0a 21102i bk14: 0a 21102i bk15: 0a 21102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00293811

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101, Miss = 5, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 203, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 199, Miss = 3, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 1, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 61, Miss = 2, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 904
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0277
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 87
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3194
icnt_total_pkts_simt_to_mem=1810
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.66667
	minimum = 6
	maximum = 15
Network latency average = 8.25
	minimum = 6
	maximum = 11
Slowest packet = 1803
Flit latency average = 6.30556
	minimum = 6
	maximum = 7
Slowest flit = 4981
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000517397
	minimum = 0 (at node 0)
	maximum = 0.00698487 (at node 8)
Accepted packet rate average = 0.000517397
	minimum = 0 (at node 0)
	maximum = 0.00698487 (at node 8)
Injected flit rate average = 0.00155219
	minimum = 0 (at node 0)
	maximum = 0.016298 (at node 8)
Accepted flit rate average= 0.00155219
	minimum = 0 (at node 0)
	maximum = 0.0256112 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9143 (23 samples)
	minimum = 6 (23 samples)
	maximum = 26.3043 (23 samples)
Network latency average = 10.0913 (23 samples)
	minimum = 6 (23 samples)
	maximum = 24.2609 (23 samples)
Flit latency average = 8.90625 (23 samples)
	minimum = 6 (23 samples)
	maximum = 20.8696 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.00315497 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0164861 (23 samples)
Accepted packet rate average = 0.00315497 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0164861 (23 samples)
Injected flit rate average = 0.0087371 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0489256 (23 samples)
Accepted flit rate average = 0.0087371 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0451502 (23 samples)
Injected packet size average = 2.76931 (23 samples)
Accepted packet size average = 2.76931 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 16370 (inst/sec)
gpgpu_simulation_rate = 1918 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,21102)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,21102)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69,21102), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (100,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (100,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 21602  inst.: 185386 (ipc=10.6) sim_rate=15448 (inst/sec) elapsed = 0:0:00:12 / Fri Feb  1 22:49:23 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (518,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (737,21102), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 9.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 738
gpu_sim_insn = 5340
gpu_ipc =       7.2358
gpu_tot_sim_cycle = 21840
gpu_tot_sim_insn = 185418
gpu_tot_ipc =       8.4898
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=15451

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6075
	L1I_total_cache_misses = 281
	L1I_total_cache_miss_rate = 0.0463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66, Miss = 30, Miss_rate = 0.455, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[11]: Access = 61, Miss = 28, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1118
	L1D_total_cache_misses = 489
	L1D_total_cache_miss_rate = 0.4374
	L1D_total_cache_pending_hits = 38
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2263
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0473
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2156
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
437, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 339680
gpgpu_n_tot_w_icount = 10615
gpgpu_n_stall_shd_mem = 775
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 472
gpgpu_n_mem_write_global = 329
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4590
gpgpu_n_store_insn = 1568
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46606
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 522
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:621	W0_Idle:128616	W0_Scoreboard:49426	W1:42	W2:120	W3:45	W4:775	W5:25	W6:100	W7:25	W8:439	W9:28	W10:25	W11:25	W12:535	W13:25	W14:25	W15:25	W16:5476	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:0	W30:0	W31:0	W32:2868
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3776 {8:472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32168 {40:119,72:18,136:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 792 {8:99,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64192 {136:472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2632 {8:329,}
traffic_breakdown_memtocore[INST_ACC_R] = 13464 {136:99,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 21839 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	798 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	663 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	174 	305 	8 	0 	0 	0 	0 	8 	48 	96 	134 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13446       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       14485      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9606      2292    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2447    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21840 n_nop=21824 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0009158
n_activity=184 dram_eff=0.1087
bk0: 6a 21768i bk1: 0a 21838i bk2: 0a 21841i bk3: 0a 21841i bk4: 4a 21818i bk5: 0a 21839i bk6: 0a 21839i bk7: 0a 21839i bk8: 0a 21840i bk9: 0a 21840i bk10: 0a 21840i bk11: 0a 21840i bk12: 0a 21840i bk13: 0a 21840i bk14: 0a 21840i bk15: 0a 21840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.15751e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21840 n_nop=21830 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0007326
n_activity=95 dram_eff=0.1684
bk0: 4a 21820i bk1: 0a 21840i bk2: 0a 21841i bk3: 0a 21841i bk4: 4a 21818i bk5: 0a 21839i bk6: 0a 21839i bk7: 0a 21839i bk8: 0a 21840i bk9: 0a 21840i bk10: 0a 21840i bk11: 0a 21840i bk12: 0a 21840i bk13: 0a 21840i bk14: 0a 21840i bk15: 0a 21840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000641026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21840 n_nop=21822 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001374
n_activity=157 dram_eff=0.1911
bk0: 4a 21820i bk1: 0a 21840i bk2: 0a 21840i bk3: 0a 21840i bk4: 4a 21817i bk5: 4a 21787i bk6: 0a 21837i bk7: 0a 21838i bk8: 0a 21839i bk9: 0a 21840i bk10: 0a 21841i bk11: 0a 21841i bk12: 0a 21841i bk13: 0a 21841i bk14: 0a 21841i bk15: 0a 21841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00361722
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21840 n_nop=21823 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001282
n_activity=145 dram_eff=0.1931
bk0: 2a 21824i bk1: 0a 21840i bk2: 0a 21840i bk3: 0a 21840i bk4: 4a 21817i bk5: 4a 21784i bk6: 0a 21837i bk7: 0a 21838i bk8: 0a 21839i bk9: 0a 21840i bk10: 0a 21841i bk11: 0a 21841i bk12: 0a 21841i bk13: 0a 21841i bk14: 0a 21841i bk15: 0a 21841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00347985
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21840 n_nop=21828 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0009158
n_activity=105 dram_eff=0.1905
bk0: 0a 21841i bk1: 0a 21842i bk2: 0a 21842i bk3: 0a 21842i bk4: 2a 21825i bk5: 4a 21785i bk6: 0a 21838i bk7: 0a 21838i bk8: 0a 21838i bk9: 0a 21838i bk10: 0a 21839i bk11: 0a 21840i bk12: 0a 21840i bk13: 0a 21840i bk14: 0a 21840i bk15: 0a 21840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00283883
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21840 n_nop=21831 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0007326
n_activity=65 dram_eff=0.2462
bk0: 0a 21840i bk1: 0a 21841i bk2: 0a 21841i bk3: 0a 21841i bk4: 0a 21841i bk5: 4a 21786i bk6: 0a 21839i bk7: 0a 21839i bk8: 0a 21839i bk9: 0a 21839i bk10: 0a 21839i bk11: 0a 21840i bk12: 0a 21840i bk13: 0a 21840i bk14: 0a 21840i bk15: 0a 21840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00283883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101, Miss = 5, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 205, Miss = 3, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 66, Miss = 1, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 63, Miss = 2, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 915
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0273
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 87
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3229
icnt_total_pkts_simt_to_mem=1838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59091
	minimum = 6
	maximum = 15
Network latency average = 8.13636
	minimum = 6
	maximum = 11
Slowest packet = 1815
Flit latency average = 6.34921
	minimum = 6
	maximum = 7
Slowest flit = 5006
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00110409
	minimum = 0 (at node 0)
	maximum = 0.00948509 (at node 9)
Accepted packet rate average = 0.00110409
	minimum = 0 (at node 0)
	maximum = 0.00948509 (at node 9)
Injected flit rate average = 0.0031617
	minimum = 0 (at node 0)
	maximum = 0.0216802 (at node 9)
Accepted flit rate average= 0.0031617
	minimum = 0 (at node 0)
	maximum = 0.0311653 (at node 9)
Injected packet length average = 2.86364
Accepted packet length average = 2.86364
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8175 (24 samples)
	minimum = 6 (24 samples)
	maximum = 25.8333 (24 samples)
Network latency average = 10.0098 (24 samples)
	minimum = 6 (24 samples)
	maximum = 23.7083 (24 samples)
Flit latency average = 8.7997 (24 samples)
	minimum = 6 (24 samples)
	maximum = 20.2917 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.00306952 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0161944 (24 samples)
Accepted packet rate average = 0.00306952 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0161944 (24 samples)
Injected flit rate average = 0.00850479 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0477904 (24 samples)
Accepted flit rate average = 0.00850479 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0445675 (24 samples)
Injected packet size average = 2.77073 (24 samples)
Accepted packet size average = 2.77073 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 15451 (inst/sec)
gpgpu_simulation_rate = 1820 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,21840)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(289,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (856,21840), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 25 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 10.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 25 
gpu_sim_cycle = 857
gpu_sim_insn = 7243
gpu_ipc =       8.4516
gpu_tot_sim_cycle = 22697
gpu_tot_sim_insn = 192661
gpu_tot_ipc =       8.4884
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=16055

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6235
	L1I_total_cache_misses = 298
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 61, Miss = 28, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1123
	L1D_total_cache_misses = 491
	L1D_total_cache_miss_rate = 0.4372
	L1D_total_cache_pending_hits = 39
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2329
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0459
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 474
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2222
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5937
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 298
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
437, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 348160
gpgpu_n_tot_w_icount = 10880
gpgpu_n_stall_shd_mem = 777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 474
gpgpu_n_mem_write_global = 331
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4596
gpgpu_n_store_insn = 1571
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 524
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:648	W0_Idle:129725	W0_Scoreboard:49767	W1:42	W2:120	W3:70	W4:775	W5:25	W6:100	W7:25	W8:439	W9:28	W10:25	W11:25	W12:535	W13:25	W14:25	W15:25	W16:5476	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:0	W31:0	W32:3107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3792 {8:474,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32344 {40:120,72:18,136:193,}
traffic_breakdown_coretomem[INST_ACC_R] = 808 {8:101,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64464 {136:474,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2648 {8:331,}
traffic_breakdown_memtocore[INST_ACC_R] = 13736 {136:101,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 22696 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	802 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	669 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	176 	305 	8 	0 	0 	0 	0 	8 	48 	96 	134 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13446       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       14630      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9606      2292    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2519    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22697 n_nop=22681 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0008812
n_activity=184 dram_eff=0.1087
bk0: 6a 22625i bk1: 0a 22695i bk2: 0a 22698i bk3: 0a 22698i bk4: 4a 22675i bk5: 0a 22696i bk6: 0a 22696i bk7: 0a 22696i bk8: 0a 22697i bk9: 0a 22697i bk10: 0a 22697i bk11: 0a 22697i bk12: 0a 22697i bk13: 0a 22697i bk14: 0a 22697i bk15: 0a 22697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.81174e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22697 n_nop=22687 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0007049
n_activity=95 dram_eff=0.1684
bk0: 4a 22677i bk1: 0a 22697i bk2: 0a 22698i bk3: 0a 22698i bk4: 4a 22675i bk5: 0a 22696i bk6: 0a 22696i bk7: 0a 22696i bk8: 0a 22697i bk9: 0a 22697i bk10: 0a 22697i bk11: 0a 22697i bk12: 0a 22697i bk13: 0a 22697i bk14: 0a 22697i bk15: 0a 22697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000616822
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22697 n_nop=22679 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001322
n_activity=157 dram_eff=0.1911
bk0: 4a 22677i bk1: 0a 22697i bk2: 0a 22697i bk3: 0a 22697i bk4: 4a 22674i bk5: 4a 22644i bk6: 0a 22694i bk7: 0a 22695i bk8: 0a 22696i bk9: 0a 22697i bk10: 0a 22698i bk11: 0a 22698i bk12: 0a 22698i bk13: 0a 22698i bk14: 0a 22698i bk15: 0a 22698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00348064
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22697 n_nop=22680 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001234
n_activity=145 dram_eff=0.1931
bk0: 2a 22681i bk1: 0a 22697i bk2: 0a 22697i bk3: 0a 22697i bk4: 4a 22674i bk5: 4a 22641i bk6: 0a 22694i bk7: 0a 22695i bk8: 0a 22696i bk9: 0a 22697i bk10: 0a 22698i bk11: 0a 22698i bk12: 0a 22698i bk13: 0a 22698i bk14: 0a 22698i bk15: 0a 22698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00334846
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22697 n_nop=22685 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0008812
n_activity=105 dram_eff=0.1905
bk0: 0a 22698i bk1: 0a 22699i bk2: 0a 22699i bk3: 0a 22699i bk4: 2a 22682i bk5: 4a 22642i bk6: 0a 22695i bk7: 0a 22695i bk8: 0a 22695i bk9: 0a 22695i bk10: 0a 22696i bk11: 0a 22697i bk12: 0a 22697i bk13: 0a 22697i bk14: 0a 22697i bk15: 0a 22697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00273164
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22697 n_nop=22688 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0007049
n_activity=65 dram_eff=0.2462
bk0: 0a 22697i bk1: 0a 22698i bk2: 0a 22698i bk3: 0a 22698i bk4: 0a 22698i bk5: 4a 22643i bk6: 0a 22696i bk7: 0a 22696i bk8: 0a 22696i bk9: 0a 22696i bk10: 0a 22696i bk11: 0a 22697i bk12: 0a 22697i bk13: 0a 22697i bk14: 0a 22697i bk15: 0a 22697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00273164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 103, Miss = 5, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 207, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 66, Miss = 1, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 65, Miss = 2, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 921
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0271
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3251
icnt_total_pkts_simt_to_mem=1849
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.33333
	minimum = 6
	maximum = 12
Network latency average = 7.91667
	minimum = 6
	maximum = 11
Slowest packet = 1837
Flit latency average = 6.21212
	minimum = 6
	maximum = 7
Slowest flit = 5086
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000518605
	minimum = 0 (at node 0)
	maximum = 0.00700117 (at node 10)
Accepted packet rate average = 0.000518605
	minimum = 0 (at node 0)
	maximum = 0.00700117 (at node 10)
Injected flit rate average = 0.00142616
	minimum = 0 (at node 0)
	maximum = 0.0128355 (at node 10)
Accepted flit rate average= 0.00142616
	minimum = 0 (at node 0)
	maximum = 0.0256709 (at node 10)
Injected packet length average = 2.75
Accepted packet length average = 2.75
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7181 (25 samples)
	minimum = 6 (25 samples)
	maximum = 25.28 (25 samples)
Network latency average = 9.92611 (25 samples)
	minimum = 6 (25 samples)
	maximum = 23.2 (25 samples)
Flit latency average = 8.6962 (25 samples)
	minimum = 6 (25 samples)
	maximum = 19.76 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.00296748 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0158267 (25 samples)
Accepted packet rate average = 0.00296748 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0158267 (25 samples)
Injected flit rate average = 0.00822165 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0463922 (25 samples)
Accepted flit rate average = 0.00822165 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0438117 (25 samples)
Injected packet size average = 2.77058 (25 samples)
Accepted packet size average = 2.77058 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 16055 (inst/sec)
gpgpu_simulation_rate = 1891 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,22697)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,22697)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (69,22697), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (106,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (106,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (106,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (738,22697), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 26 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 11.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 739
gpu_sim_insn = 5030
gpu_ipc =       6.8065
gpu_tot_sim_cycle = 23436
gpu_tot_sim_insn = 197691
gpu_tot_ipc =       8.4354
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=16474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6443
	L1I_total_cache_misses = 298
	L1I_total_cache_miss_rate = 0.0463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 62, Miss = 28, Miss_rate = 0.452, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1135
	L1D_total_cache_misses = 494
	L1D_total_cache_miss_rate = 0.4352
	L1D_total_cache_pending_hits = 41
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2420
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0442
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 477
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2313
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 298
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
464, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 359328
gpgpu_n_tot_w_icount = 11229
gpgpu_n_stall_shd_mem = 781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 477
gpgpu_n_mem_write_global = 334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4641
gpgpu_n_store_insn = 1586
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 50063
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:651	W0_Idle:131938	W0_Scoreboard:50774	W1:42	W2:120	W3:84	W4:779	W5:25	W6:100	W7:25	W8:439	W9:29	W10:25	W11:25	W12:597	W13:25	W14:25	W15:25	W16:5744	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:0	W31:0	W32:3107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3816 {8:477,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32560 {40:122,72:18,136:194,}
traffic_breakdown_coretomem[INST_ACC_R] = 808 {8:101,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64872 {136:477,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2672 {8:334,}
traffic_breakdown_memtocore[INST_ACC_R] = 13736 {136:101,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 23435 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	808 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	675 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	179 	305 	8 	0 	0 	0 	0 	8 	48 	96 	134 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13446       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       14917      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9889      2292    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2519    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23436 n_nop=23420 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0008534
n_activity=184 dram_eff=0.1087
bk0: 6a 23364i bk1: 0a 23434i bk2: 0a 23437i bk3: 0a 23437i bk4: 4a 23414i bk5: 0a 23435i bk6: 0a 23435i bk7: 0a 23435i bk8: 0a 23436i bk9: 0a 23436i bk10: 0a 23436i bk11: 0a 23436i bk12: 0a 23436i bk13: 0a 23436i bk14: 0a 23436i bk15: 0a 23436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.53388e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23436 n_nop=23426 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0006827
n_activity=95 dram_eff=0.1684
bk0: 4a 23416i bk1: 0a 23436i bk2: 0a 23437i bk3: 0a 23437i bk4: 4a 23414i bk5: 0a 23435i bk6: 0a 23435i bk7: 0a 23435i bk8: 0a 23436i bk9: 0a 23436i bk10: 0a 23436i bk11: 0a 23436i bk12: 0a 23436i bk13: 0a 23436i bk14: 0a 23436i bk15: 0a 23436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000597372
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23436 n_nop=23418 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.00128
n_activity=157 dram_eff=0.1911
bk0: 4a 23416i bk1: 0a 23436i bk2: 0a 23436i bk3: 0a 23436i bk4: 4a 23413i bk5: 4a 23383i bk6: 0a 23433i bk7: 0a 23434i bk8: 0a 23435i bk9: 0a 23436i bk10: 0a 23437i bk11: 0a 23437i bk12: 0a 23437i bk13: 0a 23437i bk14: 0a 23437i bk15: 0a 23437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00337088
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23436 n_nop=23419 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001195
n_activity=145 dram_eff=0.1931
bk0: 2a 23420i bk1: 0a 23436i bk2: 0a 23436i bk3: 0a 23436i bk4: 4a 23413i bk5: 4a 23380i bk6: 0a 23433i bk7: 0a 23434i bk8: 0a 23435i bk9: 0a 23436i bk10: 0a 23437i bk11: 0a 23437i bk12: 0a 23437i bk13: 0a 23437i bk14: 0a 23437i bk15: 0a 23437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00324287
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23436 n_nop=23424 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0008534
n_activity=105 dram_eff=0.1905
bk0: 0a 23437i bk1: 0a 23438i bk2: 0a 23438i bk3: 0a 23438i bk4: 2a 23421i bk5: 4a 23381i bk6: 0a 23434i bk7: 0a 23434i bk8: 0a 23434i bk9: 0a 23434i bk10: 0a 23435i bk11: 0a 23436i bk12: 0a 23436i bk13: 0a 23436i bk14: 0a 23436i bk15: 0a 23436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0026455
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23436 n_nop=23427 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0006827
n_activity=65 dram_eff=0.2462
bk0: 0a 23436i bk1: 0a 23437i bk2: 0a 23437i bk3: 0a 23437i bk4: 0a 23437i bk5: 4a 23382i bk6: 0a 23435i bk7: 0a 23435i bk8: 0a 23435i bk9: 0a 23435i bk10: 0a 23435i bk11: 0a 23436i bk12: 0a 23436i bk13: 0a 23436i bk14: 0a 23436i bk15: 0a 23436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0026455

========= L2 cache stats =========
L2_cache_bank[0]: Access = 103, Miss = 5, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 211, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 1, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 65, Miss = 2, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 927
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0270
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3269
icnt_total_pkts_simt_to_mem=1861
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.91667
	minimum = 6
	maximum = 12
Network latency average = 7.58333
	minimum = 6
	maximum = 10
Slowest packet = 1844
Flit latency average = 6.06667
	minimum = 6
	maximum = 7
Slowest flit = 5117
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000601413
	minimum = 0 (at node 0)
	maximum = 0.00811908 (at node 11)
Accepted packet rate average = 0.000601413
	minimum = 0 (at node 0)
	maximum = 0.00811908 (at node 11)
Injected flit rate average = 0.00150353
	minimum = 0 (at node 0)
	maximum = 0.0162382 (at node 11)
Accepted flit rate average= 0.00150353
	minimum = 0 (at node 0)
	maximum = 0.0243572 (at node 11)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6104 (26 samples)
	minimum = 6 (26 samples)
	maximum = 24.7692 (26 samples)
Network latency average = 9.83601 (26 samples)
	minimum = 6 (26 samples)
	maximum = 22.6923 (26 samples)
Flit latency average = 8.59506 (26 samples)
	minimum = 6 (26 samples)
	maximum = 19.2692 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.00287648 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0155302 (26 samples)
Accepted packet rate average = 0.00287648 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0155302 (26 samples)
Injected flit rate average = 0.00796326 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0452324 (26 samples)
Accepted flit rate average = 0.00796326 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0430634 (26 samples)
Injected packet size average = 2.7684 (26 samples)
Accepted packet size average = 2.7684 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 16474 (inst/sec)
gpgpu_simulation_rate = 1953 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,23436)
GPGPU-Sim uArch: cycles simulated: 23936  inst.: 204865 (ipc=14.3) sim_rate=15758 (inst/sec) elapsed = 0:0:00:13 / Fri Feb  1 22:49:24 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (852,23436), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 27 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 12.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 27 
gpu_sim_cycle = 853
gpu_sim_insn = 7218
gpu_ipc =       8.4619
gpu_tot_sim_cycle = 24289
gpu_tot_sim_insn = 204909
gpu_tot_ipc =       8.4363
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=15762

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6603
	L1I_total_cache_misses = 315
	L1I_total_cache_miss_rate = 0.0477
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 55, Miss = 25, Miss_rate = 0.455, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1138
	L1D_total_cache_misses = 496
	L1D_total_cache_miss_rate = 0.4359
	L1D_total_cache_pending_hits = 41
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2486
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0430
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 479
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2379
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6288
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 315
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
464, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 367808
gpgpu_n_tot_w_icount = 11494
gpgpu_n_stall_shd_mem = 781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 479
gpgpu_n_mem_write_global = 335
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4645
gpgpu_n_store_insn = 1588
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 52115
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:678	W0_Idle:133038	W0_Scoreboard:51116	W1:42	W2:145	W3:84	W4:779	W5:25	W6:100	W7:25	W8:439	W9:29	W10:25	W11:25	W12:597	W13:25	W14:25	W15:25	W16:5744	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:1	W31:0	W32:3346
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3832 {8:479,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32696 {40:122,72:18,136:195,}
traffic_breakdown_coretomem[INST_ACC_R] = 824 {8:103,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65144 {136:479,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2680 {8:335,}
traffic_breakdown_memtocore[INST_ACC_R] = 14008 {136:103,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 24288 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	811 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	680 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	181 	305 	8 	0 	0 	0 	0 	8 	48 	96 	134 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13446       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       15062      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        9889      2292    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2555    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24289 n_nop=24273 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0008234
n_activity=184 dram_eff=0.1087
bk0: 6a 24217i bk1: 0a 24287i bk2: 0a 24290i bk3: 0a 24290i bk4: 4a 24267i bk5: 0a 24288i bk6: 0a 24288i bk7: 0a 24288i bk8: 0a 24289i bk9: 0a 24289i bk10: 0a 24289i bk11: 0a 24289i bk12: 0a 24289i bk13: 0a 24289i bk14: 0a 24289i bk15: 0a 24289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.23418e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24289 n_nop=24279 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0006587
n_activity=95 dram_eff=0.1684
bk0: 4a 24269i bk1: 0a 24289i bk2: 0a 24290i bk3: 0a 24290i bk4: 4a 24267i bk5: 0a 24288i bk6: 0a 24288i bk7: 0a 24288i bk8: 0a 24289i bk9: 0a 24289i bk10: 0a 24289i bk11: 0a 24289i bk12: 0a 24289i bk13: 0a 24289i bk14: 0a 24289i bk15: 0a 24289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000576393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24289 n_nop=24271 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001235
n_activity=157 dram_eff=0.1911
bk0: 4a 24269i bk1: 0a 24289i bk2: 0a 24289i bk3: 0a 24289i bk4: 4a 24266i bk5: 4a 24236i bk6: 0a 24286i bk7: 0a 24287i bk8: 0a 24288i bk9: 0a 24289i bk10: 0a 24290i bk11: 0a 24290i bk12: 0a 24290i bk13: 0a 24290i bk14: 0a 24290i bk15: 0a 24290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0032525
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24289 n_nop=24272 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001153
n_activity=145 dram_eff=0.1931
bk0: 2a 24273i bk1: 0a 24289i bk2: 0a 24289i bk3: 0a 24289i bk4: 4a 24266i bk5: 4a 24233i bk6: 0a 24286i bk7: 0a 24287i bk8: 0a 24288i bk9: 0a 24289i bk10: 0a 24290i bk11: 0a 24290i bk12: 0a 24290i bk13: 0a 24290i bk14: 0a 24290i bk15: 0a 24290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00312899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24289 n_nop=24277 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0008234
n_activity=105 dram_eff=0.1905
bk0: 0a 24290i bk1: 0a 24291i bk2: 0a 24291i bk3: 0a 24291i bk4: 2a 24274i bk5: 4a 24234i bk6: 0a 24287i bk7: 0a 24287i bk8: 0a 24287i bk9: 0a 24287i bk10: 0a 24288i bk11: 0a 24289i bk12: 0a 24289i bk13: 0a 24289i bk14: 0a 24289i bk15: 0a 24289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0025526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24289 n_nop=24280 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0006587
n_activity=65 dram_eff=0.2462
bk0: 0a 24289i bk1: 0a 24290i bk2: 0a 24290i bk3: 0a 24290i bk4: 0a 24290i bk5: 4a 24235i bk6: 0a 24288i bk7: 0a 24288i bk8: 0a 24288i bk9: 0a 24288i bk10: 0a 24288i bk11: 0a 24289i bk12: 0a 24289i bk13: 0a 24289i bk14: 0a 24289i bk15: 0a 24289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0025526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105, Miss = 5, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 213, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 1, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 66, Miss = 2, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 932
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0268
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3290
icnt_total_pkts_simt_to_mem=1870
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.2
	minimum = 6
	maximum = 12
Network latency average = 8.1
	minimum = 6
	maximum = 11
Slowest packet = 1861
Flit latency average = 6.16667
	minimum = 6
	maximum = 7
Slowest flit = 5149
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000434197
	minimum = 0 (at node 0)
	maximum = 0.00586166 (at node 12)
Accepted packet rate average = 0.000434197
	minimum = 0 (at node 0)
	maximum = 0.00586166 (at node 12)
Injected flit rate average = 0.00130259
	minimum = 0 (at node 0)
	maximum = 0.0117233 (at node 15)
Accepted flit rate average= 0.00130259
	minimum = 0 (at node 0)
	maximum = 0.024619 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5211 (27 samples)
	minimum = 6 (27 samples)
	maximum = 24.2963 (27 samples)
Network latency average = 9.77171 (27 samples)
	minimum = 6 (27 samples)
	maximum = 22.2593 (27 samples)
Flit latency average = 8.50512 (27 samples)
	minimum = 6 (27 samples)
	maximum = 18.8148 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.00278602 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0151721 (27 samples)
Accepted packet rate average = 0.00278602 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0151721 (27 samples)
Injected flit rate average = 0.00771657 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0439914 (27 samples)
Accepted flit rate average = 0.00771657 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0423803 (27 samples)
Injected packet size average = 2.76974 (27 samples)
Accepted packet size average = 2.76974 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 15762 (inst/sec)
gpgpu_simulation_rate = 1868 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,24289)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,24289)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (69,24289), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (106,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (106,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (106,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (740,24289), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 28 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 13.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 741
gpu_sim_insn = 4762
gpu_ipc =       6.4265
gpu_tot_sim_cycle = 25030
gpu_tot_sim_insn = 209671
gpu_tot_ipc =       8.3768
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=16128

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6813
	L1I_total_cache_misses = 315
	L1I_total_cache_miss_rate = 0.0462
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 63, Miss = 28, Miss_rate = 0.444, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 30, Miss_rate = 0.441, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1146
	L1D_total_cache_misses = 499
	L1D_total_cache_miss_rate = 0.4354
	L1D_total_cache_pending_hits = 42
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2577
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0415
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 482
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2470
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6498
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 315
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
481, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 379008
gpgpu_n_tot_w_icount = 11844
gpgpu_n_stall_shd_mem = 781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 482
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4669
gpgpu_n_store_insn = 1596
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 53473
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:681	W0_Idle:135257	W0_Scoreboard:52120	W1:42	W2:160	W3:84	W4:780	W5:25	W6:123	W7:25	W8:482	W9:29	W10:25	W11:25	W12:597	W13:25	W14:25	W15:25	W16:6012	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:1	W31:0	W32:3346
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3856 {8:482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32872 {40:123,72:18,136:196,}
traffic_breakdown_coretomem[INST_ACC_R] = 824 {8:103,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65552 {136:482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 14008 {136:103,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 25029 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	816 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	685 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	184 	305 	8 	0 	0 	0 	0 	8 	48 	96 	134 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13446       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       15277      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none       10172      2292    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2555    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25030 n_nop=25014 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.000799
n_activity=184 dram_eff=0.1087
bk0: 6a 24958i bk1: 0a 25028i bk2: 0a 25031i bk3: 0a 25031i bk4: 4a 25008i bk5: 0a 25029i bk6: 0a 25029i bk7: 0a 25029i bk8: 0a 25030i bk9: 0a 25030i bk10: 0a 25030i bk11: 0a 25030i bk12: 0a 25030i bk13: 0a 25030i bk14: 0a 25030i bk15: 0a 25030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.99041e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25030 n_nop=25020 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0006392
n_activity=95 dram_eff=0.1684
bk0: 4a 25010i bk1: 0a 25030i bk2: 0a 25031i bk3: 0a 25031i bk4: 4a 25008i bk5: 0a 25029i bk6: 0a 25029i bk7: 0a 25029i bk8: 0a 25030i bk9: 0a 25030i bk10: 0a 25030i bk11: 0a 25030i bk12: 0a 25030i bk13: 0a 25030i bk14: 0a 25030i bk15: 0a 25030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000559329
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25030 n_nop=25012 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001199
n_activity=157 dram_eff=0.1911
bk0: 4a 25010i bk1: 0a 25030i bk2: 0a 25030i bk3: 0a 25030i bk4: 4a 25007i bk5: 4a 24977i bk6: 0a 25027i bk7: 0a 25028i bk8: 0a 25029i bk9: 0a 25030i bk10: 0a 25031i bk11: 0a 25031i bk12: 0a 25031i bk13: 0a 25031i bk14: 0a 25031i bk15: 0a 25031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25030 n_nop=25013 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001119
n_activity=145 dram_eff=0.1931
bk0: 2a 25014i bk1: 0a 25030i bk2: 0a 25030i bk3: 0a 25030i bk4: 4a 25007i bk5: 4a 24974i bk6: 0a 25027i bk7: 0a 25028i bk8: 0a 25029i bk9: 0a 25030i bk10: 0a 25031i bk11: 0a 25031i bk12: 0a 25031i bk13: 0a 25031i bk14: 0a 25031i bk15: 0a 25031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25030 n_nop=25018 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.000799
n_activity=105 dram_eff=0.1905
bk0: 0a 25031i bk1: 0a 25032i bk2: 0a 25032i bk3: 0a 25032i bk4: 2a 25015i bk5: 4a 24975i bk6: 0a 25028i bk7: 0a 25028i bk8: 0a 25028i bk9: 0a 25028i bk10: 0a 25029i bk11: 0a 25030i bk12: 0a 25030i bk13: 0a 25030i bk14: 0a 25030i bk15: 0a 25030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00247703
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25030 n_nop=25021 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0006392
n_activity=65 dram_eff=0.2462
bk0: 0a 25030i bk1: 0a 25031i bk2: 0a 25031i bk3: 0a 25031i bk4: 0a 25031i bk5: 4a 24976i bk6: 0a 25029i bk7: 0a 25029i bk8: 0a 25029i bk9: 0a 25029i bk10: 0a 25029i bk11: 0a 25030i bk12: 0a 25030i bk13: 0a 25030i bk14: 0a 25030i bk15: 0a 25030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00247703

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105, Miss = 5, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 70, Miss = 1, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 66, Miss = 2, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 937
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0267
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3307
icnt_total_pkts_simt_to_mem=1880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.7
	minimum = 6
	maximum = 10
Network latency average = 7.7
	minimum = 6
	maximum = 10
Slowest packet = 1866
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 5160
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000499825
	minimum = 0 (at node 0)
	maximum = 0.00674764 (at node 13)
Accepted packet rate average = 0.000499825
	minimum = 0 (at node 0)
	maximum = 0.00674764 (at node 13)
Injected flit rate average = 0.00134953
	minimum = 0 (at node 0)
	maximum = 0.0148448 (at node 21)
Accepted flit rate average= 0.00134953
	minimum = 0 (at node 0)
	maximum = 0.022942 (at node 13)
Injected packet length average = 2.7
Accepted packet length average = 2.7
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4203 (28 samples)
	minimum = 6 (28 samples)
	maximum = 23.7857 (28 samples)
Network latency average = 9.69772 (28 samples)
	minimum = 6 (28 samples)
	maximum = 21.8214 (28 samples)
Flit latency average = 8.41565 (28 samples)
	minimum = 6 (28 samples)
	maximum = 18.3571 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.00270437 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0148713 (28 samples)
Accepted packet rate average = 0.00270437 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0148713 (28 samples)
Injected flit rate average = 0.00748917 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0429504 (28 samples)
Accepted flit rate average = 0.00748917 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0416861 (28 samples)
Injected packet size average = 2.76928 (28 samples)
Accepted packet size average = 2.76928 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 16128 (inst/sec)
gpgpu_simulation_rate = 1925 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402067 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan1PfS_ii' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z4Fan1PfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,25030)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (842,25030), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 29 '_Z4Fan1PfS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan1PfS_ii' finished on shader 14.
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 29 
gpu_sim_cycle = 843
gpu_sim_insn = 7193
gpu_ipc =       8.5326
gpu_tot_sim_cycle = 25873
gpu_tot_sim_insn = 216864
gpu_tot_ipc =       8.3819
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=16681

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6973
	L1I_total_cache_misses = 332
	L1I_total_cache_miss_rate = 0.0476
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 59, Miss = 28, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 63, Miss = 28, Miss_rate = 0.444, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[14]: Access = 71, Miss = 31, Miss_rate = 0.437, Pending_hits = 5, Reservation_fails = 0
	L1D_total_cache_accesses = 1149
	L1D_total_cache_misses = 500
	L1D_total_cache_miss_rate = 0.4352
	L1D_total_cache_pending_hits = 43
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2643
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0405
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 483
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2536
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6641
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
481, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 387488
gpgpu_n_tot_w_icount = 12109
gpgpu_n_stall_shd_mem = 781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 483
gpgpu_n_mem_write_global = 338
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4671
gpgpu_n_store_insn = 1597
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55523
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:708	W0_Idle:136341	W0_Scoreboard:52458	W1:67	W2:160	W3:84	W4:780	W5:25	W6:123	W7:25	W8:482	W9:29	W10:25	W11:25	W12:597	W13:25	W14:25	W15:25	W16:6012	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:1	W31:1	W32:3585
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3864 {8:483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32912 {40:124,72:18,136:196,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65688 {136:483,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2704 {8:338,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 25872 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	818 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	689 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	185 	305 	8 	0 	0 	0 	0 	8 	48 	96 	134 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13446       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       15348      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none       10172      2292    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2590    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25873 n_nop=25857 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.000773
n_activity=184 dram_eff=0.1087
bk0: 6a 25801i bk1: 0a 25871i bk2: 0a 25874i bk3: 0a 25874i bk4: 4a 25851i bk5: 0a 25872i bk6: 0a 25872i bk7: 0a 25872i bk8: 0a 25873i bk9: 0a 25873i bk10: 0a 25873i bk11: 0a 25873i bk12: 0a 25873i bk13: 0a 25873i bk14: 0a 25873i bk15: 0a 25873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.73007e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25873 n_nop=25863 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0006184
n_activity=95 dram_eff=0.1684
bk0: 4a 25853i bk1: 0a 25873i bk2: 0a 25874i bk3: 0a 25874i bk4: 4a 25851i bk5: 0a 25872i bk6: 0a 25872i bk7: 0a 25872i bk8: 0a 25873i bk9: 0a 25873i bk10: 0a 25873i bk11: 0a 25873i bk12: 0a 25873i bk13: 0a 25873i bk14: 0a 25873i bk15: 0a 25873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000541105
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25873 n_nop=25855 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.00116
n_activity=157 dram_eff=0.1911
bk0: 4a 25853i bk1: 0a 25873i bk2: 0a 25873i bk3: 0a 25873i bk4: 4a 25850i bk5: 4a 25820i bk6: 0a 25870i bk7: 0a 25871i bk8: 0a 25872i bk9: 0a 25873i bk10: 0a 25874i bk11: 0a 25874i bk12: 0a 25874i bk13: 0a 25874i bk14: 0a 25874i bk15: 0a 25874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00305338
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25873 n_nop=25856 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001082
n_activity=145 dram_eff=0.1931
bk0: 2a 25857i bk1: 0a 25873i bk2: 0a 25873i bk3: 0a 25873i bk4: 4a 25850i bk5: 4a 25817i bk6: 0a 25870i bk7: 0a 25871i bk8: 0a 25872i bk9: 0a 25873i bk10: 0a 25874i bk11: 0a 25874i bk12: 0a 25874i bk13: 0a 25874i bk14: 0a 25874i bk15: 0a 25874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00293743
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25873 n_nop=25861 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.000773
n_activity=105 dram_eff=0.1905
bk0: 0a 25874i bk1: 0a 25875i bk2: 0a 25875i bk3: 0a 25875i bk4: 2a 25858i bk5: 4a 25818i bk6: 0a 25871i bk7: 0a 25871i bk8: 0a 25871i bk9: 0a 25871i bk10: 0a 25872i bk11: 0a 25873i bk12: 0a 25873i bk13: 0a 25873i bk14: 0a 25873i bk15: 0a 25873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00239632
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25873 n_nop=25864 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0006184
n_activity=65 dram_eff=0.2462
bk0: 0a 25873i bk1: 0a 25874i bk2: 0a 25874i bk3: 0a 25874i bk4: 0a 25874i bk5: 4a 25819i bk6: 0a 25872i bk7: 0a 25872i bk8: 0a 25872i bk9: 0a 25872i bk10: 0a 25872i bk11: 0a 25873i bk12: 0a 25873i bk13: 0a 25873i bk14: 0a 25873i bk15: 0a 25873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00239632

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107, Miss = 5, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 217, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 70, Miss = 1, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 67, Miss = 2, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 941
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0266
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3323
icnt_total_pkts_simt_to_mem=1885
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.625
	minimum = 6
	maximum = 10
Network latency average = 7.625
	minimum = 6
	maximum = 10
Slowest packet = 1875
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 5187
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000351478
	minimum = 0 (at node 0)
	maximum = 0.00474496 (at node 14)
Accepted packet rate average = 0.000351478
	minimum = 0 (at node 0)
	maximum = 0.00474496 (at node 14)
Injected flit rate average = 0.000922631
	minimum = 0 (at node 0)
	maximum = 0.0118624 (at node 15)
Accepted flit rate average= 0.000922631
	minimum = 0 (at node 0)
	maximum = 0.0189798 (at node 14)
Injected packet length average = 2.625
Accepted packet length average = 2.625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3239 (29 samples)
	minimum = 6 (29 samples)
	maximum = 23.3103 (29 samples)
Network latency average = 9.62625 (29 samples)
	minimum = 6 (29 samples)
	maximum = 21.4138 (29 samples)
Flit latency average = 8.33236 (29 samples)
	minimum = 6 (29 samples)
	maximum = 17.931 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.00262324 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0145221 (29 samples)
Accepted packet rate average = 0.00262324 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0145221 (29 samples)
Injected flit rate average = 0.00726274 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0418784 (29 samples)
Accepted flit rate average = 0.00726274 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0409031 (29 samples)
Injected packet size average = 2.76861 (29 samples)
Accepted packet size average = 2.76861 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 16681 (inst/sec)
gpgpu_simulation_rate = 1990 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40219f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z4Fan2PfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (4,4,1) 
kernel '_Z4Fan2PfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,25873)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,25873)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (65,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (69,25873), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (106,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (106,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (106,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 26373  inst.: 221394 (ipc= 9.1) sim_rate=15813 (inst/sec) elapsed = 0:0:00:14 / Fri Feb  1 22:49:25 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (713,25873), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z4Fan2PfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z4Fan2PfS_S_iii' finished on shader 0.
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 714
gpu_sim_insn = 4536
gpu_ipc =       6.3529
gpu_tot_sim_cycle = 26587
gpu_tot_sim_insn = 221400
gpu_tot_ipc =       8.3274
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1
gpu_stall_icnt2sh    = 448
gpu_total_sim_rate=15814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7183
	L1I_total_cache_misses = 332
	L1I_total_cache_miss_rate = 0.0462
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 67, Miss = 30, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[1]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 69, Miss = 32, Miss_rate = 0.464, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 39, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[4]: Access = 81, Miss = 35, Miss_rate = 0.432, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 39, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[6]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 94, Miss = 36, Miss_rate = 0.383, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 75, Miss = 33, Miss_rate = 0.440, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[9]: Access = 77, Miss = 33, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[10]: Access = 71, Miss = 32, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[11]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65, Miss = 30, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 63, Miss = 28, Miss_rate = 0.444, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[14]: Access = 71, Miss = 31, Miss_rate = 0.437, Pending_hits = 5, Reservation_fails = 0
	L1D_total_cache_accesses = 1157
	L1D_total_cache_misses = 502
	L1D_total_cache_miss_rate = 0.4339
	L1D_total_cache_pending_hits = 44
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2734
	L1C_total_cache_misses = 107
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 485
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2627
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 107
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6851
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
546, 32, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 398688
gpgpu_n_tot_w_icount = 12459
gpgpu_n_stall_shd_mem = 781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 485
gpgpu_n_mem_write_global = 340
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4680
gpgpu_n_store_insn = 1600
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 56840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:711	W0_Idle:138533	W0_Scoreboard:53435	W1:82	W2:184	W3:84	W4:819	W5:25	W6:123	W7:25	W8:482	W9:29	W10:25	W11:25	W12:601	W13:25	W14:25	W15:25	W16:6280	W17:1	W18:1	W19:1	W20:1	W21:1	W22:1	W23:1	W24:1	W25:1	W26:1	W27:1	W28:1	W29:1	W30:1	W31:1	W32:3585
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3880 {8:485,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32992 {40:126,72:18,136:196,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65960 {136:485,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2720 {8:340,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 34 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 155 
max_icnt2mem_latency = 45 
max_icnt2sh_latency = 26586 
mrq_lat_table:17 	1 	0 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	822 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	693 	229 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	187 	305 	8 	0 	0 	0 	0 	8 	48 	96 	134 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       359         0         0         0      1558         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1265         0         0         0      1568         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       622         0         0         0      1564      1968         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1250         0         0         0      1560      1956         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1252      1944         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      1932         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/15 = 2.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        753    none      none      none        4943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none       10117    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none       13446       731    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none       15418      1849    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none       10455      2292    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        2625    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       285         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       310         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       300       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       308       309         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       279       299         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26587 n_nop=26571 n_act=4 n_pre=2 n_req=5 n_rd=10 n_write=0 bw_util=0.0007522
n_activity=184 dram_eff=0.1087
bk0: 6a 26515i bk1: 0a 26585i bk2: 0a 26588i bk3: 0a 26588i bk4: 4a 26565i bk5: 0a 26586i bk6: 0a 26586i bk7: 0a 26586i bk8: 0a 26587i bk9: 0a 26587i bk10: 0a 26587i bk11: 0a 26587i bk12: 0a 26587i bk13: 0a 26587i bk14: 0a 26587i bk15: 0a 26587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.52247e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26587 n_nop=26577 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0006018
n_activity=95 dram_eff=0.1684
bk0: 4a 26567i bk1: 0a 26587i bk2: 0a 26588i bk3: 0a 26588i bk4: 4a 26565i bk5: 0a 26586i bk6: 0a 26586i bk7: 0a 26586i bk8: 0a 26587i bk9: 0a 26587i bk10: 0a 26587i bk11: 0a 26587i bk12: 0a 26587i bk13: 0a 26587i bk14: 0a 26587i bk15: 0a 26587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000526573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26587 n_nop=26569 n_act=3 n_pre=0 n_req=8 n_rd=12 n_write=3 bw_util=0.001128
n_activity=157 dram_eff=0.1911
bk0: 4a 26567i bk1: 0a 26587i bk2: 0a 26587i bk3: 0a 26587i bk4: 4a 26564i bk5: 4a 26534i bk6: 0a 26584i bk7: 0a 26585i bk8: 0a 26586i bk9: 0a 26587i bk10: 0a 26588i bk11: 0a 26588i bk12: 0a 26588i bk13: 0a 26588i bk14: 0a 26588i bk15: 0a 26588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00297138
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26587 n_nop=26570 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=4 bw_util=0.001053
n_activity=145 dram_eff=0.1931
bk0: 2a 26571i bk1: 0a 26587i bk2: 0a 26587i bk3: 0a 26587i bk4: 4a 26564i bk5: 4a 26531i bk6: 0a 26584i bk7: 0a 26585i bk8: 0a 26586i bk9: 0a 26587i bk10: 0a 26588i bk11: 0a 26588i bk12: 0a 26588i bk13: 0a 26588i bk14: 0a 26588i bk15: 0a 26588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00285854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26587 n_nop=26575 n_act=2 n_pre=0 n_req=5 n_rd=6 n_write=4 bw_util=0.0007522
n_activity=105 dram_eff=0.1905
bk0: 0a 26588i bk1: 0a 26589i bk2: 0a 26589i bk3: 0a 26589i bk4: 2a 26572i bk5: 4a 26532i bk6: 0a 26585i bk7: 0a 26585i bk8: 0a 26585i bk9: 0a 26585i bk10: 0a 26586i bk11: 0a 26587i bk12: 0a 26587i bk13: 0a 26587i bk14: 0a 26587i bk15: 0a 26587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00233197
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26587 n_nop=26578 n_act=1 n_pre=0 n_req=4 n_rd=4 n_write=4 bw_util=0.0006018
n_activity=65 dram_eff=0.2462
bk0: 0a 26587i bk1: 0a 26588i bk2: 0a 26588i bk3: 0a 26588i bk4: 0a 26588i bk5: 4a 26533i bk6: 0a 26586i bk7: 0a 26586i bk8: 0a 26586i bk9: 0a 26586i bk10: 0a 26586i bk11: 0a 26587i bk12: 0a 26587i bk13: 0a 26587i bk14: 0a 26587i bk15: 0a 26587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00233197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107, Miss = 5, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 158, Miss = 4, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 218, Miss = 3, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 44, Miss = 2, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 72, Miss = 1, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 57, Miss = 2, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 68, Miss = 2, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 945
L2_total_cache_misses = 25
L2_total_cache_miss_rate = 0.0265
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 332
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3335
icnt_total_pkts_simt_to_mem=1891
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.25
	minimum = 6
	maximum = 10
Network latency average = 7.25
	minimum = 6
	maximum = 10
Slowest packet = 1883
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 5208
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000414981
	minimum = 0 (at node 1)
	maximum = 0.00560224 (at node 0)
Accepted packet rate average = 0.000414981
	minimum = 0 (at node 1)
	maximum = 0.00560224 (at node 0)
Injected flit rate average = 0.000933707
	minimum = 0 (at node 1)
	maximum = 0.00840336 (at node 0)
Accepted flit rate average= 0.000933707
	minimum = 0 (at node 1)
	maximum = 0.0168067 (at node 0)
Injected packet length average = 2.25
Accepted packet length average = 2.25
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2215 (30 samples)
	minimum = 6 (30 samples)
	maximum = 22.8667 (30 samples)
Network latency average = 9.54704 (30 samples)
	minimum = 6 (30 samples)
	maximum = 21.0333 (30 samples)
Flit latency average = 8.25461 (30 samples)
	minimum = 6 (30 samples)
	maximum = 17.5333 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.00254963 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0142248 (30 samples)
Accepted packet rate average = 0.00254963 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0142248 (30 samples)
Injected flit rate average = 0.00705177 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0407626 (30 samples)
Accepted flit rate average = 0.00705177 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0400999 (30 samples)
Injected packet size average = 2.7658 (30 samples)
Accepted packet size average = 2.7658 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 15814 (inst/sec)
gpgpu_simulation_rate = 1899 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Matrix m is: 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00     0.00 
    0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00     0.00 
    0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00     0.00 
    0.89     0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00     0.00 
    0.88     0.89     0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00     0.00 
    0.87     0.88     0.89     0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00     0.00 
    0.86     0.87     0.88     0.89     0.90     0.90     0.91     0.92     0.93     0.94     0.95     0.96     0.97     0.98     0.99     0.00 

Matrix a is: 
   10.00     9.90     9.80     9.70     9.61     9.51     9.42     9.32     9.23     9.14     9.05     8.96     8.87     8.78     8.69     8.61 
    0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18     0.18     0.18     0.17     0.17 
    0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18     0.18     0.18     0.17 
    0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18     0.18     0.18 
    0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18     0.18 
    0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18     0.18 
    0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18     0.18 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18     0.18 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19     0.18 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20     0.19 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20     0.20 
    0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.00     0.20 

Array b is: 
1.00 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 0.01 

The final solution is: 
0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.05 


Time total (including memory transfers)	12.974070 sec
Time for CUDA kernels:	12.964575 sec
