INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'fp_core' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'fp_core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'fp_core' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fp_core'...
Delivering associated files for 'fp_core'...
Generating implementation netlist for 'fp_core'...
INFO:sim - Pre-processing HDL files for 'fp_core'...
Running synthesis for 'fp_core'
Running ngcbuild...
Writing VEO instantiation template for 'fp_core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'fp_core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory F:/411/cmpe411proj/ipcore_dir/tmp/_cg/fp_core
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fp_core'...
Generating metadata file...
Generating ISE project...
XCO file found: fp_core.xco
XMDF file found: fp_core_xmdf.tcl
Adding F:/411/cmpe411proj/ipcore_dir/tmp/_cg/fp_core.asy -view all -origin_type
imported
Adding F:/411/cmpe411proj/ipcore_dir/tmp/_cg/fp_core.ngc -view all -origin_type
created
Checking file "F:/411/cmpe411proj/ipcore_dir/tmp/_cg/fp_core.ngc" for project
device match ...
File "F:/411/cmpe411proj/ipcore_dir/tmp/_cg/fp_core.ngc" device information
matches project device.
Adding F:/411/cmpe411proj/ipcore_dir/tmp/_cg/fp_core.sym -view all -origin_type
imported
Adding F:/411/cmpe411proj/ipcore_dir/tmp/_cg/fp_core.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "F:/411/cmpe411proj/ipcore_dir/tmp/_cg/fp_core.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding F:/411/cmpe411proj/ipcore_dir/tmp/_cg/fp_core.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fp_core"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fp_core'.
