
---------- Begin Simulation Statistics ----------
final_tick                               270776309167000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805336                       # Number of bytes of host memory used
host_op_rate                                    81236                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   205.57                       # Real time elapsed on the host
host_tick_rate                               43922386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009029                       # Number of seconds simulated
sim_ticks                                  9029113250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        320338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1229751                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60475                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1258193                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       942966                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1229751                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       286785                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1329274                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35475                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12569                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6148555                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4087554                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60546                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1374798                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2206008                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17716748                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.942590                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.306981                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14234324     80.34%     80.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       946537      5.34%     85.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       118965      0.67%     86.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190807      1.08%     87.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       479374      2.71%     90.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253987      1.43%     91.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68767      0.39%     91.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49189      0.28%     92.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1374798      7.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17716748                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.805820                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.805820                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14183430                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19637713                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1013226                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1895181                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60738                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        875575                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3019477                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10863                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              288541                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   596                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1329274                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1494480                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16422603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12400889                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1684                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121476                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.073611                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1543060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       978441                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.686718                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18028151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.153026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.572705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14491267     80.38%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311985      1.73%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           188065      1.04%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216775      1.20%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           328468      1.82%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           278563      1.55%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           430300      2.39%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101824      0.56%     90.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1680904      9.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18028151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16020508                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9302322                       # number of floating regfile writes
system.switch_cpus.idleCycles                   30055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67448                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1088891                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.004521                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3337366                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             288532                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7421538                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3072233                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4982                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       323998                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18903542                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3048834                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       109400                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18139853                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          79814                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        737151                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60738                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        865519                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        20978                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38540                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       421122                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        65476                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19493                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23653728                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17912207                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589845                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13952036                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.991915                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17937735                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15413973                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7201374                       # number of integer regfile writes
system.switch_cpus.ipc                       0.553765                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.553765                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35622      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8003875     43.86%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           29      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            94      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898819      4.93%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537068      8.42%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41311      0.23%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1395008      7.64%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20125      0.11%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498995      8.21%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436155      7.87%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1078363      5.91%     87.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228755      1.25%     88.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2010901     11.02%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64125      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18249259                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9747922                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19313559                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9414760                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10138144                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              311629                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017076                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          102971     33.04%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52845     16.96%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71687     23.00%     73.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19683      6.32%     79.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4009      1.29%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20970      6.73%     87.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3442      1.10%     88.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35964     11.54%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           58      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8777344                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35559089                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8497447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10969384                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18903526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18249259                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           16                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2203782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        34356                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3300724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18028151                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.012265                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.877872                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12394367     68.75%     68.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1446120      8.02%     76.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1072657      5.95%     82.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       878655      4.87%     87.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       772184      4.28%     91.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       523536      2.90%     94.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       451679      2.51%     97.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       306254      1.70%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182699      1.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18028151                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.010580                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1494744                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   302                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        45154                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        17067                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3072233                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       323998                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5605008                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18058206                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11362079                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1516797                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1367976                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         407684                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        139837                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46983996                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19352030                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22302252                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2358840                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         676959                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60738                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2878271                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3175155                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16835332                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17030193                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          246                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4562757                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35247586                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38123384                       # The number of ROB writes
system.switch_cpus.timesIdled                     376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       103027                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368325                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         103027                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             151613                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15457                       # Transaction distribution
system.membus.trans_dist::CleanEvict           142367                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10900                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10900                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151614                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       482851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       482851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 482851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11390080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11390080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11390080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            162514                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  162514    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              162514                       # Request fanout histogram
system.membus.reqLayer2.occupancy           415875500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          868359750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9029113250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172481                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          185                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          313625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           477                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13438528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13480896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          171397                       # Total snoops (count)
system.tol2bus.snoopTraffic                    989248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           356218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.289225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.453403                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 253191     71.08%     71.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 103027     28.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             356218                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          209979000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276510000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            712500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           19                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22288                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22307                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           19                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22288                       # number of overall hits
system.l2.overall_hits::total                   22307                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          456                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       162053                       # number of demand (read+write) misses
system.l2.demand_misses::total                 162514                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          456                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       162053                       # number of overall misses
system.l2.overall_misses::total                162514                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     42155500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13262434500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13304590000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     42155500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13262434500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13304590000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184341                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184821                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184341                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184821                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.879094                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.879094                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879305                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92446.271930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81840.104781                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81867.346813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92446.271930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81840.104781                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81867.346813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15457                       # number of writebacks
system.l2.writebacks::total                     15457                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       162053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            162509                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       162053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           162509                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     37595500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11641914500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11679510000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     37595500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11641914500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11679510000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.879094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.879094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879278                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82446.271930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71840.166489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71869.927204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82446.271930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71840.166489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71869.927204                       # average overall mshr miss latency
system.l2.replacements                         171397                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          185                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              185                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          185                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          185                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        89455                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         89455                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1439                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        10899                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10900                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    874207500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     874207500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.883368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80209.881641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80202.522936                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    765217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    765217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.883368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70209.881641                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70209.881641                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     42155500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42155500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.960000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92446.271930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92042.576419                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     37595500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37595500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.955975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82446.271930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82446.271930                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        20849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       151154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          151156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12388227000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12388227000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.878787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.878788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81957.652460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81956.568049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       151154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       151154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10876697000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10876697000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.878787                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.878777                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71957.718618                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71957.718618                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4040.890642                       # Cycle average of tags in use
system.l2.tags.total_refs                      261695                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    171397                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.526835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     276.946890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.040081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.299149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.624868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3759.979654                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.067614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.917964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986546                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          598                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1648793                       # Number of tag accesses
system.l2.tags.data_accesses                  1648793                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        29184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10371392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10400896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        29184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       989248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          989248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       162053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15457                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3232211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1148661193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1151928845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3232211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3246387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      109562033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            109562033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      109562033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3232211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1148661193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1261490878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    161843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000383182500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          946                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              332514                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14498                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162509                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15457                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162509                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15457                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              650                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1937827750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  811495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4980934000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11939.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30689.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   125657                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10666                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162509                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15457                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   96936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.712591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.976986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.523027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18020     43.53%     43.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9153     22.11%     65.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3870      9.35%     74.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2505      6.05%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1394      3.37%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1126      2.72%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          897      2.17%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          598      1.44%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3838      9.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41401                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     171.450317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.741536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    262.832294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           718     75.90%     75.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          153     16.17%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           55      5.81%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           16      1.69%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           946                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.311839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.288060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.935489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              831     87.84%     87.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      1.37%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52      5.50%     94.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      3.91%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.53%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.42%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.21%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           946                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10387136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  987584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10400576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               989248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1150.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1151.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9029031500                       # Total gap between requests
system.mem_ctrls.avgGap                      50734.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        29184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10357952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       987584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3232211.092268667649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1147172675.013241291046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 109377739.835082918406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       162053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     18787250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4962146750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 215562816250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     41200.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30620.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13945967.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            132882540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70624950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           540005340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35313300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     712367760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3931995660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        155759520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5578949070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.884494                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    370961250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    301340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8356801750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            162763440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             86491845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           618809520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45236520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     712367760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3893776020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        188182080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5707627185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.135961                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    450780250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    301340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8276982750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9029103000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1493842                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1493849                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1493842                       # number of overall hits
system.cpu.icache.overall_hits::total         1493849                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            640                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          638                       # number of overall misses
system.cpu.icache.overall_misses::total           640                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     53105000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53105000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     53105000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53105000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1494480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1494489                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1494480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1494489                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000427                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000428                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000427                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000428                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83236.677116                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82976.562500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83236.677116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82976.562500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          120                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          185                       # number of writebacks
system.cpu.icache.writebacks::total               185                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          163                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          163                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          475                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          475                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     43072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     43072500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43072500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000318                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000318                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000318                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000318                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90678.947368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90678.947368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90678.947368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90678.947368                       # average overall mshr miss latency
system.cpu.icache.replacements                    185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1493842                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1493849                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           640                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     53105000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53105000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1494480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1494489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83236.677116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82976.562500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     43072500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43072500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90678.947368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90678.947368                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              416538                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               185                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2251.556757                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008683                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.570312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2989455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2989455                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2463474                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2463477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2463474                       # number of overall hits
system.cpu.dcache.overall_hits::total         2463477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       768768                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         768771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       768768                       # number of overall misses
system.cpu.dcache.overall_misses::total        768771                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51986012425                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51986012425                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51986012425                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51986012425                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3232242                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3232248                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3232242                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3232248                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.237844                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.237844                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.237844                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.237844                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67622.497847                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67622.233962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67622.497847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67622.233962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       837882                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22188                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.762845                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25634                       # number of writebacks
system.cpu.dcache.writebacks::total             25634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       584425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       584425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       584425                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       584425                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184343                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184343                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13788658426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13788658426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13788658426                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13788658426                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057033                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057033                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057032                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74798.926056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74798.926056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74798.926056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74798.926056                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183319                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2217333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2217336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       756385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        756387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  51063561500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51063561500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2973718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2973723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67510.013419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67509.834913                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       584379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       584379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12880661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12880661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74884.951688                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74884.951688                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    922450925                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    922450925                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047899                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74493.331584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74487.316295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    907997426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    907997426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73599.531977                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73599.531977                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776309167000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.034024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2568485                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.011014                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.034022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6648839                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6648839                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270803376817000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65590                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815272                       # Number of bytes of host memory used
host_op_rate                                   109862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   609.85                       # Real time elapsed on the host
host_tick_rate                               44383812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027068                       # Number of seconds simulated
sim_ticks                                 27067650000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       486689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        973554                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3795376                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       197729                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3897295                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2905031                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3795376                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       890345                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4137545                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118157                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        47202                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18607914                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12730589                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       197765                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4186785                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7424404                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     52969384                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.949613                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.321771                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42587204     80.40%     80.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2717040      5.13%     85.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       437161      0.83%     86.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       633859      1.20%     87.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1302958      2.46%     90.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       698939      1.32%     91.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       231401      0.44%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       174037      0.33%     92.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4186785      7.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     52969384                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.804510                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.804510                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41930981                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60194117                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3308586                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6083377                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         201182                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2490529                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9264966                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35359                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1179333                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1896                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4137545                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4804964                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48830935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37887918                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          293                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          402364                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076430                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4982178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3023188                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.699875                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54014655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.183292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.594936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43158239     79.90%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           871786      1.61%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           603595      1.12%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           678729      1.26%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           985748      1.82%     85.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           965019      1.79%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1332069      2.47%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           316292      0.59%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5103178      9.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54014655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46286600                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27196532                       # number of floating regfile writes
system.switch_cpus.idleCycles                  120645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       221007                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3325765                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.022321                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10616760                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1179276                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22176040                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9452936                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          188                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1312984                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57777189                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9437484                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       360915                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55343658                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         236305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2006192                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         201182                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2382485                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        73497                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       126451                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          736                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          725                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          181                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1404995                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       321954                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          725                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        67431                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153576                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70558546                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54535247                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594721                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41962672                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.007388                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54647860                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48739521                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22730698                       # number of integer regfile writes
system.switch_cpus.ipc                       0.554167                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.554167                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143776      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24930624     44.76%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          223      0.00%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           364      0.00%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2830171      5.08%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4384919      7.87%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1134      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127985      0.23%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085415      7.33%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52379      0.09%     65.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234030      7.60%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8469      0.02%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148591      7.45%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3514026      6.31%     87.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       844990      1.52%     88.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6046306     10.85%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351134      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55704574                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28758654                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56922631                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27697281                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30028841                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1007093                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018079                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          301328     29.92%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         165771     16.46%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227518     22.59%     69.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63638      6.32%     75.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11625      1.15%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          81837      8.13%     84.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21596      2.14%     86.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128287     12.74%     99.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3572      0.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27809237                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    109629047                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26837966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35225803                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57776649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55704574                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7476766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       120783                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          495                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10488278                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54014655                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.031286                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.903195                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36993313     68.49%     68.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4344714      8.04%     76.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3171303      5.87%     82.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2630677      4.87%     87.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2333114      4.32%     91.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1627145      3.01%     94.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1366196      2.53%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       925678      1.71%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       622515      1.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54014655                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.028988                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4805009                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    69                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       158775                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        66880                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9452936                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1312984                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17618737                       # number of misc regfile reads
system.switch_cpus.numCycles                 54135300                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33936601                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4251131                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4334457                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1332802                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        412175                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143272221                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59240836                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68237512                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7377622                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1780388                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         201182                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8164061                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10619767                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48688867                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53997624                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          732                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           84                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13079467                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            106471274                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116496497                       # The number of ROB writes
system.switch_cpus.timesIdled                    1858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       308547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1146132                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         308548                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27067650000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             457775                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46491                       # Transaction distribution
system.membus.trans_dist::CleanEvict           440197                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29092                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29092                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        457774                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1460421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1460421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1460421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34134912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34134912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34134912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            486866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  486866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              486866                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1262622000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2604073000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27067650000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27067650000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27067650000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27067650000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       130376                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2857                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          964872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       536142                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1710378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1719281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       376320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41856704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               42233024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          525122                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2975424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1098271                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.280942                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449461                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 789722     71.91%     71.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 308548     28.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1098271                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          659808000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         855189998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4535498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27067650000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1336                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        84947                       # number of demand (read+write) hits
system.l2.demand_hits::total                    86283                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1336                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        84947                       # number of overall hits
system.l2.overall_hits::total                   86283                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1687                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       485179                       # number of demand (read+write) misses
system.l2.demand_misses::total                 486866                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1687                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       485179                       # number of overall misses
system.l2.overall_misses::total                486866                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    147743000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  40047252000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40194995000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    147743000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  40047252000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40194995000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       570126                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               573149                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       570126                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              573149                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.558055                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.851003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.849458                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.558055                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.851003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.849458                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87577.356254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82541.189953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82558.640365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87577.356254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82541.189953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82558.640365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46491                       # number of writebacks
system.l2.writebacks::total                     46491                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       485179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            486866                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       485179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           486866                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    130873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35195452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35326325000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    130873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35195452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35326325000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.558055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.851003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.849458                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.558055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.851003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.849458                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77577.356254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72541.169342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72558.619826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77577.356254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72541.169342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72558.619826                       # average overall mshr miss latency
system.l2.replacements                         525122                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        83885                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            83885                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        83885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        83885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2857                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2857                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2857                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2857                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       270115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        270115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4892                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4892                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29092                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29092                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2359933500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2359933500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.856050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81119.672075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81119.672075                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2069013500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2069013500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.856050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.856050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71119.672075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71119.672075                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    147743000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147743000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.558055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.558055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87577.356254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87577.356254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    130873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.558055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.558055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77577.356254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77577.356254                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        80055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             80055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       456087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          456087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  37687318500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  37687318500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       536142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        536142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.850683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.850683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82631.863000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82631.863000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       456087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       456087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33126438500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33126438500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.850683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.850683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72631.841074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72631.841074                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27067650000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      893191                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    529218                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.687756                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     279.655036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.915197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3809.429767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.068275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.930037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2724                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5109646                       # Number of tag accesses
system.l2.tags.data_accesses                  5109646                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27067650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       107968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     31051456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31159424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       107968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2975424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2975424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       485179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              486866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46491                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3988821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1147179604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1151168424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3988821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3988821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      109925465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            109925465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      109925465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3988821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1147179604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1261093889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    484569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000623588500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2863                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2863                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              993059                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43699                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      486866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46491                       # Number of write requests accepted
system.mem_ctrls.readBursts                    486866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    610                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1974                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6127764000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2431280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15245064000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12601.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31351.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   369958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30788                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                486866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  284807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  154230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       131983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.310601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.569005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.952730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57763     43.77%     43.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30311     22.97%     66.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13166      9.98%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8453      6.40%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4649      3.52%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3458      2.62%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2529      1.92%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1646      1.25%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10008      7.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       131983                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.828152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.476095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    213.308797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1337     46.70%     46.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          380     13.27%     59.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          293     10.23%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          238      8.31%     78.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          154      5.38%     83.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           86      3.00%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           58      2.03%     88.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           63      2.20%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           51      1.78%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           42      1.47%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           40      1.40%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           33      1.15%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           29      1.01%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           19      0.66%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           13      0.45%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           15      0.52%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2863                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.232623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.217056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.748414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2565     89.59%     89.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      1.71%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              164      5.73%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      2.31%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.42%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2863                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31120384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2974336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31159424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2975424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1149.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1151.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27067592000                       # Total gap between requests
system.mem_ctrls.avgGap                      50749.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       107968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31012416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2974336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3988820.603192371782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1145737291.563915014267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 109885268.946509957314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       485179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46491                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     61349500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15183714500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 664729706000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36366.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31295.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14298029.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            428792700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            227897340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1631718480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          109359000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2136488640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11840702910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        422859360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16797818430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.586509                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    995200250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    903760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25168689750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            513573060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            272978145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1840149360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          133235280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2136488640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11726458380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        519065280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17141948145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.300200                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1237964250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    903760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24925925750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36096753000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6295151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6295158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6295151                       # number of overall hits
system.cpu.icache.overall_hits::total         6295158                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4293                       # number of overall misses
system.cpu.icache.overall_misses::total          4295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    256144000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    256144000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    256144000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    256144000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6299444                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6299453                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6299444                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6299453                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000681                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000681                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000682                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59665.501980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59637.718277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59665.501980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59637.718277                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          909                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.923077                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3042                       # number of writebacks
system.cpu.icache.writebacks::total              3042                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          795                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          795                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          795                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          795                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3498                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3498                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3498                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3498                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    209458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    209458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    209458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    209458000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 59879.359634                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59879.359634                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 59879.359634                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59879.359634                       # average overall mshr miss latency
system.cpu.icache.replacements                   3042                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6295151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6295158                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    256144000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    256144000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6299444                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6299453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000681                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59665.501980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59637.718277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          795                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          795                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    209458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    209458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 59879.359634                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59879.359634                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.049283                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6298658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3500                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1799.616571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.049175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12602406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12602406                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10257394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10257397                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10273501                       # number of overall hits
system.cpu.dcache.overall_hits::total        10273504                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3061023                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3061026                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3061350                       # number of overall misses
system.cpu.dcache.overall_misses::total       3061353                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 207197514439                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 207197514439                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 207197514439                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 207197514439                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13318417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13318423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13334851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13334857                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229834                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229834                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67688.976672                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67688.910332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67681.746432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67681.680106                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3621094                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           87                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            100004                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.209492                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       109519                       # number of writebacks
system.cpu.dcache.writebacks::total            109519                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2306716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2306716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2306716                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2306716                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754467                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754467                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  55635745943                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55635745943                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  55644244443                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55644244443                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056579                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73757.430255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73757.430255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73753.052742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73753.052742                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753445                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9054369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9054372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3014455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3014457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 203768376500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 203768376500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12068824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12068829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67597.086870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67597.042021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2306465                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2306465                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707990                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707990                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  52264721500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  52264721500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73821.270781                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73821.270781                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3429137939                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3429137939                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73637.217381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73635.636131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          251                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3371024443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3371024443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72781.580046                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72781.580046                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          327                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          327                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16434                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16434                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.019898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      8498500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8498500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 53115.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53115.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270803376817000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.136373                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11027973                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754469                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.616867                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.136371                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27424183                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27424183                       # Number of data accesses

---------- End Simulation Statistics   ----------
