
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 378.285 ; gain = 82.895
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 585.656 ; gain = 290.266
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 585.656 ; gain = 290.266
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 736.449 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 736.449 ; gain = 441.059
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 736.449 ; gain = 441.059

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |     1|
|3     |LUT3       |     5|
|4     |LUT4       |     2|
|5     |LUT5       |    32|
|6     |LUT6       |    68|
|7     |MUXF7      |    18|
|8     |RAMB18E1   |     1|
|9     |RAMB18E1_1 |     2|
|10    |RAMB18E1_2 |     1|
|11    |RAMB36E1   |     7|
|12    |RAMB36E1_1 |     7|
|13    |RAMB36E1_2 |     1|
|14    |RAMB36E1_3 |    19|
|15    |FDRE       |    10|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 736.449 ; gain = 441.059
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 736.449 ; gain = 442.680
