

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 14:59:28 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_0 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      125|      125|  1.250 us|  1.250 us|  126|  126|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 38 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 39 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 40 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add256161_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add256161_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add256_1164_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add256_1164_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add256_2167_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add256_2167_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add256_3170_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add256_3170_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add256_4173_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add256_4173_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add256_5176_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add256_5176_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add280_14181_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add280_14181_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add169182_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add169182_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add169_142183_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add169_142183_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add169_2184_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add169_2184_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add169_3185_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add169_3185_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add169_4186_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add169_4186_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add169_1187_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add169_1187_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add169_1_1188_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add169_1_1188_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_loc17 = alloca i64 1"   --->   Operation 55 'alloca' 'p_loc17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_loc16 = alloca i64 1"   --->   Operation 56 'alloca' 'p_loc16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_loc15 = alloca i64 1"   --->   Operation 57 'alloca' 'p_loc15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_loc14 = alloca i64 1"   --->   Operation 58 'alloca' 'p_loc14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_loc13 = alloca i64 1"   --->   Operation 59 'alloca' 'p_loc13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_loc12 = alloca i64 1"   --->   Operation 60 'alloca' 'p_loc12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_loc11 = alloca i64 1"   --->   Operation 61 'alloca' 'p_loc11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 62 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add138205_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add138205_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add47189_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add47189_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add47_196190_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add47_196190_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add47_2131191_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add47_2131191_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add47_3192_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add47_3192_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add47_4193_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add47_4193_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add47_1194_loc = alloca i64 1"   --->   Operation 69 'alloca' 'add47_1194_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add47_1_1195_loc = alloca i64 1"   --->   Operation 70 'alloca' 'add47_1_1195_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add47_1_3197_loc = alloca i64 1"   --->   Operation 71 'alloca' 'add47_1_3197_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add47_1_4198_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add47_1_4198_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add47_2199_loc = alloca i64 1"   --->   Operation 73 'alloca' 'add47_2199_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add47_2_1200_loc = alloca i64 1"   --->   Operation 74 'alloca' 'add47_2_1200_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add47_2_2201_loc = alloca i64 1"   --->   Operation 75 'alloca' 'add47_2_2201_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add47_2_3202_loc = alloca i64 1"   --->   Operation 76 'alloca' 'add47_2_3202_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add47_2_4203_loc = alloca i64 1"   --->   Operation 77 'alloca' 'add47_2_4203_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 94 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 100 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 101 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 102 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 103 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 104 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 105 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 106 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 107 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 108 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 109 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d1.cpp:24]   --->   Operation 110 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d1.cpp:31]   --->   Operation 111 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d1.cpp:149]   --->   Operation 112 'partselect' 'trunc_ln149_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d1.cpp:24]   --->   Operation 113 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d1.cpp:24]   --->   Operation 114 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 116 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 117 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 118 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 119 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 121 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d1.cpp:24]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d1.cpp:24]   --->   Operation 123 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 124 [1/2] (1.21ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d1.cpp:24]   --->   Operation 124 'call' 'call_ln24' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d1.cpp:31]   --->   Operation 125 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d1.cpp:31]   --->   Operation 126 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [8/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 127 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 128 [7/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 128 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 129 [6/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 129 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 130 [5/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 130 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 131 [4/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 131 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 132 [3/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 132 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 133 [2/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 133 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 134 [1/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d1.cpp:31]   --->   Operation 134 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d1.cpp:31]   --->   Operation 135 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 136 [1/2] (1.21ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d1.cpp:31]   --->   Operation 136 'call' 'call_ln31' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 137 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 138 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 139 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 140 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 141 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 142 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 143 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 144 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 145 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 146 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 147 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 148 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 149 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 150 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add47_2_4203_loc, i64 %add47_2_3202_loc, i64 %add47_2_2201_loc, i64 %add47_2_1200_loc, i64 %add47_2199_loc, i64 %add47_1_4198_loc, i64 %add47_1_3197_loc, i64 %add47_1_1195_loc, i64 %add47_1194_loc, i64 %add47_4193_loc, i64 %add47_3192_loc, i64 %add47_2131191_loc, i64 %add47_196190_loc, i64 %add47189_loc"   --->   Operation 151 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.79>
ST_23 : Operation 152 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add47_2_4203_loc, i64 %add47_2_3202_loc, i64 %add47_2_2201_loc, i64 %add47_2_1200_loc, i64 %add47_2199_loc, i64 %add47_1_4198_loc, i64 %add47_1_3197_loc, i64 %add47_1_1195_loc, i64 %add47_1194_loc, i64 %add47_4193_loc, i64 %add47_3192_loc, i64 %add47_2131191_loc, i64 %add47_196190_loc, i64 %add47189_loc"   --->   Operation 152 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.42>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 153 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 154 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 155 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 156 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 157 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 158 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 159 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 160 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 161 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 162 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 163 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 164 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 165 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 166 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 167 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 168 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 169 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%add47_2_4203_loc_load = load i64 %add47_2_4203_loc"   --->   Operation 170 'load' 'add47_2_4203_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%add47_2_3202_loc_load = load i64 %add47_2_3202_loc"   --->   Operation 171 'load' 'add47_2_3202_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%add47_2_2201_loc_load = load i64 %add47_2_2201_loc"   --->   Operation 172 'load' 'add47_2_2201_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%add47_2_1200_loc_load = load i64 %add47_2_1200_loc"   --->   Operation 173 'load' 'add47_2_1200_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%add47_2199_loc_load = load i64 %add47_2199_loc"   --->   Operation 174 'load' 'add47_2199_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%add47_1_4198_loc_load = load i64 %add47_1_4198_loc"   --->   Operation 175 'load' 'add47_1_4198_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%add47_1_3197_loc_load = load i64 %add47_1_3197_loc"   --->   Operation 176 'load' 'add47_1_3197_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%add47_1_1195_loc_load = load i64 %add47_1_1195_loc"   --->   Operation 177 'load' 'add47_1_1195_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%add47_1194_loc_load = load i64 %add47_1194_loc"   --->   Operation 178 'load' 'add47_1194_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%add47_4193_loc_load = load i64 %add47_4193_loc"   --->   Operation 179 'load' 'add47_4193_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%add47_3192_loc_load = load i64 %add47_3192_loc"   --->   Operation 180 'load' 'add47_3192_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%add47_2131191_loc_load = load i64 %add47_2131191_loc"   --->   Operation 181 'load' 'add47_2131191_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%add47_196190_loc_load = load i64 %add47_196190_loc"   --->   Operation 182 'load' 'add47_196190_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%add47189_loc_load = load i64 %add47189_loc"   --->   Operation 183 'load' 'add47189_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_62_5, i64 %add47_2_4203_loc_load, i64 %add47_2_3202_loc_load, i64 %add47_2_2201_loc_load, i64 %add47_2_1200_loc_load, i64 %add47_2199_loc_load, i64 %add47_1_4198_loc_load, i64 %add47_1_3197_loc_load, i64 %add47_1_1195_loc_load, i64 %add47_1194_loc_load, i64 %add47_4193_loc_load, i64 %add47_3192_loc_load, i64 %add47_2131191_loc_load, i64 %add47_196190_loc_load, i64 %add47189_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_15_loc_load, i64 %add138205_loc, i64 %p_loc, i64 %p_loc11, i64 %p_loc12, i64 %p_loc13, i64 %p_loc14, i64 %p_loc15, i64 %p_loc16, i64 %p_loc17, i64 %add169_1_1188_loc, i64 %add169_1187_loc, i64 %add169_4186_loc, i64 %add169_3185_loc, i64 %add169_2184_loc, i64 %add169_142183_loc, i64 %add169182_loc"   --->   Operation 184 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_62_5, i64 %add47_2_4203_loc_load, i64 %add47_2_3202_loc_load, i64 %add47_2_2201_loc_load, i64 %add47_2_1200_loc_load, i64 %add47_2199_loc_load, i64 %add47_1_4198_loc_load, i64 %add47_1_3197_loc_load, i64 %add47_1_1195_loc_load, i64 %add47_1194_loc_load, i64 %add47_4193_loc_load, i64 %add47_3192_loc_load, i64 %add47_2131191_loc_load, i64 %add47_196190_loc_load, i64 %add47189_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_15_loc_load, i64 %add138205_loc, i64 %p_loc, i64 %p_loc11, i64 %p_loc12, i64 %p_loc13, i64 %p_loc14, i64 %p_loc15, i64 %p_loc16, i64 %p_loc17, i64 %add169_1_1188_loc, i64 %add169_1187_loc, i64 %add169_4186_loc, i64 %add169_3185_loc, i64 %add169_2184_loc, i64 %add169_142183_loc, i64 %add169182_loc"   --->   Operation 185 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.42>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%add169_1_1188_loc_load = load i64 %add169_1_1188_loc"   --->   Operation 186 'load' 'add169_1_1188_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%add169_1187_loc_load = load i64 %add169_1187_loc"   --->   Operation 187 'load' 'add169_1187_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%add169_4186_loc_load = load i64 %add169_4186_loc"   --->   Operation 188 'load' 'add169_4186_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%add169_3185_loc_load = load i64 %add169_3185_loc"   --->   Operation 189 'load' 'add169_3185_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%add169_2184_loc_load = load i64 %add169_2184_loc"   --->   Operation 190 'load' 'add169_2184_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%add169_142183_loc_load = load i64 %add169_142183_loc"   --->   Operation 191 'load' 'add169_142183_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%add169182_loc_load = load i64 %add169182_loc"   --->   Operation 192 'load' 'add169182_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 193 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_88_9, i64 %add169_1_1188_loc_load, i64 %add169_1187_loc_load, i64 %add169_4186_loc_load, i64 %add169_3185_loc_load, i64 %add169_2184_loc_load, i64 %add169_142183_loc_load, i64 %add169182_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_10_loc_load, i64 %add280_14181_loc, i64 %add256_5176_loc, i64 %add256_4173_loc, i64 %add256_3170_loc, i64 %add256_2167_loc, i64 %add256_1164_loc, i64 %add256161_loc"   --->   Operation 193 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 5.59>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 194 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 195 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_88_9, i64 %add169_1_1188_loc_load, i64 %add169_1187_loc_load, i64 %add169_4186_loc_load, i64 %add169_3185_loc_load, i64 %add169_2184_loc_load, i64 %add169_142183_loc_load, i64 %add169182_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_10_loc_load, i64 %add280_14181_loc, i64 %add256_5176_loc, i64 %add256_4173_loc, i64 %add256_3170_loc, i64 %add256_2167_loc, i64 %add256_1164_loc, i64 %add256161_loc"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i32 %arg1_r_8_loc_load" [d1.cpp:114]   --->   Operation 197 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i32 %arg1_r_7_loc_load" [d1.cpp:114]   --->   Operation 198 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i32 %arg1_r_6_loc_load" [d1.cpp:114]   --->   Operation 199 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i32 %arg1_r_5_loc_load" [d1.cpp:114]   --->   Operation 200 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i32 %arg1_r_4_loc_load" [d1.cpp:114]   --->   Operation 201 'zext' 'zext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i32 %arg1_r_3_loc_load" [d1.cpp:114]   --->   Operation 202 'zext' 'zext_ln114_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln114_6 = zext i32 %arg1_r_2_loc_load" [d1.cpp:114]   --->   Operation 203 'zext' 'zext_ln114_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln114_7 = zext i32 %arg1_r_1_loc_load" [d1.cpp:114]   --->   Operation 204 'zext' 'zext_ln114_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln114_8 = zext i32 %arg1_r_loc_load" [d1.cpp:114]   --->   Operation 205 'zext' 'zext_ln114_8' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 206 '%mul_ln120 = mul i64 %conv36, i64 %zext_ln114_8'
ST_27 : Operation 206 [1/1] (2.10ns)   --->   "%mul_ln120 = mul i64 %conv36, i64 %zext_ln114_8" [d1.cpp:120]   --->   Operation 206 'mul' 'mul_ln120' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln114_9 = zext i32 %arg2_r_6_loc_load" [d1.cpp:114]   --->   Operation 207 'zext' 'zext_ln114_9' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 208 '%mul_ln121 = mul i64 %zext_ln114_9, i64 %zext_ln114_7'
ST_27 : Operation 208 [1/1] (2.10ns)   --->   "%mul_ln121 = mul i64 %zext_ln114_9, i64 %zext_ln114_7" [d1.cpp:121]   --->   Operation 208 'mul' 'mul_ln121' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln114_10 = zext i32 %arg2_r_7_loc_load" [d1.cpp:114]   --->   Operation 209 'zext' 'zext_ln114_10' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 210 '%mul_ln121_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_8'
ST_27 : Operation 210 [1/1] (2.10ns)   --->   "%mul_ln121_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_8" [d1.cpp:121]   --->   Operation 210 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln114_11 = zext i32 %arg2_r_8_loc_load" [d1.cpp:114]   --->   Operation 211 'zext' 'zext_ln114_11' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 212 '%mul_ln120_1 = mul i64 %zext_ln114_11, i64 %zext_ln114_1'
ST_27 : Operation 212 [1/1] (2.10ns)   --->   "%mul_ln120_1 = mul i64 %zext_ln114_11, i64 %zext_ln114_1" [d1.cpp:120]   --->   Operation 212 'mul' 'mul_ln120_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln114_12 = zext i32 %arg2_r_9_loc_load" [d1.cpp:114]   --->   Operation 213 'zext' 'zext_ln114_12' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 214 '%mul_ln120_2 = mul i64 %zext_ln114_12, i64 %zext_ln114_2'
ST_27 : Operation 214 [1/1] (2.10ns)   --->   "%mul_ln120_2 = mul i64 %zext_ln114_12, i64 %zext_ln114_2" [d1.cpp:120]   --->   Operation 214 'mul' 'mul_ln120_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln114_13 = zext i32 %arg2_r_10_loc_load" [d1.cpp:114]   --->   Operation 215 'zext' 'zext_ln114_13' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 216 '%mul_ln120_3 = mul i64 %zext_ln114_13, i64 %zext_ln114_3'
ST_27 : Operation 216 [1/1] (2.10ns)   --->   "%mul_ln120_3 = mul i64 %zext_ln114_13, i64 %zext_ln114_3" [d1.cpp:120]   --->   Operation 216 'mul' 'mul_ln120_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln114_14 = zext i32 %arg2_r_11_loc_load" [d1.cpp:114]   --->   Operation 217 'zext' 'zext_ln114_14' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 218 '%mul_ln120_4 = mul i64 %zext_ln114_14, i64 %zext_ln114_4'
ST_27 : Operation 218 [1/1] (2.10ns)   --->   "%mul_ln120_4 = mul i64 %zext_ln114_14, i64 %zext_ln114_4" [d1.cpp:120]   --->   Operation 218 'mul' 'mul_ln120_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln114_15 = zext i32 %arg2_r_12_loc_load" [d1.cpp:114]   --->   Operation 219 'zext' 'zext_ln114_15' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln120_5 = mul i64 %zext_ln114_15, i64 %zext_ln114_5'
ST_27 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln120_5 = mul i64 %zext_ln114_15, i64 %zext_ln114_5" [d1.cpp:120]   --->   Operation 220 'mul' 'mul_ln120_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln114_16 = zext i32 %arg2_r_13_loc_load" [d1.cpp:114]   --->   Operation 221 'zext' 'zext_ln114_16' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 222 '%mul_ln120_6 = mul i64 %zext_ln114_16, i64 %zext_ln114_6'
ST_27 : Operation 222 [1/1] (2.10ns)   --->   "%mul_ln120_6 = mul i64 %zext_ln114_16, i64 %zext_ln114_6" [d1.cpp:120]   --->   Operation 222 'mul' 'mul_ln120_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln114_17 = zext i32 %arg2_r_14_loc_load" [d1.cpp:114]   --->   Operation 223 'zext' 'zext_ln114_17' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 224 '%mul_ln120_7 = mul i64 %zext_ln114_17, i64 %zext_ln114_7'
ST_27 : Operation 224 [1/1] (2.10ns)   --->   "%mul_ln120_7 = mul i64 %zext_ln114_17, i64 %zext_ln114_7" [d1.cpp:120]   --->   Operation 224 'mul' 'mul_ln120_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 225 [1/1] (1.08ns)   --->   "%add_ln120 = add i64 %mul_ln120_6, i64 %mul_ln120_7" [d1.cpp:120]   --->   Operation 225 'add' 'add_ln120' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 226 [1/1] (1.08ns)   --->   "%add_ln120_1 = add i64 %mul_ln120_5, i64 %mul_ln120_4" [d1.cpp:120]   --->   Operation 226 'add' 'add_ln120_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i64 %add_ln120" [d1.cpp:120]   --->   Operation 227 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = trunc i64 %add_ln120_1" [d1.cpp:120]   --->   Operation 228 'trunc' 'trunc_ln120_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (1.08ns)   --->   "%add_ln120_2 = add i64 %add_ln120_1, i64 %add_ln120" [d1.cpp:120]   --->   Operation 229 'add' 'add_ln120_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (1.08ns)   --->   "%add_ln120_3 = add i64 %mul_ln120_2, i64 %mul_ln120_3" [d1.cpp:120]   --->   Operation 230 'add' 'add_ln120_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [1/1] (1.08ns)   --->   "%add_ln120_4 = add i64 %mul_ln120_1, i64 %mul_ln120" [d1.cpp:120]   --->   Operation 231 'add' 'add_ln120_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln120_2 = trunc i64 %add_ln120_3" [d1.cpp:120]   --->   Operation 232 'trunc' 'trunc_ln120_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln120_3 = trunc i64 %add_ln120_4" [d1.cpp:120]   --->   Operation 233 'trunc' 'trunc_ln120_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (1.08ns)   --->   "%add_ln120_5 = add i64 %add_ln120_4, i64 %add_ln120_3" [d1.cpp:120]   --->   Operation 234 'add' 'add_ln120_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 235 [1/1] (0.97ns)   --->   "%add_ln120_7 = add i28 %trunc_ln120_1, i28 %trunc_ln120" [d1.cpp:120]   --->   Operation 235 'add' 'add_ln120_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 236 [1/1] (0.97ns)   --->   "%add_ln120_8 = add i28 %trunc_ln120_3, i28 %trunc_ln120_2" [d1.cpp:120]   --->   Operation 236 'add' 'add_ln120_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i32 %arg2_r_5_loc_load" [d1.cpp:115]   --->   Operation 237 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 238 '%mul_ln121_2 = mul i64 %zext_ln115, i64 %zext_ln114_6'
ST_27 : Operation 238 [1/1] (2.10ns)   --->   "%mul_ln121_2 = mul i64 %zext_ln115, i64 %zext_ln114_6" [d1.cpp:121]   --->   Operation 238 'mul' 'mul_ln121_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %arg2_r_4_loc_load" [d1.cpp:116]   --->   Operation 239 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 240 '%mul_ln121_3 = mul i64 %zext_ln116, i64 %zext_ln114_5'
ST_27 : Operation 240 [1/1] (2.10ns)   --->   "%mul_ln121_3 = mul i64 %zext_ln116, i64 %zext_ln114_5" [d1.cpp:121]   --->   Operation 240 'mul' 'mul_ln121_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i32 %arg2_r_3_loc_load" [d1.cpp:117]   --->   Operation 241 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 242 '%mul_ln121_4 = mul i64 %zext_ln117, i64 %zext_ln114_4'
ST_27 : Operation 242 [1/1] (2.10ns)   --->   "%mul_ln121_4 = mul i64 %zext_ln117, i64 %zext_ln114_4" [d1.cpp:121]   --->   Operation 242 'mul' 'mul_ln121_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i32 %arg2_r_2_loc_load" [d1.cpp:118]   --->   Operation 243 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 244 '%mul_ln119 = mul i64 %zext_ln118, i64 %zext_ln114_1'
ST_27 : Operation 244 [1/1] (2.10ns)   --->   "%mul_ln119 = mul i64 %zext_ln118, i64 %zext_ln114_1" [d1.cpp:119]   --->   Operation 244 'mul' 'mul_ln119' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 245 '%mul_ln121_5 = mul i64 %zext_ln118, i64 %zext_ln114_3'
ST_27 : Operation 245 [1/1] (2.10ns)   --->   "%mul_ln121_5 = mul i64 %zext_ln118, i64 %zext_ln114_3" [d1.cpp:121]   --->   Operation 245 'mul' 'mul_ln121_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i32 %arg2_r_1_loc_load" [d1.cpp:119]   --->   Operation 246 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 247 '%mul_ln119_1 = mul i64 %zext_ln119, i64 %zext_ln114'
ST_27 : Operation 247 [1/1] (2.10ns)   --->   "%mul_ln119_1 = mul i64 %zext_ln119, i64 %zext_ln114" [d1.cpp:119]   --->   Operation 247 'mul' 'mul_ln119_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 248 [1/1] (1.08ns)   --->   "%add_ln119 = add i64 %mul_ln119, i64 %mul_ln119_1" [d1.cpp:119]   --->   Operation 248 'add' 'add_ln119' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i64 %add_ln119" [d1.cpp:119]   --->   Operation 249 'trunc' 'trunc_ln119_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i32 %arg2_r_loc_load" [d1.cpp:121]   --->   Operation 250 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 251 '%mul_ln121_6 = mul i64 %zext_ln121, i64 %zext_ln114_1'
ST_27 : Operation 251 [1/1] (2.10ns)   --->   "%mul_ln121_6 = mul i64 %zext_ln121, i64 %zext_ln114_1" [d1.cpp:121]   --->   Operation 251 'mul' 'mul_ln121_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 252 '%mul_ln121_7 = mul i64 %zext_ln119, i64 %zext_ln114_2'
ST_27 : Operation 252 [1/1] (2.10ns)   --->   "%mul_ln121_7 = mul i64 %zext_ln119, i64 %zext_ln114_2" [d1.cpp:121]   --->   Operation 252 'mul' 'mul_ln121_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 253 [1/1] (1.08ns)   --->   "%add_ln121 = add i64 %mul_ln121_2, i64 %mul_ln121" [d1.cpp:121]   --->   Operation 253 'add' 'add_ln121' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 254 [1/1] (1.08ns)   --->   "%add_ln121_1 = add i64 %mul_ln121_3, i64 %mul_ln121_4" [d1.cpp:121]   --->   Operation 254 'add' 'add_ln121_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i64 %add_ln121" [d1.cpp:121]   --->   Operation 255 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i64 %add_ln121_1" [d1.cpp:121]   --->   Operation 256 'trunc' 'trunc_ln121_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 257 [1/1] (1.08ns)   --->   "%add_ln121_2 = add i64 %add_ln121_1, i64 %add_ln121" [d1.cpp:121]   --->   Operation 257 'add' 'add_ln121_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 258 [1/1] (1.08ns)   --->   "%add_ln121_3 = add i64 %mul_ln121_7, i64 %mul_ln121_5" [d1.cpp:121]   --->   Operation 258 'add' 'add_ln121_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 259 [1/1] (1.08ns)   --->   "%add_ln121_4 = add i64 %mul_ln121_6, i64 %mul_ln121_1" [d1.cpp:121]   --->   Operation 259 'add' 'add_ln121_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln121_2 = trunc i64 %add_ln121_3" [d1.cpp:121]   --->   Operation 260 'trunc' 'trunc_ln121_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln121_3 = trunc i64 %add_ln121_4" [d1.cpp:121]   --->   Operation 261 'trunc' 'trunc_ln121_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln121_5 = add i64 %add_ln121_4, i64 %add_ln121_3" [d1.cpp:121]   --->   Operation 262 'add' 'add_ln121_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 263 [1/1] (0.97ns)   --->   "%add_ln121_7 = add i28 %trunc_ln121_1, i28 %trunc_ln121" [d1.cpp:121]   --->   Operation 263 'add' 'add_ln121_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 264 [1/1] (0.97ns)   --->   "%add_ln121_8 = add i28 %trunc_ln121_3, i28 %trunc_ln121_2" [d1.cpp:121]   --->   Operation 264 'add' 'add_ln121_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 265 '%mul_ln126 = mul i64 %zext_ln118, i64 %zext_ln114_8'
ST_27 : Operation 265 [1/1] (2.10ns)   --->   "%mul_ln126 = mul i64 %zext_ln118, i64 %zext_ln114_8" [d1.cpp:126]   --->   Operation 265 'mul' 'mul_ln126' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 266 '%mul_ln126_1 = mul i64 %zext_ln119, i64 %zext_ln114_7'
ST_27 : Operation 266 [1/1] (2.10ns)   --->   "%mul_ln126_1 = mul i64 %zext_ln119, i64 %zext_ln114_7" [d1.cpp:126]   --->   Operation 266 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 267 '%mul_ln126_2 = mul i64 %zext_ln121, i64 %zext_ln114_6'
ST_27 : Operation 267 [1/1] (2.10ns)   --->   "%mul_ln126_2 = mul i64 %zext_ln121, i64 %zext_ln114_6" [d1.cpp:126]   --->   Operation 267 'mul' 'mul_ln126_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 268 '%mul_ln127 = mul i64 %zext_ln121, i64 %zext_ln114_7'
ST_27 : Operation 268 [1/1] (2.10ns)   --->   "%mul_ln127 = mul i64 %zext_ln121, i64 %zext_ln114_7" [d1.cpp:127]   --->   Operation 268 'mul' 'mul_ln127' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 269 '%mul_ln127_1 = mul i64 %zext_ln119, i64 %zext_ln114_8'
ST_27 : Operation 269 [1/1] (2.10ns)   --->   "%mul_ln127_1 = mul i64 %zext_ln119, i64 %zext_ln114_8" [d1.cpp:127]   --->   Operation 269 'mul' 'mul_ln127_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 270 '%mul_ln128 = mul i64 %zext_ln121, i64 %zext_ln114_8'
ST_27 : Operation 270 [1/1] (2.10ns)   --->   "%mul_ln128 = mul i64 %zext_ln121, i64 %zext_ln114_8" [d1.cpp:128]   --->   Operation 270 'mul' 'mul_ln128' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 271 '%mul_ln130 = mul i64 %zext_ln114_11, i64 %zext_ln114_8'
ST_27 : Operation 271 [1/1] (2.10ns)   --->   "%mul_ln130 = mul i64 %zext_ln114_11, i64 %zext_ln114_8" [d1.cpp:130]   --->   Operation 271 'mul' 'mul_ln130' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i64 %mul_ln130" [d1.cpp:130]   --->   Operation 272 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 273 '%mul_ln130_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_7'
ST_27 : Operation 273 [1/1] (2.10ns)   --->   "%mul_ln130_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_7" [d1.cpp:130]   --->   Operation 273 'mul' 'mul_ln130_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i64 %mul_ln130_1" [d1.cpp:130]   --->   Operation 274 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 275 '%mul_ln130_2 = mul i64 %zext_ln114_9, i64 %zext_ln114_6'
ST_27 : Operation 275 [1/1] (2.10ns)   --->   "%mul_ln130_2 = mul i64 %zext_ln114_9, i64 %zext_ln114_6" [d1.cpp:130]   --->   Operation 275 'mul' 'mul_ln130_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i64 %mul_ln130_2" [d1.cpp:130]   --->   Operation 276 'zext' 'zext_ln130_3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 277 '%mul_ln130_3 = mul i64 %zext_ln115, i64 %zext_ln114_5'
ST_27 : Operation 277 [1/1] (2.10ns)   --->   "%mul_ln130_3 = mul i64 %zext_ln115, i64 %zext_ln114_5" [d1.cpp:130]   --->   Operation 277 'mul' 'mul_ln130_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln130_4 = zext i64 %mul_ln130_3" [d1.cpp:130]   --->   Operation 278 'zext' 'zext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 279 '%mul_ln130_4 = mul i64 %zext_ln116, i64 %zext_ln114_4'
ST_27 : Operation 279 [1/1] (2.10ns)   --->   "%mul_ln130_4 = mul i64 %zext_ln116, i64 %zext_ln114_4" [d1.cpp:130]   --->   Operation 279 'mul' 'mul_ln130_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln130_5 = zext i64 %mul_ln130_4" [d1.cpp:130]   --->   Operation 280 'zext' 'zext_ln130_5' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 281 '%mul_ln130_5 = mul i64 %zext_ln117, i64 %zext_ln114_3'
ST_27 : Operation 281 [1/1] (2.10ns)   --->   "%mul_ln130_5 = mul i64 %zext_ln117, i64 %zext_ln114_3" [d1.cpp:130]   --->   Operation 281 'mul' 'mul_ln130_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln130_6 = zext i64 %mul_ln130_5" [d1.cpp:130]   --->   Operation 282 'zext' 'zext_ln130_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 283 '%mul_ln130_6 = mul i64 %zext_ln118, i64 %zext_ln114_2'
ST_27 : Operation 283 [1/1] (2.10ns)   --->   "%mul_ln130_6 = mul i64 %zext_ln118, i64 %zext_ln114_2" [d1.cpp:130]   --->   Operation 283 'mul' 'mul_ln130_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln130_7 = zext i64 %mul_ln130_6" [d1.cpp:130]   --->   Operation 284 'zext' 'zext_ln130_7' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 285 '%mul_ln130_7 = mul i64 %zext_ln119, i64 %zext_ln114_1'
ST_27 : Operation 285 [1/1] (2.10ns)   --->   "%mul_ln130_7 = mul i64 %zext_ln119, i64 %zext_ln114_1" [d1.cpp:130]   --->   Operation 285 'mul' 'mul_ln130_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln130_8 = zext i64 %mul_ln130_7" [d1.cpp:130]   --->   Operation 286 'zext' 'zext_ln130_8' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 287 '%mul_ln130_8 = mul i64 %zext_ln121, i64 %zext_ln114'
ST_27 : Operation 287 [1/1] (2.10ns)   --->   "%mul_ln130_8 = mul i64 %zext_ln121, i64 %zext_ln114" [d1.cpp:130]   --->   Operation 287 'mul' 'mul_ln130_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln130_9 = zext i64 %mul_ln130_8" [d1.cpp:130]   --->   Operation 288 'zext' 'zext_ln130_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = trunc i64 %mul_ln130_8" [d1.cpp:130]   --->   Operation 289 'trunc' 'trunc_ln130_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln130_3 = trunc i64 %mul_ln130_7" [d1.cpp:130]   --->   Operation 290 'trunc' 'trunc_ln130_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln130_4 = trunc i64 %mul_ln130_6" [d1.cpp:130]   --->   Operation 291 'trunc' 'trunc_ln130_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln130_5 = trunc i64 %mul_ln130_5" [d1.cpp:130]   --->   Operation 292 'trunc' 'trunc_ln130_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln130_6 = trunc i64 %mul_ln130_4" [d1.cpp:130]   --->   Operation 293 'trunc' 'trunc_ln130_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln130_7 = trunc i64 %mul_ln130_3" [d1.cpp:130]   --->   Operation 294 'trunc' 'trunc_ln130_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln130_8 = trunc i64 %mul_ln130_2" [d1.cpp:130]   --->   Operation 295 'trunc' 'trunc_ln130_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln130_9 = trunc i64 %mul_ln130_1" [d1.cpp:130]   --->   Operation 296 'trunc' 'trunc_ln130_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln130_11 = trunc i64 %mul_ln130" [d1.cpp:130]   --->   Operation 297 'trunc' 'trunc_ln130_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (1.08ns)   --->   "%add_ln130_2 = add i65 %zext_ln130_9, i65 %zext_ln130_7" [d1.cpp:130]   --->   Operation 298 'add' 'add_ln130_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln130_12 = zext i65 %add_ln130_2" [d1.cpp:130]   --->   Operation 299 'zext' 'zext_ln130_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (1.09ns)   --->   "%add_ln130_3 = add i66 %zext_ln130_12, i66 %zext_ln130_8" [d1.cpp:130]   --->   Operation 300 'add' 'add_ln130_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 301 [1/1] (1.08ns)   --->   "%add_ln130_4 = add i65 %zext_ln130_5, i65 %zext_ln130_4" [d1.cpp:130]   --->   Operation 301 'add' 'add_ln130_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln130_14 = zext i65 %add_ln130_4" [d1.cpp:130]   --->   Operation 302 'zext' 'zext_ln130_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (1.09ns)   --->   "%add_ln130_5 = add i66 %zext_ln130_14, i66 %zext_ln130_6" [d1.cpp:130]   --->   Operation 303 'add' 'add_ln130_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 304 [1/1] (1.08ns)   --->   "%add_ln130_7 = add i65 %zext_ln130_2, i65 %zext_ln130_1" [d1.cpp:130]   --->   Operation 304 'add' 'add_ln130_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln130_17 = zext i65 %add_ln130_7" [d1.cpp:130]   --->   Operation 305 'zext' 'zext_ln130_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (1.09ns)   --->   "%add_ln130_8 = add i66 %zext_ln130_17, i66 %zext_ln130_3" [d1.cpp:130]   --->   Operation 306 'add' 'add_ln130_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 307 [1/1] (1.08ns)   --->   "%add_ln127 = add i64 %mul_ln127_1, i64 %mul_ln127" [d1.cpp:127]   --->   Operation 307 'add' 'add_ln127' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i64 %add_ln127" [d1.cpp:127]   --->   Operation 308 'trunc' 'trunc_ln127_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126 = add i64 %mul_ln126_2, i64 %mul_ln126" [d1.cpp:126]   --->   Operation 309 'add' 'add_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 310 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln126_1 = add i64 %add_ln126, i64 %mul_ln126_1" [d1.cpp:126]   --->   Operation 310 'add' 'add_ln126_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = trunc i64 %add_ln126_1" [d1.cpp:126]   --->   Operation 311 'trunc' 'trunc_ln126_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_4 = add i28 %trunc_ln130_9, i28 %trunc_ln130_8" [d1.cpp:138]   --->   Operation 312 'add' 'add_ln138_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 313 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_5 = add i28 %add_ln138_4, i28 %trunc_ln130_7" [d1.cpp:138]   --->   Operation 313 'add' 'add_ln138_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 314 [1/1] (0.97ns)   --->   "%add_ln138_7 = add i28 %trunc_ln130_3, i28 %trunc_ln130_4" [d1.cpp:138]   --->   Operation 314 'add' 'add_ln138_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.12>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%add138205_loc_load = load i64 %add138205_loc"   --->   Operation 315 'load' 'add138205_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 316 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.00ns)   --->   "%p_loc11_load = load i64 %p_loc11"   --->   Operation 317 'load' 'p_loc11_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 318 [1/1] (0.00ns)   --->   "%p_loc12_load = load i64 %p_loc12"   --->   Operation 318 'load' 'p_loc12_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 319 [1/1] (0.00ns)   --->   "%p_loc13_load = load i64 %p_loc13"   --->   Operation 319 'load' 'p_loc13_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%p_loc17_load = load i64 %p_loc17"   --->   Operation 320 'load' 'p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%add280_14181_loc_load = load i64 %add280_14181_loc"   --->   Operation 321 'load' 'add280_14181_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "%add256_5176_loc_load = load i64 %add256_5176_loc"   --->   Operation 322 'load' 'add256_5176_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 323 [1/1] (0.00ns)   --->   "%add256_4173_loc_load = load i64 %add256_4173_loc"   --->   Operation 323 'load' 'add256_4173_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%add256_3170_loc_load = load i64 %add256_3170_loc"   --->   Operation 324 'load' 'add256_3170_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 325 '%mul_ln114 = mul i64 %zext_ln114_9, i64 %zext_ln114'
ST_28 : Operation 325 [1/1] (2.10ns)   --->   "%mul_ln114 = mul i64 %zext_ln114_9, i64 %zext_ln114" [d1.cpp:114]   --->   Operation 325 'mul' 'mul_ln114' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 326 '%mul_ln115 = mul i64 %zext_ln114_9, i64 %zext_ln114_1'
ST_28 : Operation 326 [1/1] (2.10ns)   --->   "%mul_ln115 = mul i64 %zext_ln114_9, i64 %zext_ln114_1" [d1.cpp:115]   --->   Operation 326 'mul' 'mul_ln115' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 327 '%mul_ln116 = mul i64 %zext_ln114_9, i64 %zext_ln114_2'
ST_28 : Operation 327 [1/1] (2.10ns)   --->   "%mul_ln116 = mul i64 %zext_ln114_9, i64 %zext_ln114_2" [d1.cpp:116]   --->   Operation 327 'mul' 'mul_ln116' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 328 '%mul_ln117 = mul i64 %zext_ln114_9, i64 %zext_ln114_3'
ST_28 : Operation 328 [1/1] (2.10ns)   --->   "%mul_ln117 = mul i64 %zext_ln114_9, i64 %zext_ln114_3" [d1.cpp:117]   --->   Operation 328 'mul' 'mul_ln117' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 329 '%mul_ln114_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_1'
ST_28 : Operation 329 [1/1] (2.10ns)   --->   "%mul_ln114_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_1" [d1.cpp:114]   --->   Operation 329 'mul' 'mul_ln114_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 330 '%mul_ln115_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_2'
ST_28 : Operation 330 [1/1] (2.10ns)   --->   "%mul_ln115_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_2" [d1.cpp:115]   --->   Operation 330 'mul' 'mul_ln115_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 331 '%mul_ln116_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_3'
ST_28 : Operation 331 [1/1] (2.10ns)   --->   "%mul_ln116_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_3" [d1.cpp:116]   --->   Operation 331 'mul' 'mul_ln116_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 332 '%mul_ln117_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_4'
ST_28 : Operation 332 [1/1] (2.10ns)   --->   "%mul_ln117_1 = mul i64 %zext_ln114_10, i64 %zext_ln114_4" [d1.cpp:117]   --->   Operation 332 'mul' 'mul_ln117_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 333 '%mul_ln114_2 = mul i64 %zext_ln114_11, i64 %zext_ln114_2'
ST_28 : Operation 333 [1/1] (2.10ns)   --->   "%mul_ln114_2 = mul i64 %zext_ln114_11, i64 %zext_ln114_2" [d1.cpp:114]   --->   Operation 333 'mul' 'mul_ln114_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 334 '%mul_ln115_2 = mul i64 %zext_ln114_11, i64 %zext_ln114_3'
ST_28 : Operation 334 [1/1] (2.10ns)   --->   "%mul_ln115_2 = mul i64 %zext_ln114_11, i64 %zext_ln114_3" [d1.cpp:115]   --->   Operation 334 'mul' 'mul_ln115_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 335 '%mul_ln116_2 = mul i64 %zext_ln114_11, i64 %zext_ln114_4'
ST_28 : Operation 335 [1/1] (2.10ns)   --->   "%mul_ln116_2 = mul i64 %zext_ln114_11, i64 %zext_ln114_4" [d1.cpp:116]   --->   Operation 335 'mul' 'mul_ln116_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 336 '%mul_ln117_2 = mul i64 %zext_ln114_11, i64 %zext_ln114_5'
ST_28 : Operation 336 [1/1] (2.10ns)   --->   "%mul_ln117_2 = mul i64 %zext_ln114_11, i64 %zext_ln114_5" [d1.cpp:117]   --->   Operation 336 'mul' 'mul_ln117_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 337 '%mul_ln114_3 = mul i64 %zext_ln114_12, i64 %zext_ln114_3'
ST_28 : Operation 337 [1/1] (2.10ns)   --->   "%mul_ln114_3 = mul i64 %zext_ln114_12, i64 %zext_ln114_3" [d1.cpp:114]   --->   Operation 337 'mul' 'mul_ln114_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 338 '%mul_ln115_3 = mul i64 %zext_ln114_12, i64 %zext_ln114_4'
ST_28 : Operation 338 [1/1] (2.10ns)   --->   "%mul_ln115_3 = mul i64 %zext_ln114_12, i64 %zext_ln114_4" [d1.cpp:115]   --->   Operation 338 'mul' 'mul_ln115_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 339 '%mul_ln116_3 = mul i64 %zext_ln114_12, i64 %zext_ln114_5'
ST_28 : Operation 339 [1/1] (2.10ns)   --->   "%mul_ln116_3 = mul i64 %zext_ln114_12, i64 %zext_ln114_5" [d1.cpp:116]   --->   Operation 339 'mul' 'mul_ln116_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 340 '%mul_ln114_4 = mul i64 %zext_ln114_13, i64 %zext_ln114_4'
ST_28 : Operation 340 [1/1] (2.10ns)   --->   "%mul_ln114_4 = mul i64 %zext_ln114_13, i64 %zext_ln114_4" [d1.cpp:114]   --->   Operation 340 'mul' 'mul_ln114_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 341 '%mul_ln115_4 = mul i64 %zext_ln114_13, i64 %zext_ln114_5'
ST_28 : Operation 341 [1/1] (2.10ns)   --->   "%mul_ln115_4 = mul i64 %zext_ln114_13, i64 %zext_ln114_5" [d1.cpp:115]   --->   Operation 341 'mul' 'mul_ln115_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 342 '%mul_ln116_4 = mul i64 %zext_ln114_13, i64 %zext_ln114_6'
ST_28 : Operation 342 [1/1] (2.10ns)   --->   "%mul_ln116_4 = mul i64 %zext_ln114_13, i64 %zext_ln114_6" [d1.cpp:116]   --->   Operation 342 'mul' 'mul_ln116_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 343 '%mul_ln114_5 = mul i64 %zext_ln114_14, i64 %zext_ln114_5'
ST_28 : Operation 343 [1/1] (2.10ns)   --->   "%mul_ln114_5 = mul i64 %zext_ln114_14, i64 %zext_ln114_5" [d1.cpp:114]   --->   Operation 343 'mul' 'mul_ln114_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 344 '%mul_ln115_5 = mul i64 %zext_ln114_14, i64 %zext_ln114_6'
ST_28 : Operation 344 [1/1] (2.10ns)   --->   "%mul_ln115_5 = mul i64 %zext_ln114_14, i64 %zext_ln114_6" [d1.cpp:115]   --->   Operation 344 'mul' 'mul_ln115_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 345 '%mul_ln116_5 = mul i64 %zext_ln114_14, i64 %zext_ln114_7'
ST_28 : Operation 345 [1/1] (2.10ns)   --->   "%mul_ln116_5 = mul i64 %zext_ln114_14, i64 %zext_ln114_7" [d1.cpp:116]   --->   Operation 345 'mul' 'mul_ln116_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 346 '%mul_ln114_6 = mul i64 %zext_ln114_15, i64 %zext_ln114_6'
ST_28 : Operation 346 [1/1] (2.10ns)   --->   "%mul_ln114_6 = mul i64 %zext_ln114_15, i64 %zext_ln114_6" [d1.cpp:114]   --->   Operation 346 'mul' 'mul_ln114_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 347 '%mul_ln115_6 = mul i64 %zext_ln114_15, i64 %zext_ln114_7'
ST_28 : Operation 347 [1/1] (2.10ns)   --->   "%mul_ln115_6 = mul i64 %zext_ln114_15, i64 %zext_ln114_7" [d1.cpp:115]   --->   Operation 347 'mul' 'mul_ln115_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 348 '%mul_ln114_7 = mul i64 %zext_ln114_16, i64 %zext_ln114_7'
ST_28 : Operation 348 [1/1] (2.10ns)   --->   "%mul_ln114_7 = mul i64 %zext_ln114_16, i64 %zext_ln114_7" [d1.cpp:114]   --->   Operation 348 'mul' 'mul_ln114_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 349 '%mul_ln115_7 = mul i64 %zext_ln114_16, i64 %zext_ln114_8'
ST_28 : Operation 349 [1/1] (2.10ns)   --->   "%mul_ln115_7 = mul i64 %zext_ln114_16, i64 %zext_ln114_8" [d1.cpp:115]   --->   Operation 349 'mul' 'mul_ln115_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 350 '%mul_ln114_8 = mul i64 %zext_ln114_17, i64 %zext_ln114_8'
ST_28 : Operation 350 [1/1] (2.10ns)   --->   "%mul_ln114_8 = mul i64 %zext_ln114_17, i64 %zext_ln114_8" [d1.cpp:114]   --->   Operation 350 'mul' 'mul_ln114_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_6 = add i64 %add_ln120_5, i64 %add_ln120_2" [d1.cpp:120]   --->   Operation 351 'add' 'add_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln120_4 = trunc i64 %add138205_loc_load" [d1.cpp:120]   --->   Operation 352 'trunc' 'trunc_ln120_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_9 = add i28 %add_ln120_8, i28 %add_ln120_7" [d1.cpp:120]   --->   Operation 353 'add' 'add_ln120_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 354 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_78 = add i64 %add_ln120_6, i64 %add138205_loc_load" [d1.cpp:120]   --->   Operation 354 'add' 'arr_78' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 355 '%mul_ln115_8 = mul i64 %zext_ln115, i64 %zext_ln114'
ST_28 : Operation 355 [1/1] (2.10ns)   --->   "%mul_ln115_8 = mul i64 %zext_ln115, i64 %zext_ln114" [d1.cpp:115]   --->   Operation 355 'mul' 'mul_ln115_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 356 '%mul_ln116_6 = mul i64 %zext_ln115, i64 %zext_ln114_1'
ST_28 : Operation 356 [1/1] (2.10ns)   --->   "%mul_ln116_6 = mul i64 %zext_ln115, i64 %zext_ln114_1" [d1.cpp:116]   --->   Operation 356 'mul' 'mul_ln116_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 357 '%mul_ln117_3 = mul i64 %zext_ln115, i64 %zext_ln114_2'
ST_28 : Operation 357 [1/1] (2.10ns)   --->   "%mul_ln117_3 = mul i64 %zext_ln115, i64 %zext_ln114_2" [d1.cpp:117]   --->   Operation 357 'mul' 'mul_ln117_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 358 '%mul_ln118 = mul i64 %zext_ln115, i64 %zext_ln114_3'
ST_28 : Operation 358 [1/1] (2.10ns)   --->   "%mul_ln118 = mul i64 %zext_ln115, i64 %zext_ln114_3" [d1.cpp:118]   --->   Operation 358 'mul' 'mul_ln118' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 359 '%mul_ln116_7 = mul i64 %zext_ln116, i64 %zext_ln114'
ST_28 : Operation 359 [1/1] (2.10ns)   --->   "%mul_ln116_7 = mul i64 %zext_ln116, i64 %zext_ln114" [d1.cpp:116]   --->   Operation 359 'mul' 'mul_ln116_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 360 [1/1] (1.08ns)   --->   "%add_ln116 = add i64 %mul_ln116_3, i64 %mul_ln116_4" [d1.cpp:116]   --->   Operation 360 'add' 'add_ln116' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 361 [1/1] (1.08ns)   --->   "%add_ln116_1 = add i64 %mul_ln116_2, i64 %mul_ln116_1" [d1.cpp:116]   --->   Operation 361 'add' 'add_ln116_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i64 %add_ln116" [d1.cpp:116]   --->   Operation 362 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i64 %add_ln116_1" [d1.cpp:116]   --->   Operation 363 'trunc' 'trunc_ln116_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (1.08ns)   --->   "%add_ln116_2 = add i64 %add_ln116_1, i64 %add_ln116" [d1.cpp:116]   --->   Operation 364 'add' 'add_ln116_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 365 [1/1] (1.08ns)   --->   "%add_ln116_3 = add i64 %mul_ln116_6, i64 %mul_ln116" [d1.cpp:116]   --->   Operation 365 'add' 'add_ln116_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 366 [1/1] (1.08ns)   --->   "%add_ln116_4 = add i64 %mul_ln116_7, i64 %mul_ln116_5" [d1.cpp:116]   --->   Operation 366 'add' 'add_ln116_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln116_2 = trunc i64 %add_ln116_3" [d1.cpp:116]   --->   Operation 367 'trunc' 'trunc_ln116_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln116_3 = trunc i64 %add_ln116_4" [d1.cpp:116]   --->   Operation 368 'trunc' 'trunc_ln116_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 369 [1/1] (1.08ns)   --->   "%add_ln116_5 = add i64 %add_ln116_4, i64 %add_ln116_3" [d1.cpp:116]   --->   Operation 369 'add' 'add_ln116_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 370 [1/1] (0.97ns)   --->   "%add_ln116_8 = add i28 %trunc_ln116_3, i28 %trunc_ln116_2" [d1.cpp:116]   --->   Operation 370 'add' 'add_ln116_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 371 '%mul_ln117_4 = mul i64 %zext_ln116, i64 %zext_ln114_1'
ST_28 : Operation 371 [1/1] (2.10ns)   --->   "%mul_ln117_4 = mul i64 %zext_ln116, i64 %zext_ln114_1" [d1.cpp:117]   --->   Operation 371 'mul' 'mul_ln117_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 372 '%mul_ln118_1 = mul i64 %zext_ln116, i64 %zext_ln114_2'
ST_28 : Operation 372 [1/1] (2.10ns)   --->   "%mul_ln118_1 = mul i64 %zext_ln116, i64 %zext_ln114_2" [d1.cpp:118]   --->   Operation 372 'mul' 'mul_ln118_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 373 '%mul_ln117_5 = mul i64 %zext_ln117, i64 %zext_ln114'
ST_28 : Operation 373 [1/1] (2.10ns)   --->   "%mul_ln117_5 = mul i64 %zext_ln117, i64 %zext_ln114" [d1.cpp:117]   --->   Operation 373 'mul' 'mul_ln117_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117 = add i64 %mul_ln117_1, i64 %mul_ln117_3" [d1.cpp:117]   --->   Operation 374 'add' 'add_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 375 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117_1 = add i64 %add_ln117, i64 %mul_ln117" [d1.cpp:117]   --->   Operation 375 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_2 = add i64 %mul_ln117_4, i64 %mul_ln117_2" [d1.cpp:117]   --->   Operation 376 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 377 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117_3 = add i64 %add_ln117_2, i64 %mul_ln117_5" [d1.cpp:117]   --->   Operation 377 'add' 'add_ln117_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i64 %add_ln117_1" [d1.cpp:117]   --->   Operation 378 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i64 %add_ln117_3" [d1.cpp:117]   --->   Operation 379 'trunc' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_4 = add i64 %add_ln117_3, i64 %add_ln117_1" [d1.cpp:117]   --->   Operation 380 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i64 %add256_3170_loc_load" [d1.cpp:117]   --->   Operation 381 'trunc' 'trunc_ln117_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 382 [1/1] (0.97ns)   --->   "%add_ln117_5 = add i28 %trunc_ln117_1, i28 %trunc_ln117" [d1.cpp:117]   --->   Operation 382 'add' 'add_ln117_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 383 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_75 = add i64 %add_ln117_4, i64 %add256_3170_loc_load" [d1.cpp:117]   --->   Operation 383 'add' 'arr_75' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 384 '%mul_ln118_2 = mul i64 %zext_ln117, i64 %zext_ln114_1'
ST_28 : Operation 384 [1/1] (2.10ns)   --->   "%mul_ln118_2 = mul i64 %zext_ln117, i64 %zext_ln114_1" [d1.cpp:118]   --->   Operation 384 'mul' 'mul_ln118_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 385 '%mul_ln118_3 = mul i64 %zext_ln118, i64 %zext_ln114'
ST_28 : Operation 385 [1/1] (2.10ns)   --->   "%mul_ln118_3 = mul i64 %zext_ln118, i64 %zext_ln114" [d1.cpp:118]   --->   Operation 385 'mul' 'mul_ln118_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 386 [1/1] (1.08ns)   --->   "%add_ln118 = add i64 %mul_ln118_3, i64 %mul_ln118_1" [d1.cpp:118]   --->   Operation 386 'add' 'add_ln118' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 387 [1/1] (1.08ns)   --->   "%add_ln118_1 = add i64 %mul_ln118_2, i64 %mul_ln118" [d1.cpp:118]   --->   Operation 387 'add' 'add_ln118_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i64 %add_ln118" [d1.cpp:118]   --->   Operation 388 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i64 %add_ln118_1" [d1.cpp:118]   --->   Operation 389 'trunc' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_2 = add i64 %add_ln118_1, i64 %add_ln118" [d1.cpp:118]   --->   Operation 390 'add' 'add_ln118_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = trunc i64 %add256_4173_loc_load" [d1.cpp:118]   --->   Operation 391 'trunc' 'trunc_ln118_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_76 = add i64 %add_ln118_2, i64 %add256_4173_loc_load" [d1.cpp:118]   --->   Operation 392 'add' 'arr_76' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i64 %add256_5176_loc_load" [d1.cpp:119]   --->   Operation 393 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (1.08ns)   --->   "%arr_77 = add i64 %add_ln119, i64 %add256_5176_loc_load" [d1.cpp:119]   --->   Operation 394 'add' 'arr_77' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_6 = add i64 %add_ln121_5, i64 %add_ln121_2" [d1.cpp:121]   --->   Operation 395 'add' 'add_ln121_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln121_4 = trunc i64 %p_loc17_load" [d1.cpp:121]   --->   Operation 396 'trunc' 'trunc_ln121_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_9 = add i28 %add_ln121_8, i28 %add_ln121_7" [d1.cpp:121]   --->   Operation 397 'add' 'add_ln121_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 398 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_79 = add i64 %add_ln121_6, i64 %p_loc17_load" [d1.cpp:121]   --->   Operation 398 'add' 'arr_79' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 399 '%mul_ln122 = mul i64 %zext_ln114_9, i64 %zext_ln114_8'
ST_28 : Operation 399 [1/1] (2.10ns)   --->   "%mul_ln122 = mul i64 %zext_ln114_9, i64 %zext_ln114_8" [d1.cpp:122]   --->   Operation 399 'mul' 'mul_ln122' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 400 '%mul_ln122_1 = mul i64 %zext_ln115, i64 %zext_ln114_7'
ST_28 : Operation 400 [1/1] (2.10ns)   --->   "%mul_ln122_1 = mul i64 %zext_ln115, i64 %zext_ln114_7" [d1.cpp:122]   --->   Operation 400 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 401 '%mul_ln122_2 = mul i64 %zext_ln116, i64 %zext_ln114_6'
ST_28 : Operation 401 [1/1] (2.10ns)   --->   "%mul_ln122_2 = mul i64 %zext_ln116, i64 %zext_ln114_6" [d1.cpp:122]   --->   Operation 401 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 402 '%mul_ln122_3 = mul i64 %zext_ln117, i64 %zext_ln114_5'
ST_28 : Operation 402 [1/1] (2.10ns)   --->   "%mul_ln122_3 = mul i64 %zext_ln117, i64 %zext_ln114_5" [d1.cpp:122]   --->   Operation 402 'mul' 'mul_ln122_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 403 '%mul_ln122_4 = mul i64 %zext_ln118, i64 %zext_ln114_4'
ST_28 : Operation 403 [1/1] (2.10ns)   --->   "%mul_ln122_4 = mul i64 %zext_ln118, i64 %zext_ln114_4" [d1.cpp:122]   --->   Operation 403 'mul' 'mul_ln122_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 404 '%mul_ln122_5 = mul i64 %zext_ln119, i64 %zext_ln114_3'
ST_28 : Operation 404 [1/1] (2.10ns)   --->   "%mul_ln122_5 = mul i64 %zext_ln119, i64 %zext_ln114_3" [d1.cpp:122]   --->   Operation 404 'mul' 'mul_ln122_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 405 '%mul_ln122_6 = mul i64 %zext_ln121, i64 %zext_ln114_2'
ST_28 : Operation 405 [1/1] (2.10ns)   --->   "%mul_ln122_6 = mul i64 %zext_ln121, i64 %zext_ln114_2" [d1.cpp:122]   --->   Operation 405 'mul' 'mul_ln122_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 406 '%mul_ln123 = mul i64 %zext_ln115, i64 %zext_ln114_8'
ST_28 : Operation 406 [1/1] (2.10ns)   --->   "%mul_ln123 = mul i64 %zext_ln115, i64 %zext_ln114_8" [d1.cpp:123]   --->   Operation 406 'mul' 'mul_ln123' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 407 '%mul_ln123_1 = mul i64 %zext_ln116, i64 %zext_ln114_7'
ST_28 : Operation 407 [1/1] (2.10ns)   --->   "%mul_ln123_1 = mul i64 %zext_ln116, i64 %zext_ln114_7" [d1.cpp:123]   --->   Operation 407 'mul' 'mul_ln123_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 408 '%mul_ln123_2 = mul i64 %zext_ln117, i64 %zext_ln114_6'
ST_28 : Operation 408 [1/1] (2.10ns)   --->   "%mul_ln123_2 = mul i64 %zext_ln117, i64 %zext_ln114_6" [d1.cpp:123]   --->   Operation 408 'mul' 'mul_ln123_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 409 '%mul_ln123_3 = mul i64 %zext_ln118, i64 %zext_ln114_5'
ST_28 : Operation 409 [1/1] (2.10ns)   --->   "%mul_ln123_3 = mul i64 %zext_ln118, i64 %zext_ln114_5" [d1.cpp:123]   --->   Operation 409 'mul' 'mul_ln123_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 410 '%mul_ln123_4 = mul i64 %zext_ln119, i64 %zext_ln114_4'
ST_28 : Operation 410 [1/1] (2.10ns)   --->   "%mul_ln123_4 = mul i64 %zext_ln119, i64 %zext_ln114_4" [d1.cpp:123]   --->   Operation 410 'mul' 'mul_ln123_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 411 '%mul_ln123_5 = mul i64 %zext_ln121, i64 %zext_ln114_3'
ST_28 : Operation 411 [1/1] (2.10ns)   --->   "%mul_ln123_5 = mul i64 %zext_ln121, i64 %zext_ln114_3" [d1.cpp:123]   --->   Operation 411 'mul' 'mul_ln123_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 412 '%mul_ln124 = mul i64 %zext_ln116, i64 %zext_ln114_8'
ST_28 : Operation 412 [1/1] (2.10ns)   --->   "%mul_ln124 = mul i64 %zext_ln116, i64 %zext_ln114_8" [d1.cpp:124]   --->   Operation 412 'mul' 'mul_ln124' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 413 '%mul_ln124_1 = mul i64 %zext_ln117, i64 %zext_ln114_7'
ST_28 : Operation 413 [1/1] (2.10ns)   --->   "%mul_ln124_1 = mul i64 %zext_ln117, i64 %zext_ln114_7" [d1.cpp:124]   --->   Operation 413 'mul' 'mul_ln124_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 414 '%mul_ln124_2 = mul i64 %zext_ln118, i64 %zext_ln114_6'
ST_28 : Operation 414 [1/1] (2.10ns)   --->   "%mul_ln124_2 = mul i64 %zext_ln118, i64 %zext_ln114_6" [d1.cpp:124]   --->   Operation 414 'mul' 'mul_ln124_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 415 '%mul_ln124_3 = mul i64 %zext_ln119, i64 %zext_ln114_5'
ST_28 : Operation 415 [1/1] (2.10ns)   --->   "%mul_ln124_3 = mul i64 %zext_ln119, i64 %zext_ln114_5" [d1.cpp:124]   --->   Operation 415 'mul' 'mul_ln124_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 416 '%mul_ln124_4 = mul i64 %zext_ln121, i64 %zext_ln114_4'
ST_28 : Operation 416 [1/1] (2.10ns)   --->   "%mul_ln124_4 = mul i64 %zext_ln121, i64 %zext_ln114_4" [d1.cpp:124]   --->   Operation 416 'mul' 'mul_ln124_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 417 '%mul_ln125 = mul i64 %zext_ln117, i64 %zext_ln114_8'
ST_28 : Operation 417 [1/1] (2.10ns)   --->   "%mul_ln125 = mul i64 %zext_ln117, i64 %zext_ln114_8" [d1.cpp:125]   --->   Operation 417 'mul' 'mul_ln125' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 418 '%mul_ln125_1 = mul i64 %zext_ln118, i64 %zext_ln114_7'
ST_28 : Operation 418 [1/1] (2.10ns)   --->   "%mul_ln125_1 = mul i64 %zext_ln118, i64 %zext_ln114_7" [d1.cpp:125]   --->   Operation 418 'mul' 'mul_ln125_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 419 '%mul_ln125_2 = mul i64 %zext_ln121, i64 %zext_ln114_5'
ST_28 : Operation 419 [1/1] (2.10ns)   --->   "%mul_ln125_2 = mul i64 %zext_ln121, i64 %zext_ln114_5" [d1.cpp:125]   --->   Operation 419 'mul' 'mul_ln125_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 420 '%mul_ln125_3 = mul i64 %zext_ln119, i64 %zext_ln114_6'
ST_28 : Operation 420 [1/1] (2.10ns)   --->   "%mul_ln125_3 = mul i64 %zext_ln119, i64 %zext_ln114_6" [d1.cpp:125]   --->   Operation 420 'mul' 'mul_ln125_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 421 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_78, i32 28, i32 63" [d1.cpp:130]   --->   Operation 421 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln130_63 = zext i36 %lshr_ln" [d1.cpp:130]   --->   Operation 422 'zext' 'zext_ln130_63' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 423 [1/1] (1.08ns)   --->   "%arr_80 = add i64 %p_loc_load, i64 %mul_ln128" [d1.cpp:128]   --->   Operation 423 'add' 'arr_80' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_78, i32 28, i32 55" [d1.cpp:130]   --->   Operation 424 'partselect' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i64 %arr_80" [d1.cpp:130]   --->   Operation 425 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 426 [1/1] (1.08ns)   --->   "%add_ln130 = add i64 %arr_80, i64 %zext_ln130_63" [d1.cpp:130]   --->   Operation 426 'add' 'add_ln130' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 427 [1/1] (0.97ns)   --->   "%add_ln130_1 = add i28 %trunc_ln130, i28 %trunc_ln130_1" [d1.cpp:130]   --->   Operation 427 'add' 'add_ln130_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 428 [1/1] (0.00ns)   --->   "%lshr_ln130_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_79, i32 28, i32 63" [d1.cpp:130]   --->   Operation 428 'partselect' 'lshr_ln130_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i36 %lshr_ln130_1" [d1.cpp:130]   --->   Operation 429 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln130_10 = zext i64 %add280_14181_loc_load" [d1.cpp:130]   --->   Operation 430 'zext' 'zext_ln130_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln130_11 = zext i36 %lshr_ln" [d1.cpp:130]   --->   Operation 431 'zext' 'zext_ln130_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln130_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_79, i32 28, i32 55" [d1.cpp:130]   --->   Operation 432 'partselect' 'trunc_ln130_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln130_13 = trunc i64 %add280_14181_loc_load" [d1.cpp:130]   --->   Operation 433 'trunc' 'trunc_ln130_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln130_13 = zext i66 %add_ln130_3" [d1.cpp:130]   --->   Operation 434 'zext' 'zext_ln130_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln130_15 = zext i66 %add_ln130_5" [d1.cpp:130]   --->   Operation 435 'zext' 'zext_ln130_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 436 [1/1] (1.10ns)   --->   "%add_ln130_41 = add i66 %add_ln130_5, i66 %add_ln130_3" [d1.cpp:130]   --->   Operation 436 'add' 'add_ln130_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 437 [1/1] (1.10ns)   --->   "%add_ln130_6 = add i67 %zext_ln130_15, i67 %zext_ln130_13" [d1.cpp:130]   --->   Operation 437 'add' 'add_ln130_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln130_14 = trunc i66 %add_ln130_41" [d1.cpp:130]   --->   Operation 438 'trunc' 'trunc_ln130_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln130_16 = zext i67 %add_ln130_6" [d1.cpp:130]   --->   Operation 439 'zext' 'zext_ln130_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln130_18 = zext i66 %add_ln130_8" [d1.cpp:130]   --->   Operation 440 'zext' 'zext_ln130_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_9 = add i65 %zext_ln130_11, i65 %zext_ln130_10" [d1.cpp:130]   --->   Operation 441 'add' 'add_ln130_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 442 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln130_10 = add i65 %add_ln130_9, i65 %zext_ln130" [d1.cpp:130]   --->   Operation 442 'add' 'add_ln130_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln130_19 = zext i65 %add_ln130_10" [d1.cpp:130]   --->   Operation 443 'zext' 'zext_ln130_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (1.10ns)   --->   "%add_ln130_12 = add i67 %zext_ln130_19, i67 %zext_ln130_18" [d1.cpp:130]   --->   Operation 444 'add' 'add_ln130_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln130_15 = trunc i67 %add_ln130_12" [d1.cpp:130]   --->   Operation 445 'trunc' 'trunc_ln130_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln130_20 = zext i67 %add_ln130_12" [d1.cpp:130]   --->   Operation 446 'zext' 'zext_ln130_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 447 [1/1] (1.09ns)   --->   "%add_ln130_35 = add i56 %trunc_ln130_15, i56 %trunc_ln130_14" [d1.cpp:130]   --->   Operation 447 'add' 'add_ln130_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 448 [1/1] (1.10ns)   --->   "%add_ln130_11 = add i68 %zext_ln130_20, i68 %zext_ln130_16" [d1.cpp:130]   --->   Operation 448 'add' 'add_ln130_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln130_10 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln130_11, i32 28, i32 67" [d1.cpp:130]   --->   Operation 449 'partselect' 'trunc_ln130_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln130_21 = zext i40 %trunc_ln130_10" [d1.cpp:130]   --->   Operation 450 'zext' 'zext_ln130_21' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 451 '%mul_ln130_9 = mul i64 %zext_ln114_12, i64 %zext_ln114_8'
ST_28 : Operation 451 [1/1] (2.10ns)   --->   "%mul_ln130_9 = mul i64 %zext_ln114_12, i64 %zext_ln114_8" [d1.cpp:130]   --->   Operation 451 'mul' 'mul_ln130_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln130_22 = zext i64 %mul_ln130_9" [d1.cpp:130]   --->   Operation 452 'zext' 'zext_ln130_22' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 453 '%mul_ln130_10 = mul i64 %zext_ln114_11, i64 %zext_ln114_7'
ST_28 : Operation 453 [1/1] (2.10ns)   --->   "%mul_ln130_10 = mul i64 %zext_ln114_11, i64 %zext_ln114_7" [d1.cpp:130]   --->   Operation 453 'mul' 'mul_ln130_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln130_23 = zext i64 %mul_ln130_10" [d1.cpp:130]   --->   Operation 454 'zext' 'zext_ln130_23' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 455 '%mul_ln130_11 = mul i64 %zext_ln114_10, i64 %zext_ln114_6'
ST_28 : Operation 455 [1/1] (2.10ns)   --->   "%mul_ln130_11 = mul i64 %zext_ln114_10, i64 %zext_ln114_6" [d1.cpp:130]   --->   Operation 455 'mul' 'mul_ln130_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln130_24 = zext i64 %mul_ln130_11" [d1.cpp:130]   --->   Operation 456 'zext' 'zext_ln130_24' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 457 '%mul_ln130_12 = mul i64 %zext_ln114_9, i64 %zext_ln114_5'
ST_28 : Operation 457 [1/1] (2.10ns)   --->   "%mul_ln130_12 = mul i64 %zext_ln114_9, i64 %zext_ln114_5" [d1.cpp:130]   --->   Operation 457 'mul' 'mul_ln130_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln130_25 = zext i64 %mul_ln130_12" [d1.cpp:130]   --->   Operation 458 'zext' 'zext_ln130_25' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 459 '%mul_ln130_13 = mul i64 %zext_ln115, i64 %zext_ln114_4'
ST_28 : Operation 459 [1/1] (2.10ns)   --->   "%mul_ln130_13 = mul i64 %zext_ln115, i64 %zext_ln114_4" [d1.cpp:130]   --->   Operation 459 'mul' 'mul_ln130_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln130_26 = zext i64 %mul_ln130_13" [d1.cpp:130]   --->   Operation 460 'zext' 'zext_ln130_26' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 461 '%mul_ln130_14 = mul i64 %zext_ln116, i64 %zext_ln114_3'
ST_28 : Operation 461 [1/1] (2.10ns)   --->   "%mul_ln130_14 = mul i64 %zext_ln116, i64 %zext_ln114_3" [d1.cpp:130]   --->   Operation 461 'mul' 'mul_ln130_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln130_27 = zext i64 %mul_ln130_14" [d1.cpp:130]   --->   Operation 462 'zext' 'zext_ln130_27' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 463 '%mul_ln130_15 = mul i64 %zext_ln117, i64 %zext_ln114_2'
ST_28 : Operation 463 [1/1] (2.10ns)   --->   "%mul_ln130_15 = mul i64 %zext_ln117, i64 %zext_ln114_2" [d1.cpp:130]   --->   Operation 463 'mul' 'mul_ln130_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln130_28 = zext i64 %mul_ln130_15" [d1.cpp:130]   --->   Operation 464 'zext' 'zext_ln130_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln130_29 = zext i64 %arr_77" [d1.cpp:130]   --->   Operation 465 'zext' 'zext_ln130_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln130_16 = trunc i64 %mul_ln130_15" [d1.cpp:130]   --->   Operation 466 'trunc' 'trunc_ln130_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln130_17 = trunc i64 %mul_ln130_14" [d1.cpp:130]   --->   Operation 467 'trunc' 'trunc_ln130_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln130_18 = trunc i64 %mul_ln130_13" [d1.cpp:130]   --->   Operation 468 'trunc' 'trunc_ln130_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln130_19 = trunc i64 %mul_ln130_12" [d1.cpp:130]   --->   Operation 469 'trunc' 'trunc_ln130_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln130_22 = trunc i64 %mul_ln130_11" [d1.cpp:130]   --->   Operation 470 'trunc' 'trunc_ln130_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln130_23 = trunc i64 %mul_ln130_10" [d1.cpp:130]   --->   Operation 471 'trunc' 'trunc_ln130_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln130_24 = trunc i64 %mul_ln130_9" [d1.cpp:130]   --->   Operation 472 'trunc' 'trunc_ln130_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln130_12 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln130_35, i32 28, i32 55" [d1.cpp:130]   --->   Operation 473 'partselect' 'trunc_ln130_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (1.08ns)   --->   "%add_ln130_13 = add i65 %zext_ln130_27, i65 %zext_ln130_28" [d1.cpp:130]   --->   Operation 474 'add' 'add_ln130_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln130_30 = zext i65 %add_ln130_13" [d1.cpp:130]   --->   Operation 475 'zext' 'zext_ln130_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (1.08ns)   --->   "%add_ln130_14 = add i65 %zext_ln130_26, i65 %zext_ln130_25" [d1.cpp:130]   --->   Operation 476 'add' 'add_ln130_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln130_31 = zext i65 %add_ln130_14" [d1.cpp:130]   --->   Operation 477 'zext' 'zext_ln130_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 478 [1/1] (1.09ns)   --->   "%add_ln130_15 = add i66 %zext_ln130_31, i66 %zext_ln130_30" [d1.cpp:130]   --->   Operation 478 'add' 'add_ln130_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 479 [1/1] (1.08ns)   --->   "%add_ln130_16 = add i65 %zext_ln130_24, i65 %zext_ln130_23" [d1.cpp:130]   --->   Operation 479 'add' 'add_ln130_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln130_33 = zext i65 %add_ln130_16" [d1.cpp:130]   --->   Operation 480 'zext' 'zext_ln130_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (1.08ns)   --->   "%add_ln130_17 = add i65 %zext_ln130_29, i65 %zext_ln130_21" [d1.cpp:130]   --->   Operation 481 'add' 'add_ln130_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln130_34 = zext i65 %add_ln130_17" [d1.cpp:130]   --->   Operation 482 'zext' 'zext_ln130_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (1.09ns)   --->   "%add_ln130_18 = add i66 %zext_ln130_34, i66 %zext_ln130_22" [d1.cpp:130]   --->   Operation 483 'add' 'add_ln130_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln130_35 = zext i66 %add_ln130_18" [d1.cpp:130]   --->   Operation 484 'zext' 'zext_ln130_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (1.10ns)   --->   "%add_ln130_20 = add i67 %zext_ln130_35, i67 %zext_ln130_33" [d1.cpp:130]   --->   Operation 485 'add' 'add_ln130_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 486 '%mul_ln130_16 = mul i64 %zext_ln114_13, i64 %zext_ln114_8'
ST_28 : Operation 486 [1/1] (2.10ns)   --->   "%mul_ln130_16 = mul i64 %zext_ln114_13, i64 %zext_ln114_8" [d1.cpp:130]   --->   Operation 486 'mul' 'mul_ln130_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln130_38 = zext i64 %mul_ln130_16" [d1.cpp:130]   --->   Operation 487 'zext' 'zext_ln130_38' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 488 '%mul_ln130_17 = mul i64 %zext_ln114_12, i64 %zext_ln114_7'
ST_28 : Operation 488 [1/1] (2.10ns)   --->   "%mul_ln130_17 = mul i64 %zext_ln114_12, i64 %zext_ln114_7" [d1.cpp:130]   --->   Operation 488 'mul' 'mul_ln130_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln130_39 = zext i64 %mul_ln130_17" [d1.cpp:130]   --->   Operation 489 'zext' 'zext_ln130_39' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 490 '%mul_ln130_18 = mul i64 %zext_ln114_11, i64 %zext_ln114_6'
ST_28 : Operation 490 [1/1] (2.10ns)   --->   "%mul_ln130_18 = mul i64 %zext_ln114_11, i64 %zext_ln114_6" [d1.cpp:130]   --->   Operation 490 'mul' 'mul_ln130_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln130_40 = zext i64 %mul_ln130_18" [d1.cpp:130]   --->   Operation 491 'zext' 'zext_ln130_40' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 492 '%mul_ln130_19 = mul i64 %zext_ln114_10, i64 %zext_ln114_5'
ST_28 : Operation 492 [1/1] (2.10ns)   --->   "%mul_ln130_19 = mul i64 %zext_ln114_10, i64 %zext_ln114_5" [d1.cpp:130]   --->   Operation 492 'mul' 'mul_ln130_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln130_41 = zext i64 %mul_ln130_19" [d1.cpp:130]   --->   Operation 493 'zext' 'zext_ln130_41' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 494 '%mul_ln130_20 = mul i64 %zext_ln114_9, i64 %zext_ln114_4'
ST_28 : Operation 494 [1/1] (2.10ns)   --->   "%mul_ln130_20 = mul i64 %zext_ln114_9, i64 %zext_ln114_4" [d1.cpp:130]   --->   Operation 494 'mul' 'mul_ln130_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln130_42 = zext i64 %mul_ln130_20" [d1.cpp:130]   --->   Operation 495 'zext' 'zext_ln130_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln130_25 = trunc i64 %mul_ln130_20" [d1.cpp:130]   --->   Operation 496 'trunc' 'trunc_ln130_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln130_26 = trunc i64 %mul_ln130_19" [d1.cpp:130]   --->   Operation 497 'trunc' 'trunc_ln130_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln130_29 = trunc i64 %mul_ln130_18" [d1.cpp:130]   --->   Operation 498 'trunc' 'trunc_ln130_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln130_30 = trunc i64 %mul_ln130_17" [d1.cpp:130]   --->   Operation 499 'trunc' 'trunc_ln130_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln130_31 = trunc i64 %mul_ln130_16" [d1.cpp:130]   --->   Operation 500 'trunc' 'trunc_ln130_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 501 [1/1] (1.08ns)   --->   "%add_ln130_21 = add i65 %zext_ln130_42, i65 %zext_ln130_40" [d1.cpp:130]   --->   Operation 501 'add' 'add_ln130_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln130_44 = zext i65 %add_ln130_21" [d1.cpp:130]   --->   Operation 502 'zext' 'zext_ln130_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 503 [1/1] (1.09ns)   --->   "%add_ln130_22 = add i66 %zext_ln130_44, i66 %zext_ln130_41" [d1.cpp:130]   --->   Operation 503 'add' 'add_ln130_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln130_34 = trunc i66 %add_ln130_22" [d1.cpp:130]   --->   Operation 504 'trunc' 'trunc_ln130_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 505 [1/1] (1.08ns)   --->   "%add_ln130_23 = add i65 %zext_ln130_39, i65 %zext_ln130_38" [d1.cpp:130]   --->   Operation 505 'add' 'add_ln130_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 506 '%mul_ln130_21 = mul i64 %zext_ln114_14, i64 %zext_ln114_8'
ST_28 : Operation 506 [1/1] (2.10ns)   --->   "%mul_ln130_21 = mul i64 %zext_ln114_14, i64 %zext_ln114_8" [d1.cpp:130]   --->   Operation 506 'mul' 'mul_ln130_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 507 '%mul_ln130_22 = mul i64 %zext_ln114_13, i64 %zext_ln114_7'
ST_28 : Operation 507 [1/1] (2.10ns)   --->   "%mul_ln130_22 = mul i64 %zext_ln114_13, i64 %zext_ln114_7" [d1.cpp:130]   --->   Operation 507 'mul' 'mul_ln130_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln130_51 = zext i64 %mul_ln130_22" [d1.cpp:130]   --->   Operation 508 'zext' 'zext_ln130_51' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 509 '%mul_ln130_23 = mul i64 %zext_ln114_12, i64 %zext_ln114_6'
ST_28 : Operation 509 [1/1] (2.10ns)   --->   "%mul_ln130_23 = mul i64 %zext_ln114_12, i64 %zext_ln114_6" [d1.cpp:130]   --->   Operation 509 'mul' 'mul_ln130_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln130_52 = zext i64 %mul_ln130_23" [d1.cpp:130]   --->   Operation 510 'zext' 'zext_ln130_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln130_40 = trunc i64 %mul_ln130_23" [d1.cpp:130]   --->   Operation 511 'trunc' 'trunc_ln130_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln130_41 = trunc i64 %mul_ln130_22" [d1.cpp:130]   --->   Operation 512 'trunc' 'trunc_ln130_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln130_42 = trunc i64 %mul_ln130_21" [d1.cpp:130]   --->   Operation 513 'trunc' 'trunc_ln130_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 514 [1/1] (1.08ns)   --->   "%add_ln130_27 = add i65 %zext_ln130_51, i65 %zext_ln130_52" [d1.cpp:130]   --->   Operation 514 'add' 'add_ln130_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 515 '%mul_ln130_24 = mul i64 %zext_ln114_15, i64 %zext_ln114_8'
ST_28 : Operation 515 [1/1] (2.10ns)   --->   "%mul_ln130_24 = mul i64 %zext_ln114_15, i64 %zext_ln114_8" [d1.cpp:130]   --->   Operation 515 'mul' 'mul_ln130_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln130_43 = trunc i64 %mul_ln130_24" [d1.cpp:130]   --->   Operation 516 'trunc' 'trunc_ln130_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 517 [1/1] (1.08ns)   --->   "%add_ln115 = add i64 %mul_ln115_5, i64 %mul_ln115_6" [d1.cpp:115]   --->   Operation 517 'add' 'add_ln115' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 518 [1/1] (1.08ns)   --->   "%add_ln115_1 = add i64 %mul_ln115_4, i64 %mul_ln115_3" [d1.cpp:115]   --->   Operation 518 'add' 'add_ln115_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i64 %add_ln115" [d1.cpp:115]   --->   Operation 519 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = trunc i64 %add_ln115_1" [d1.cpp:115]   --->   Operation 520 'trunc' 'trunc_ln115_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (1.08ns)   --->   "%add_ln115_2 = add i64 %add_ln115_1, i64 %add_ln115" [d1.cpp:115]   --->   Operation 521 'add' 'add_ln115_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 522 [1/1] (1.08ns)   --->   "%add_ln115_3 = add i64 %mul_ln115_8, i64 %mul_ln115" [d1.cpp:115]   --->   Operation 522 'add' 'add_ln115_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_4 = add i64 %mul_ln115_1, i64 %mul_ln115_7" [d1.cpp:115]   --->   Operation 523 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 524 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115_5 = add i64 %add_ln115_4, i64 %mul_ln115_2" [d1.cpp:115]   --->   Operation 524 'add' 'add_ln115_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln115_2 = trunc i64 %add_ln115_3" [d1.cpp:115]   --->   Operation 525 'trunc' 'trunc_ln115_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln115_3 = trunc i64 %add_ln115_5" [d1.cpp:115]   --->   Operation 526 'trunc' 'trunc_ln115_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 527 [1/1] (1.08ns)   --->   "%add_ln115_6 = add i64 %add_ln115_5, i64 %add_ln115_3" [d1.cpp:115]   --->   Operation 527 'add' 'add_ln115_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 528 [1/1] (0.97ns)   --->   "%add_ln115_8 = add i28 %trunc_ln115_1, i28 %trunc_ln115" [d1.cpp:115]   --->   Operation 528 'add' 'add_ln115_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 529 [1/1] (0.97ns)   --->   "%add_ln115_9 = add i28 %trunc_ln115_3, i28 %trunc_ln115_2" [d1.cpp:115]   --->   Operation 529 'add' 'add_ln115_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 530 [1/1] (1.08ns)   --->   "%add_ln114 = add i64 %mul_ln114_6, i64 %mul_ln114_7" [d1.cpp:114]   --->   Operation 530 'add' 'add_ln114' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 531 [1/1] (1.08ns)   --->   "%add_ln114_1 = add i64 %mul_ln114_5, i64 %mul_ln114_4" [d1.cpp:114]   --->   Operation 531 'add' 'add_ln114_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i64 %add_ln114" [d1.cpp:114]   --->   Operation 532 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln114_1 = trunc i64 %add_ln114_1" [d1.cpp:114]   --->   Operation 533 'trunc' 'trunc_ln114_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 534 [1/1] (1.08ns)   --->   "%add_ln114_2 = add i64 %add_ln114_1, i64 %add_ln114" [d1.cpp:114]   --->   Operation 534 'add' 'add_ln114_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 535 [1/1] (1.08ns)   --->   "%add_ln114_3 = add i64 %mul_ln114, i64 %mul_ln114_1" [d1.cpp:114]   --->   Operation 535 'add' 'add_ln114_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_4 = add i64 %mul_ln114_2, i64 %mul_ln114_8" [d1.cpp:114]   --->   Operation 536 'add' 'add_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 537 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114_5 = add i64 %add_ln114_4, i64 %mul_ln114_3" [d1.cpp:114]   --->   Operation 537 'add' 'add_ln114_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln114_2 = trunc i64 %add_ln114_3" [d1.cpp:114]   --->   Operation 538 'trunc' 'trunc_ln114_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln114_3 = trunc i64 %add_ln114_5" [d1.cpp:114]   --->   Operation 539 'trunc' 'trunc_ln114_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 540 [1/1] (1.08ns)   --->   "%add_ln114_6 = add i64 %add_ln114_5, i64 %add_ln114_3" [d1.cpp:114]   --->   Operation 540 'add' 'add_ln114_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 541 [1/1] (0.97ns)   --->   "%add_ln114_8 = add i28 %trunc_ln114_1, i28 %trunc_ln114" [d1.cpp:114]   --->   Operation 541 'add' 'add_ln114_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 542 [1/1] (0.97ns)   --->   "%add_ln114_9 = add i28 %trunc_ln114_3, i28 %trunc_ln114_2" [d1.cpp:114]   --->   Operation 542 'add' 'add_ln114_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 543 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln130_39 = add i28 %add_ln120_9, i28 %trunc_ln120_4" [d1.cpp:130]   --->   Operation 543 'add' 'add_ln130_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 544 [1/1] (0.00ns)   --->   "%lshr_ln131_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln130, i32 28, i32 63" [d1.cpp:131]   --->   Operation 544 'partselect' 'lshr_ln131_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i36 %lshr_ln131_1" [d1.cpp:131]   --->   Operation 545 'zext' 'zext_ln131_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i64 %p_loc11_load" [d1.cpp:127]   --->   Operation 546 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln130, i32 28, i32 55" [d1.cpp:131]   --->   Operation 547 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_2 = add i64 %p_loc11_load, i64 %zext_ln131_3" [d1.cpp:131]   --->   Operation 548 'add' 'add_ln131_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 549 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln131_1 = add i64 %add_ln131_2, i64 %add_ln127" [d1.cpp:131]   --->   Operation 549 'add' 'add_ln131_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_4 = add i28 %trunc_ln127, i28 %trunc_ln" [d1.cpp:131]   --->   Operation 550 'add' 'add_ln131_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 551 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln131_3 = add i28 %add_ln131_4, i28 %trunc_ln127_1" [d1.cpp:131]   --->   Operation 551 'add' 'add_ln131_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 552 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln131_1, i32 28, i32 63" [d1.cpp:132]   --->   Operation 552 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i36 %lshr_ln2" [d1.cpp:132]   --->   Operation 553 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i64 %p_loc12_load" [d1.cpp:126]   --->   Operation 554 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln131_1, i32 28, i32 55" [d1.cpp:132]   --->   Operation 555 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln132_1 = add i64 %p_loc12_load, i64 %zext_ln132" [d1.cpp:132]   --->   Operation 556 'add' 'add_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 557 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln132 = add i64 %add_ln132_1, i64 %add_ln126_1" [d1.cpp:132]   --->   Operation 557 'add' 'add_ln132' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln132_2 = add i28 %trunc_ln126, i28 %trunc_ln1" [d1.cpp:132]   --->   Operation 558 'add' 'add_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 559 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln132_2, i28 %trunc_ln126_1" [d1.cpp:132]   --->   Operation 559 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 560 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln132, i32 28, i32 63" [d1.cpp:133]   --->   Operation 560 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i36 %lshr_ln3" [d1.cpp:133]   --->   Operation 561 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 562 [1/1] (1.08ns)   --->   "%add_ln125 = add i64 %mul_ln125_2, i64 %mul_ln125_1" [d1.cpp:125]   --->   Operation 562 'add' 'add_ln125' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 563 [1/1] (1.08ns)   --->   "%add_ln125_1 = add i64 %mul_ln125_3, i64 %mul_ln125" [d1.cpp:125]   --->   Operation 563 'add' 'add_ln125_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i64 %add_ln125" [d1.cpp:125]   --->   Operation 564 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i64 %add_ln125_1" [d1.cpp:125]   --->   Operation 565 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_2 = add i64 %add_ln125_1, i64 %add_ln125" [d1.cpp:125]   --->   Operation 566 'add' 'add_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i64 %p_loc13_load" [d1.cpp:125]   --->   Operation 567 'trunc' 'trunc_ln125_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_3 = add i28 %trunc_ln125_1, i28 %trunc_ln125" [d1.cpp:125]   --->   Operation 568 'add' 'add_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln132, i32 28, i32 55" [d1.cpp:133]   --->   Operation 569 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 570 [1/1] (1.08ns)   --->   "%add_ln133_1 = add i64 %p_loc13_load, i64 %zext_ln133" [d1.cpp:133]   --->   Operation 570 'add' 'add_ln133_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 571 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln133 = add i64 %add_ln133_1, i64 %add_ln125_2" [d1.cpp:133]   --->   Operation 571 'add' 'add_ln133' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 572 [1/1] (0.97ns)   --->   "%add_ln133_2 = add i28 %trunc_ln125_2, i28 %trunc_ln2" [d1.cpp:133]   --->   Operation 572 'add' 'add_ln133_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 573 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln133_2, i28 %add_ln125_3" [d1.cpp:133]   --->   Operation 573 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 574 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln133, i32 28, i32 63" [d1.cpp:134]   --->   Operation 574 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 575 [1/1] (1.08ns)   --->   "%add_ln124 = add i64 %mul_ln124_2, i64 %mul_ln124_1" [d1.cpp:124]   --->   Operation 575 'add' 'add_ln124' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_1 = add i64 %mul_ln124_3, i64 %mul_ln124" [d1.cpp:124]   --->   Operation 576 'add' 'add_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 577 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln124_2 = add i64 %add_ln124_1, i64 %mul_ln124_4" [d1.cpp:124]   --->   Operation 577 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i64 %add_ln124" [d1.cpp:124]   --->   Operation 578 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln124_1 = trunc i64 %add_ln124_2" [d1.cpp:124]   --->   Operation 579 'trunc' 'trunc_ln124_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln133, i32 28, i32 55" [d1.cpp:134]   --->   Operation 580 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123 = add i64 %mul_ln123_1, i64 %mul_ln123_3" [d1.cpp:123]   --->   Operation 581 'add' 'add_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 582 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln123_1 = add i64 %add_ln123, i64 %mul_ln123_2" [d1.cpp:123]   --->   Operation 582 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_2 = add i64 %mul_ln123_4, i64 %mul_ln123" [d1.cpp:123]   --->   Operation 583 'add' 'add_ln123_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 584 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln123_3 = add i64 %add_ln123_2, i64 %mul_ln123_5" [d1.cpp:123]   --->   Operation 584 'add' 'add_ln123_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i64 %add_ln123_1" [d1.cpp:123]   --->   Operation 585 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i64 %add_ln123_3" [d1.cpp:123]   --->   Operation 586 'trunc' 'trunc_ln123_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122 = add i64 %mul_ln122_1, i64 %mul_ln122_3" [d1.cpp:122]   --->   Operation 587 'add' 'add_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 588 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln122_1 = add i64 %add_ln122, i64 %mul_ln122_2" [d1.cpp:122]   --->   Operation 588 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 589 [1/1] (1.08ns)   --->   "%add_ln122_2 = add i64 %mul_ln122_5, i64 %mul_ln122_4" [d1.cpp:122]   --->   Operation 589 'add' 'add_ln122_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 590 [1/1] (1.08ns)   --->   "%add_ln122_3 = add i64 %mul_ln122_6, i64 %mul_ln122" [d1.cpp:122]   --->   Operation 590 'add' 'add_ln122_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i64 %add_ln122_2" [d1.cpp:122]   --->   Operation 591 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i64 %add_ln122_3" [d1.cpp:122]   --->   Operation 592 'trunc' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 593 [1/1] (1.08ns)   --->   "%add_ln122_4 = add i64 %add_ln122_3, i64 %add_ln122_2" [d1.cpp:122]   --->   Operation 593 'add' 'add_ln122_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln122_2 = trunc i64 %add_ln122_1" [d1.cpp:122]   --->   Operation 594 'trunc' 'trunc_ln122_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 595 [1/1] (0.97ns)   --->   "%add_ln122_6 = add i28 %trunc_ln122_1, i28 %trunc_ln122" [d1.cpp:122]   --->   Operation 595 'add' 'add_ln122_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 596 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln137 = add i28 %add_ln121_9, i28 %trunc_ln121_4" [d1.cpp:137]   --->   Operation 596 'add' 'add_ln137' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_1 = add i28 %trunc_ln130_1, i28 %trunc_ln130_11" [d1.cpp:138]   --->   Operation 597 'add' 'add_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 598 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_2 = add i28 %add_ln138_1, i28 %trunc_ln130_s" [d1.cpp:138]   --->   Operation 598 'add' 'add_ln138_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_6 = add i28 %add_ln138_5, i28 %add_ln138_2" [d1.cpp:138]   --->   Operation 599 'add' 'add_ln138_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_8 = add i28 %add_ln138_7, i28 %trunc_ln130_2" [d1.cpp:138]   --->   Operation 600 'add' 'add_ln138_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_9 = add i28 %trunc_ln130_5, i28 %trunc_ln130_13" [d1.cpp:138]   --->   Operation 601 'add' 'add_ln138_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 602 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_10 = add i28 %add_ln138_9, i28 %trunc_ln130_6" [d1.cpp:138]   --->   Operation 602 'add' 'add_ln138_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 603 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_11 = add i28 %add_ln138_10, i28 %add_ln138_8" [d1.cpp:138]   --->   Operation 603 'add' 'add_ln138_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 604 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln138_3 = add i28 %add_ln138_11, i28 %add_ln138_6" [d1.cpp:138]   --->   Operation 604 'add' 'add_ln138_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 605 [1/1] (0.97ns)   --->   "%add_ln139_1 = add i28 %trunc_ln130_17, i28 %trunc_ln130_16" [d1.cpp:139]   --->   Operation 605 'add' 'add_ln139_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139_3 = add i28 %trunc_ln130_19, i28 %trunc_ln130_22" [d1.cpp:139]   --->   Operation 606 'add' 'add_ln139_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 607 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln139_4 = add i28 %add_ln139_3, i28 %trunc_ln130_18" [d1.cpp:139]   --->   Operation 607 'add' 'add_ln139_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139_5 = add i28 %add_ln139_4, i28 %add_ln139_1" [d1.cpp:139]   --->   Operation 608 'add' 'add_ln139_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139_6 = add i28 %trunc_ln130_23, i28 %trunc_ln130_24" [d1.cpp:139]   --->   Operation 609 'add' 'add_ln139_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln139_7 = add i28 %trunc_ln119_1, i28 %trunc_ln130_12" [d1.cpp:139]   --->   Operation 610 'add' 'add_ln139_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 611 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln139_8 = add i28 %add_ln139_7, i28 %trunc_ln119" [d1.cpp:139]   --->   Operation 611 'add' 'add_ln139_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 612 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln139_9 = add i28 %add_ln139_8, i28 %add_ln139_6" [d1.cpp:139]   --->   Operation 612 'add' 'add_ln139_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 613 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln139_2 = add i28 %add_ln139_9, i28 %add_ln139_5" [d1.cpp:139]   --->   Operation 613 'add' 'add_ln139_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 614 [1/1] (0.97ns)   --->   "%add_ln140 = add i28 %trunc_ln130_26, i28 %trunc_ln130_25" [d1.cpp:140]   --->   Operation 614 'add' 'add_ln140' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 615 [1/1] (0.97ns)   --->   "%add_ln140_1 = add i28 %trunc_ln130_29, i28 %trunc_ln130_30" [d1.cpp:140]   --->   Operation 615 'add' 'add_ln140_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 616 [1/1] (0.97ns)   --->   "%add_ln141 = add i28 %trunc_ln130_40, i28 %trunc_ln130_42" [d1.cpp:141]   --->   Operation 616 'add' 'add_ln141' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.73>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "%p_loc14_load = load i64 %p_loc14"   --->   Operation 617 'load' 'p_loc14_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 618 [1/1] (0.00ns)   --->   "%p_loc15_load = load i64 %p_loc15"   --->   Operation 618 'load' 'p_loc15_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 619 [1/1] (0.00ns)   --->   "%p_loc16_load = load i64 %p_loc16"   --->   Operation 619 'load' 'p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 620 [1/1] (0.00ns)   --->   "%add256_2167_loc_load = load i64 %add256_2167_loc"   --->   Operation 620 'load' 'add256_2167_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_7 = add i28 %trunc_ln116_1, i28 %trunc_ln116" [d1.cpp:116]   --->   Operation 621 'add' 'add_ln116_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_6 = add i64 %add_ln116_5, i64 %add_ln116_2" [d1.cpp:116]   --->   Operation 622 'add' 'add_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln116_4 = trunc i64 %add256_2167_loc_load" [d1.cpp:116]   --->   Operation 623 'trunc' 'trunc_ln116_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 624 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln116_9 = add i28 %add_ln116_8, i28 %add_ln116_7" [d1.cpp:116]   --->   Operation 624 'add' 'add_ln116_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 625 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln116_6, i64 %add256_2167_loc_load" [d1.cpp:116]   --->   Operation 625 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_3 = add i28 %trunc_ln118_1, i28 %trunc_ln118" [d1.cpp:118]   --->   Operation 626 'add' 'add_ln118_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln130_32 = zext i66 %add_ln130_15" [d1.cpp:130]   --->   Operation 627 'zext' 'zext_ln130_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln130_36 = zext i67 %add_ln130_20" [d1.cpp:130]   --->   Operation 628 'zext' 'zext_ln130_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 629 [1/1] (1.10ns)   --->   "%add_ln130_19 = add i68 %zext_ln130_36, i68 %zext_ln130_32" [d1.cpp:130]   --->   Operation 629 'add' 'add_ln130_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln130_20 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln130_19, i32 28, i32 67" [d1.cpp:130]   --->   Operation 630 'partselect' 'trunc_ln130_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln130_37 = zext i40 %trunc_ln130_20" [d1.cpp:130]   --->   Operation 631 'zext' 'zext_ln130_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln130_43 = zext i64 %arr_76" [d1.cpp:130]   --->   Operation 632 'zext' 'zext_ln130_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln130_21 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln130_19, i32 28, i32 55" [d1.cpp:130]   --->   Operation 633 'partselect' 'trunc_ln130_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln130_45 = zext i66 %add_ln130_22" [d1.cpp:130]   --->   Operation 634 'zext' 'zext_ln130_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln130_46 = zext i65 %add_ln130_23" [d1.cpp:130]   --->   Operation 635 'zext' 'zext_ln130_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 636 [1/1] (1.08ns)   --->   "%add_ln130_24 = add i65 %zext_ln130_43, i65 %zext_ln130_37" [d1.cpp:130]   --->   Operation 636 'add' 'add_ln130_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln130_47 = zext i65 %add_ln130_24" [d1.cpp:130]   --->   Operation 637 'zext' 'zext_ln130_47' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 638 [1/1] (1.09ns)   --->   "%add_ln130_42 = add i65 %add_ln130_24, i65 %add_ln130_23" [d1.cpp:130]   --->   Operation 638 'add' 'add_ln130_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 639 [1/1] (1.09ns)   --->   "%add_ln130_26 = add i66 %zext_ln130_47, i66 %zext_ln130_46" [d1.cpp:130]   --->   Operation 639 'add' 'add_ln130_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln130_39 = trunc i65 %add_ln130_42" [d1.cpp:130]   --->   Operation 640 'trunc' 'trunc_ln130_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln130_48 = zext i66 %add_ln130_26" [d1.cpp:130]   --->   Operation 641 'zext' 'zext_ln130_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 642 [1/1] (1.09ns)   --->   "%add_ln130_40 = add i56 %trunc_ln130_39, i56 %trunc_ln130_34" [d1.cpp:130]   --->   Operation 642 'add' 'add_ln130_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 643 [1/1] (1.10ns)   --->   "%add_ln130_25 = add i67 %zext_ln130_48, i67 %zext_ln130_45" [d1.cpp:130]   --->   Operation 643 'add' 'add_ln130_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln130_27 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln130_25, i32 28, i32 66" [d1.cpp:130]   --->   Operation 644 'partselect' 'trunc_ln130_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln130_49 = zext i39 %trunc_ln130_27" [d1.cpp:130]   --->   Operation 645 'zext' 'zext_ln130_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln130_50 = zext i64 %mul_ln130_21" [d1.cpp:130]   --->   Operation 646 'zext' 'zext_ln130_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln130_53 = zext i64 %arr_75" [d1.cpp:130]   --->   Operation 647 'zext' 'zext_ln130_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln130_28 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln130_40, i32 28, i32 55" [d1.cpp:130]   --->   Operation 648 'partselect' 'trunc_ln130_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 649 [1/1] (1.08ns)   --->   "%add_ln130_28 = add i65 %zext_ln130_53, i65 %zext_ln130_49" [d1.cpp:130]   --->   Operation 649 'add' 'add_ln130_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln130_55 = zext i65 %add_ln130_28" [d1.cpp:130]   --->   Operation 650 'zext' 'zext_ln130_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 651 [1/1] (1.09ns)   --->   "%add_ln130_30 = add i66 %zext_ln130_55, i66 %zext_ln130_50" [d1.cpp:130]   --->   Operation 651 'add' 'add_ln130_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i36 %lshr_ln4" [d1.cpp:134]   --->   Operation 652 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_3 = add i64 %add_ln124_2, i64 %add_ln124" [d1.cpp:124]   --->   Operation 653 'add' 'add_ln124_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln124_2 = trunc i64 %p_loc14_load" [d1.cpp:124]   --->   Operation 654 'trunc' 'trunc_ln124_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_4 = add i28 %trunc_ln124_1, i28 %trunc_ln124" [d1.cpp:124]   --->   Operation 655 'add' 'add_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 656 [1/1] (1.08ns)   --->   "%add_ln134_1 = add i64 %p_loc14_load, i64 %zext_ln134" [d1.cpp:134]   --->   Operation 656 'add' 'add_ln134_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 657 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln134 = add i64 %add_ln134_1, i64 %add_ln124_3" [d1.cpp:134]   --->   Operation 657 'add' 'add_ln134' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 658 [1/1] (0.97ns)   --->   "%add_ln134_2 = add i28 %trunc_ln124_2, i28 %trunc_ln3" [d1.cpp:134]   --->   Operation 658 'add' 'add_ln134_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 659 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln134_2, i28 %add_ln124_4" [d1.cpp:134]   --->   Operation 659 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 660 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln134, i32 28, i32 63" [d1.cpp:135]   --->   Operation 660 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i36 %lshr_ln5" [d1.cpp:135]   --->   Operation 661 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_4 = add i64 %add_ln123_3, i64 %add_ln123_1" [d1.cpp:123]   --->   Operation 662 'add' 'add_ln123_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln123_2 = trunc i64 %p_loc15_load" [d1.cpp:123]   --->   Operation 663 'trunc' 'trunc_ln123_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_5 = add i28 %trunc_ln123_1, i28 %trunc_ln123" [d1.cpp:123]   --->   Operation 664 'add' 'add_ln123_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln134, i32 28, i32 55" [d1.cpp:135]   --->   Operation 665 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 666 [1/1] (1.08ns)   --->   "%add_ln135_1 = add i64 %p_loc15_load, i64 %zext_ln135" [d1.cpp:135]   --->   Operation 666 'add' 'add_ln135_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 667 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln135 = add i64 %add_ln135_1, i64 %add_ln123_4" [d1.cpp:135]   --->   Operation 667 'add' 'add_ln135' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 668 [1/1] (0.97ns)   --->   "%add_ln135_2 = add i28 %trunc_ln123_2, i28 %trunc_ln4" [d1.cpp:135]   --->   Operation 668 'add' 'add_ln135_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 669 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln135_2, i28 %add_ln123_5" [d1.cpp:135]   --->   Operation 669 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 670 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln135, i32 28, i32 63" [d1.cpp:136]   --->   Operation 670 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i36 %lshr_ln6" [d1.cpp:136]   --->   Operation 671 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_5 = add i64 %add_ln122_4, i64 %add_ln122_1" [d1.cpp:122]   --->   Operation 672 'add' 'add_ln122_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln122_3 = trunc i64 %p_loc16_load" [d1.cpp:122]   --->   Operation 673 'trunc' 'trunc_ln122_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_7 = add i28 %add_ln122_6, i28 %trunc_ln122_2" [d1.cpp:122]   --->   Operation 674 'add' 'add_ln122_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln135, i32 28, i32 55" [d1.cpp:136]   --->   Operation 675 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 676 [1/1] (1.08ns)   --->   "%add_ln136_1 = add i64 %p_loc16_load, i64 %zext_ln136" [d1.cpp:136]   --->   Operation 676 'add' 'add_ln136_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 677 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln136 = add i64 %add_ln136_1, i64 %add_ln122_5" [d1.cpp:136]   --->   Operation 677 'add' 'add_ln136' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 678 [1/1] (0.97ns)   --->   "%add_ln136_2 = add i28 %trunc_ln122_3, i28 %trunc_ln5" [d1.cpp:136]   --->   Operation 678 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 679 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln136_2, i28 %add_ln122_7" [d1.cpp:136]   --->   Operation 679 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln137_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln136, i32 28, i32 63" [d1.cpp:137]   --->   Operation 680 'partselect' 'trunc_ln137_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i36 %trunc_ln137_1" [d1.cpp:137]   --->   Operation 681 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln136, i32 28, i32 55" [d1.cpp:137]   --->   Operation 682 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 683 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln137" [d1.cpp:137]   --->   Operation 683 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i28 %add_ln137" [d1.cpp:138]   --->   Operation 684 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 685 [1/1] (1.02ns)   --->   "%add_ln138 = add i37 %zext_ln137, i37 %zext_ln138" [d1.cpp:138]   --->   Operation 685 'add' 'add_ln138' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln138, i32 28, i32 36" [d1.cpp:138]   --->   Operation 686 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_2 = add i28 %add_ln140_1, i28 %add_ln140" [d1.cpp:140]   --->   Operation 687 'add' 'add_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_3 = add i28 %trunc_ln130_31, i28 %trunc_ln118_2" [d1.cpp:140]   --->   Operation 688 'add' 'add_ln140_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 689 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln140_4 = add i28 %add_ln118_3, i28 %trunc_ln130_21" [d1.cpp:140]   --->   Operation 689 'add' 'add_ln140_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 690 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln140_5 = add i28 %add_ln140_4, i28 %add_ln140_3" [d1.cpp:140]   --->   Operation 690 'add' 'add_ln140_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 691 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln140_5, i28 %add_ln140_2" [d1.cpp:140]   --->   Operation 691 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln141_1 = add i28 %add_ln141, i28 %trunc_ln130_41" [d1.cpp:141]   --->   Operation 692 'add' 'add_ln141_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln141_2 = add i28 %add_ln117_5, i28 %trunc_ln130_28" [d1.cpp:141]   --->   Operation 693 'add' 'add_ln141_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 694 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln141_3 = add i28 %add_ln141_2, i28 %trunc_ln117_2" [d1.cpp:141]   --->   Operation 694 'add' 'add_ln141_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 695 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln141_3, i28 %add_ln141_1" [d1.cpp:141]   --->   Operation 695 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 696 [1/1] (0.00ns)   --->   "%add256_1164_loc_load = load i64 %add256_1164_loc"   --->   Operation 696 'load' 'add256_1164_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 697 [1/1] (0.00ns)   --->   "%add256161_loc_load = load i64 %add256161_loc"   --->   Operation 697 'load' 'add256161_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln130_54 = zext i65 %add_ln130_27" [d1.cpp:130]   --->   Operation 698 'zext' 'zext_ln130_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln130_56 = zext i66 %add_ln130_30" [d1.cpp:130]   --->   Operation 699 'zext' 'zext_ln130_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 700 [1/1] (1.10ns)   --->   "%add_ln130_29 = add i67 %zext_ln130_56, i67 %zext_ln130_54" [d1.cpp:130]   --->   Operation 700 'add' 'add_ln130_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln130_32 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln130_29, i32 28, i32 66" [d1.cpp:130]   --->   Operation 701 'partselect' 'trunc_ln130_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln130_57 = zext i39 %trunc_ln130_32" [d1.cpp:130]   --->   Operation 702 'zext' 'zext_ln130_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln130_58 = zext i64 %mul_ln130_24" [d1.cpp:130]   --->   Operation 703 'zext' 'zext_ln130_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln130_59 = zext i64 %arr" [d1.cpp:130]   --->   Operation 704 'zext' 'zext_ln130_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln130_33 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln130_29, i32 28, i32 55" [d1.cpp:130]   --->   Operation 705 'partselect' 'trunc_ln130_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 706 [1/1] (1.08ns)   --->   "%add_ln130_36 = add i65 %zext_ln130_58, i65 %zext_ln130_57" [d1.cpp:130]   --->   Operation 706 'add' 'add_ln130_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln130_60 = zext i65 %add_ln130_36" [d1.cpp:130]   --->   Operation 707 'zext' 'zext_ln130_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 708 [1/1] (1.09ns)   --->   "%add_ln130_31 = add i66 %zext_ln130_60, i66 %zext_ln130_59" [d1.cpp:130]   --->   Operation 708 'add' 'add_ln130_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln130_31, i32 28, i32 65" [d1.cpp:130]   --->   Operation 709 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln130_64 = zext i38 %tmp_s" [d1.cpp:130]   --->   Operation 710 'zext' 'zext_ln130_64' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_7 = add i64 %add_ln115_6, i64 %add_ln115_2" [d1.cpp:115]   --->   Operation 711 'add' 'add_ln115_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln115_4 = trunc i64 %add256_1164_loc_load" [d1.cpp:115]   --->   Operation 712 'trunc' 'trunc_ln115_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_10 = add i28 %add_ln115_9, i28 %add_ln115_8" [d1.cpp:115]   --->   Operation 713 'add' 'add_ln115_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln130_35 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln130_31, i32 28, i32 55" [d1.cpp:130]   --->   Operation 714 'partselect' 'trunc_ln130_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 715 [1/1] (1.08ns)   --->   "%add_ln130_37 = add i64 %add256_1164_loc_load, i64 %zext_ln130_64" [d1.cpp:130]   --->   Operation 715 'add' 'add_ln130_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 716 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln130_32 = add i64 %add_ln130_37, i64 %add_ln115_7" [d1.cpp:130]   --->   Operation 716 'add' 'add_ln130_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 717 [1/1] (0.00ns)   --->   "%lshr_ln130_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln130_32, i32 28, i32 63" [d1.cpp:130]   --->   Operation 717 'partselect' 'lshr_ln130_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln130_65 = zext i36 %lshr_ln130_7" [d1.cpp:130]   --->   Operation 718 'zext' 'zext_ln130_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_7 = add i64 %add_ln114_6, i64 %add_ln114_2" [d1.cpp:114]   --->   Operation 719 'add' 'add_ln114_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln114_4 = trunc i64 %add256161_loc_load" [d1.cpp:114]   --->   Operation 720 'trunc' 'trunc_ln114_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_10 = add i28 %add_ln114_9, i28 %add_ln114_8" [d1.cpp:114]   --->   Operation 721 'add' 'add_ln114_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln130_36 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln130_32, i32 28, i32 55" [d1.cpp:130]   --->   Operation 722 'partselect' 'trunc_ln130_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 723 [1/1] (1.08ns)   --->   "%add_ln130_38 = add i64 %add256161_loc_load, i64 %zext_ln130_65" [d1.cpp:130]   --->   Operation 723 'add' 'add_ln130_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 724 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln130_33 = add i64 %add_ln130_38, i64 %add_ln114_7" [d1.cpp:130]   --->   Operation 724 'add' 'add_ln130_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln130_37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln130_33, i32 28, i32 63" [d1.cpp:130]   --->   Operation 725 'partselect' 'trunc_ln130_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln142 = add i28 %add_ln116_9, i28 %trunc_ln116_4" [d1.cpp:142]   --->   Operation 726 'add' 'add_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 727 [1/1] (0.97ns)   --->   "%add_ln142_1 = add i28 %trunc_ln130_43, i28 %trunc_ln130_33" [d1.cpp:142]   --->   Operation 727 'add' 'add_ln142_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 728 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln142_1, i28 %add_ln142" [d1.cpp:142]   --->   Operation 728 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 729 [1/1] (0.97ns)   --->   "%add_ln143 = add i28 %trunc_ln115_4, i28 %trunc_ln130_35" [d1.cpp:143]   --->   Operation 729 'add' 'add_ln143' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 730 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln143, i28 %add_ln115_10" [d1.cpp:143]   --->   Operation 730 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 731 [1/1] (0.97ns)   --->   "%add_ln144 = add i28 %trunc_ln114_4, i28 %trunc_ln130_36" [d1.cpp:144]   --->   Operation 731 'add' 'add_ln144' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 732 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln144, i28 %add_ln114_10" [d1.cpp:144]   --->   Operation 732 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln130_33, i32 28, i32 55" [d1.cpp:145]   --->   Operation 733 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i62 %trunc_ln149_1" [d1.cpp:149]   --->   Operation 734 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 735 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln149" [d1.cpp:149]   --->   Operation 735 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 736 [1/1] (7.30ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d1.cpp:149]   --->   Operation 736 'writereq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.24>
ST_31 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln130_61 = zext i36 %trunc_ln130_37" [d1.cpp:130]   --->   Operation 737 'zext' 'zext_ln130_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln130_62 = zext i28 %add_ln130_39" [d1.cpp:130]   --->   Operation 738 'zext' 'zext_ln130_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 739 [1/1] (1.02ns)   --->   "%add_ln130_34 = add i37 %zext_ln130_61, i37 %zext_ln130_62" [d1.cpp:130]   --->   Operation 739 'add' 'add_ln130_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln130_34, i32 28, i32 36" [d1.cpp:130]   --->   Operation 740 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln130_66 = zext i9 %tmp_33" [d1.cpp:130]   --->   Operation 741 'zext' 'zext_ln130_66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln130_67 = zext i9 %tmp_33" [d1.cpp:130]   --->   Operation 742 'zext' 'zext_ln130_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln130_68 = zext i9 %tmp_33" [d1.cpp:130]   --->   Operation 743 'zext' 'zext_ln130_68' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 744 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln130_68, i28 %add_ln130_1" [d1.cpp:130]   --->   Operation 744 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i28 %add_ln130_1" [d1.cpp:131]   --->   Operation 745 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 746 [1/1] (0.97ns)   --->   "%add_ln131 = add i29 %zext_ln130_67, i29 %zext_ln131" [d1.cpp:131]   --->   Operation 746 'add' 'add_ln131' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 747 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln131, i32 28" [d1.cpp:131]   --->   Operation 747 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i1 %tmp" [d1.cpp:131]   --->   Operation 748 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i28 %add_ln131_3" [d1.cpp:131]   --->   Operation 749 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 750 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln131_2, i29 %zext_ln131_1" [d1.cpp:131]   --->   Operation 750 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i9 %tmp_34" [d1.cpp:138]   --->   Operation 751 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 752 [1/1] (0.77ns)   --->   "%add_ln138_12 = add i10 %zext_ln138_1, i10 %zext_ln130_66" [d1.cpp:138]   --->   Operation 752 'add' 'add_ln138_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i10 %add_ln138_12" [d1.cpp:138]   --->   Operation 753 'zext' 'zext_ln138_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 754 [1/1] (0.97ns)   --->   "%out1_w_8 = add i28 %zext_ln138_2, i28 %add_ln138_3" [d1.cpp:138]   --->   Operation 754 'add' 'out1_w_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i28 %add_ln138_3" [d1.cpp:139]   --->   Operation 755 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i10 %add_ln138_12" [d1.cpp:139]   --->   Operation 756 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 757 [1/1] (0.97ns)   --->   "%add_ln139 = add i29 %zext_ln139_1, i29 %zext_ln139" [d1.cpp:139]   --->   Operation 757 'add' 'add_ln139' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln139, i32 28" [d1.cpp:139]   --->   Operation 758 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i1 %tmp_15" [d1.cpp:139]   --->   Operation 759 'zext' 'zext_ln139_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i28 %add_ln139_2" [d1.cpp:139]   --->   Operation 760 'zext' 'zext_ln139_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 761 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln139_3, i29 %zext_ln139_2" [d1.cpp:139]   --->   Operation 761 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 762 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln130_39" [d1.cpp:145]   --->   Operation 762 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 763 [2/2] (0.48ns)   --->   "%call_ln149 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln149_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d1.cpp:149]   --->   Operation 763 'call' 'call_ln149' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 764 [1/2] (0.00ns)   --->   "%call_ln149 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln149_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d1.cpp:149]   --->   Operation 764 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 765 [5/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 765 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 766 [4/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 766 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 767 [3/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 767 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 768 [2/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 768 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 769 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [d1.cpp:3]   --->   Operation 769 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 770 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 16, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 770 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 771 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 771 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 772 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 772 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 773 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 773 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 774 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 774 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 775 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 775 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 776 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 776 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 777 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 777 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 778 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 778 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 779 [1/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d1.cpp:153]   --->   Operation 779 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 780 [1/1] (0.00ns)   --->   "%ret_ln153 = ret" [d1.cpp:153]   --->   Operation 780 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d1.cpp:24) [89]  (0.000 ns)
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [90]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [90]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [90]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [90]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [90]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [90]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [90]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d1.cpp:24) on port 'mem' (d1.cpp:24) [90]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln24', d1.cpp:24) to 'test_Pipeline_ARRAY_1_READ' [91]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d1.cpp:31) [110]  (0.000 ns)
	bus request operation ('empty_38', d1.cpp:31) on port 'mem' (d1.cpp:31) [111]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d1.cpp:31) on port 'mem' (d1.cpp:31) [111]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d1.cpp:31) on port 'mem' (d1.cpp:31) [111]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d1.cpp:31) on port 'mem' (d1.cpp:31) [111]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d1.cpp:31) on port 'mem' (d1.cpp:31) [111]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d1.cpp:31) on port 'mem' (d1.cpp:31) [111]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d1.cpp:31) on port 'mem' (d1.cpp:31) [111]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', d1.cpp:31) on port 'mem' (d1.cpp:31) [111]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln31', d1.cpp:31) to 'test_Pipeline_ARRAY_2_READ' [112]  (1.216 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_37_1' [130]  (0.797 ns)

 <State 24>: 0.427ns
The critical path consists of the following:
	'load' operation ('arg1_r_8_loc_load') on local variable 'arg1_r_8_loc' [99]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_62_5' [145]  (0.427 ns)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.427ns
The critical path consists of the following:
	'load' operation ('add169_1_1188_loc_load') on local variable 'add169_1_1188_loc' [155]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_88_9' [162]  (0.427 ns)

 <State 27>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.316 ns)
'mul' operation ('mul_ln130_8', d1.cpp:130) [371]  (2.104 ns)
	'add' operation ('add_ln130_2', d1.cpp:130) [386]  (1.085 ns)
	'add' operation ('add_ln130_3', d1.cpp:130) [388]  (1.093 ns)

 <State 28>: 7.127ns
The critical path consists of the following:
	'load' operation ('add138205_loc_load') on local variable 'add138205_loc' [146]  (0.000 ns)
	'add' operation ('arr', d1.cpp:120) [239]  (0.819 ns)
	'add' operation ('add_ln130_9', d1.cpp:130) [402]  (0.000 ns)
	'add' operation ('add_ln130_10', d1.cpp:130) [403]  (0.822 ns)
	'add' operation ('add_ln130_12', d1.cpp:130) [405]  (1.100 ns)
	'add' operation ('add_ln130_11', d1.cpp:130) [409]  (1.108 ns)
	'add' operation ('add_ln130_17', d1.cpp:130) [443]  (1.085 ns)
	'add' operation ('add_ln130_18', d1.cpp:130) [445]  (1.093 ns)
	'add' operation ('add_ln130_20', d1.cpp:130) [447]  (1.100 ns)

 <State 29>: 6.737ns
The critical path consists of the following:
	'load' operation ('p_loc14_load') on local variable 'p_loc14' [151]  (0.000 ns)
	'add' operation ('add_ln134_1', d1.cpp:134) [618]  (1.085 ns)
	'add' operation ('add_ln134', d1.cpp:134) [619]  (0.819 ns)
	'add' operation ('add_ln135_1', d1.cpp:135) [634]  (1.085 ns)
	'add' operation ('add_ln135', d1.cpp:135) [635]  (0.819 ns)
	'add' operation ('add_ln136_1', d1.cpp:136) [653]  (1.085 ns)
	'add' operation ('add_ln136', d1.cpp:136) [654]  (0.819 ns)
	'add' operation ('add_ln138', d1.cpp:138) [663]  (1.025 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d1.cpp:149) [719]  (0.000 ns)
	bus request operation ('empty_39', d1.cpp:149) on port 'mem' (d1.cpp:149) [720]  (7.300 ns)

 <State 31>: 4.240ns
The critical path consists of the following:
	'add' operation ('add_ln130_34', d1.cpp:130) [560]  (1.025 ns)
	'add' operation ('add_ln138_12', d1.cpp:138) [677]  (0.776 ns)
	'add' operation ('add_ln139', d1.cpp:139) [682]  (0.975 ns)
	'add' operation ('out1_w', d1.cpp:139) [695]  (0.975 ns)
	'call' operation ('call_ln149', d1.cpp:149) to 'test_Pipeline_ARRAY_WRITE' [721]  (0.489 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d1.cpp:153) on port 'mem' (d1.cpp:153) [722]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d1.cpp:153) on port 'mem' (d1.cpp:153) [722]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d1.cpp:153) on port 'mem' (d1.cpp:153) [722]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d1.cpp:153) on port 'mem' (d1.cpp:153) [722]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d1.cpp:153) on port 'mem' (d1.cpp:153) [722]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
