# DFT Scan Chain Insertion and ATPG using Fault (Open-Source)

This repository presents a **complete RTL-to-ATPG Design for Testability (DFT) flow**
implemented using **open-source EDA tools**.  
The flow includes **synthesis, scan chain insertion, scan cut, ATPG, and fault coverage analysis**.

The design under test is a **4-bit synchronous counter**, implemented using the
**osu035 standard cell library** and tested using the **Fault DFT tool**.

---

## ðŸ“˜ Course Information
- **Course:** ECS324 â€“ VLSI Testing
- **Experiment:** Scan Insertion and ATPG using Fault
- **Author:** Nandakishor PB
- **Platform:** Ubuntu Linux
- **Tools:** OSS CAD Suite, Yosys, Fault

---

## ðŸŽ¯ Objectives
- Convert RTL design into gate-level netlist
- Insert scan chains automatically
- Prepare sequential design for ATPG
- Generate and compact test vectors
- Measure fault coverage
- Understand all intermediate files generated

---

## ðŸ›  Tools & Libraries Used
- **OSS CAD Suite**
- **Yosys** â€“ RTL synthesis
- **Fault** â€“ Scan insertion, scan cut, ATPG
- **osu035 Standard Cell Library**
  - Liberty file (`.lib`)
  - Cell models (`.v`)

---

## ðŸ“‚ Repository Structure

â”œâ”€â”€doc

â”œâ”€â”€ screenshots

â”œâ”€â”€ counter.v # RTL design

â”œâ”€â”€ synth.ys # Yosys synthesis script

â”œâ”€â”€ counter_trial.v # Synthesized gate-level netlist

â”œâ”€â”€ oscu35_standandarcells.lib # Standard cell liberty file

â”œâ”€â”€ osu035_stdcells.v # Cell models for ATPG

â”œâ”€â”€ counter_scan1.v # Scan-inserted netlist

â”œâ”€â”€ counter_scan_cut.v # Scan-cut netlist

â”œâ”€â”€ patterns.tv.json # Final ATPG test vectors

â”œâ”€â”€ patterns.raw_tv.json # Raw test vectors

â”œâ”€â”€ coverage.yml # Fault coverage report
