// Seed: 3657051196
module module_0;
  logic [7:0][1] id_1;
  always begin : LABEL_0
    $unsigned(99);
    ;
  end
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output logic id_2,
    input tri id_3,
    input wand id_4[1  ||  1 : 1],
    output wire id_5,
    input wor id_6,
    output wor id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    output uwire id_11,
    input supply0 id_12,
    input tri id_13,
    input tri id_14,
    input supply1 id_15
);
  always id_2 <= id_1;
  module_0 modCall_1 ();
  logic id_17 = -1 - id_14, id_18;
endmodule
