Drill report for LVBMS_A_Sample_R2.kicad_pcb
Created on 25/06/2023 9:52:29 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'LVBMS_A_Sample_R2.drl' contains
    plated through holes:
    =============================================================
    T1  0.250mm  0.0098"  (127 holes)
    T2  0.300mm  0.0118"  (1 hole)
    T3  0.400mm  0.0157"  (51 holes)
    T4  1.000mm  0.0394"  (22 holes)

    Total plated holes count 201


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
