Analysis & Synthesis report for clock
Tue Mar 19 16:45:22 2019
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Parameter Settings for User Entity Instance: 7485:inst51
  9. Parameter Settings for User Entity Instance: 7485:inst52
 10. Parameter Settings for User Entity Instance: 7485:inst55
 11. Analysis & Synthesis Equations
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Mar 19 16:45:22 2019    ;
; Quartus II Version          ; 5.0 Build 148 04/26/2005 SJ Full Version ;
; Revision Name               ; clock                                    ;
; Top-level Entity Name       ; clock                                    ;
; Family                      ; MAX II                                   ;
; Total logic elements        ; 109                                      ;
; Total pins                  ; 45                                       ;
; Total virtual pins          ; 0                                        ;
; UFM blocks                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Device                                                             ; EPM240T100C5 ;               ;
; Top-level entity name                                              ; clock        ; clock         ;
; Family name                                                        ; MAX II       ; Stratix       ;
; Use smart compilation                                              ; Off          ; Off           ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Preserve fewer node names                                          ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; State Machine Processing                                           ; Auto         ; Auto          ;
; Extract Verilog State Machines                                     ; On           ; On            ;
; Extract VHDL State Machines                                        ; On           ; On            ;
; Add Pass-Through Logic to Inferred RAMs                            ; On           ; On            ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Redundant Logic Cells                                       ; Off          ; Off           ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- MAX II                                   ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto RAM Block Balancing                                           ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Maximum Number of M512 Memory Blocks                               ; -1           ; -1            ;
; Maximum Number of M4K Memory Blocks                                ; -1           ; -1            ;
; Maximum Number of M-RAM Memory Blocks                              ; -1           ; -1            ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off          ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                 ; On           ; On            ;
+--------------------------------------------------------------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; clock.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Documents and Settings/Administrator/×ÀÃæ/CLOCK_BASE/clock/clock.bdf ;
; 74193.bdf                        ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/others/maxplus2/74193.bdf                 ;
; 7448.bdf                         ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/others/maxplus2/7448.bdf                  ;
; 7485.tdf                         ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/others/maxplus2/7485.tdf                  ;
; aglobal.inc                      ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/aglobal.inc                 ;
; f7485.bdf                        ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/others/maxplus2/f7485.bdf                 ;
; 74194.bdf                        ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/others/maxplus2/74194.bdf                 ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+---------------------------------+-----------+
; Resource                        ; Usage     ;
+---------------------------------+-----------+
; Total logic elements            ; 109       ;
; Total combinational functions   ; 74        ;
;     -- Total 4-input functions  ; 45        ;
;     -- Total 3-input functions  ; 16        ;
;     -- Total 2-input functions  ; 12        ;
;     -- Total 1-input functions  ; 0         ;
;     -- Total 0-input functions  ; 1         ;
; Combinational cells for routing ; 0         ;
; Total registers                 ; 36        ;
; I/O pins                        ; 45        ;
; Maximum fan-out node            ; high_1    ;
; Maximum fan-out                 ; 33        ;
; Total fan-out                   ; 384       ;
; Average fan-out                 ; 2.49      ;
+---------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
; |clock                     ; 109 (19)    ; 36           ; 0          ; 45   ; 0            ; 73 (19)      ; 35 (0)            ; 1 (0)            ; 0 (0)           ; |clock              ;
;    |74193:ins10|           ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |clock|74193:ins10  ;
;    |74193:ins11|           ; 10 (10)     ; 4            ; 0          ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; |clock|74193:ins11  ;
;    |74193:ins6|            ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |clock|74193:ins6   ;
;    |74193:ins7|            ; 10 (10)     ; 4            ; 0          ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |clock|74193:ins7   ;
;    |74193:ins8|            ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |clock|74193:ins8   ;
;    |74193:ins9|            ; 10 (10)     ; 4            ; 0          ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |clock|74193:ins9   ;
;    |74194:inst47|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |clock|74194:inst47 ;
;    |74194:inst48|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |clock|74194:inst48 ;
;    |74194:inst49|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; |clock|74194:inst49 ;
;    |7448:inst4|            ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clock|7448:inst4   ;
;    |7448:inst|             ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clock|7448:inst    ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: 7485:inst51 ;
+------------------------+--------+------------------------+
; Parameter Name         ; Value  ; Type                   ;
+------------------------+--------+------------------------+
; DEVICE_FAMILY          ; MAX II ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE         ;
+------------------------+--------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: 7485:inst52 ;
+------------------------+--------+------------------------+
; Parameter Name         ; Value  ; Type                   ;
+------------------------+--------+------------------------+
; DEVICE_FAMILY          ; MAX II ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE         ;
+------------------------+--------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: 7485:inst55 ;
+------------------------+--------+------------------------+
; Parameter Name         ; Value  ; Type                   ;
+------------------------+--------+------------------------+
; DEVICE_FAMILY          ; MAX II ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE         ;
+------------------------+--------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Documents and Settings/Administrator/×ÀÃæ/CLOCK_BASE/clock/clock.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Tue Mar 19 16:45:21 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock
Info: Found 1 design units, including 1 entities, in source file clock.bdf
    Info: Found entity 1: clock
Info: Elaborating entity "clock" for the top level hierarchy
Warning: Block or symbol "NOT" of instance "inst12" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst41" overlaps another block or symbol
Warning: Port "D" of type 74193 and instance "ins9" is missing source signal
Warning: Port "C" of type 74193 and instance "ins9" is missing source signal
Warning: Port "B" of type 74193 and instance "ins9" is missing source signal
Warning: Port "A" of type 74193 and instance "ins9" is missing source signal
Warning: Port "D" of type 74193 and instance "ins8" is missing source signal
Warning: Port "C" of type 74193 and instance "ins8" is missing source signal
Warning: Port "B" of type 74193 and instance "ins8" is missing source signal
Warning: Port "A" of type 74193 and instance "ins8" is missing source signal
Warning: Port "D" of type 74193 and instance "ins7" is missing source signal
Warning: Port "C" of type 74193 and instance "ins7" is missing source signal
Warning: Port "B" of type 74193 and instance "ins7" is missing source signal
Warning: Port "A" of type 74193 and instance "ins7" is missing source signal
Warning: Port "D" of type 74193 and instance "ins6" is missing source signal
Warning: Port "C" of type 74193 and instance "ins6" is missing source signal
Warning: Port "B" of type 74193 and instance "ins6" is missing source signal
Warning: Port "A" of type 74193 and instance "ins6" is missing source signal
Warning: Port "D" of type 74193 and instance "ins10" is missing source signal
Warning: Port "C" of type 74193 and instance "ins10" is missing source signal
Warning: Port "B" of type 74193 and instance "ins10" is missing source signal
Warning: Port "A" of type 74193 and instance "ins10" is missing source signal
Warning: Port "D" of type 74193 and instance "ins11" is missing source signal
Warning: Port "C" of type 74193 and instance "ins11" is missing source signal
Warning: Port "B" of type 74193 and instance "ins11" is missing source signal
Warning: Port "A" of type 74193 and instance "ins11" is missing source signal
Warning: Port "RBIN" of type 7448 and instance "inst" is missing source signal
Warning: Port "BIN" of type 7448 and instance "inst" is missing source signal
Warning: Port "LTN" of type 7448 and instance "inst" is missing source signal
Warning: Port "RBIN" of type 7448 and instance "inst4" is missing source signal
Warning: Port "BIN" of type 7448 and instance "inst4" is missing source signal
Warning: Port "LTN" of type 7448 and instance "inst4" is missing source signal
Warning: Port "AEBI" of type 7485 and instance "inst51" is missing source signal
Warning: Port "AGBI" of type 7485 and instance "inst51" is missing source signal
Warning: Port "ALBI" of type 7485 and instance "inst51" is missing source signal
Warning: Port "AEBI" of type 7485 and instance "inst52" is missing source signal
Warning: Port "AGBI" of type 7485 and instance "inst52" is missing source signal
Warning: Port "ALBI" of type 7485 and instance "inst52" is missing source signal
Warning: Port "AEBI" of type 7485 and instance "inst55" is missing source signal
Warning: Port "AGBI" of type 7485 and instance "inst55" is missing source signal
Warning: Port "ALBI" of type 7485 and instance "inst55" is missing source signal
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/others/maxplus2/74193.bdf
    Info: Found entity 1: 74193
Info: Elaborating entity "74193" for hierarchy "74193:ins9"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/others/maxplus2/7448.bdf
    Info: Found entity 1: 7448
Info: Elaborating entity "7448" for hierarchy "7448:inst"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/others/maxplus2/7485.tdf
    Info: Found entity 1: 7485
Info: Elaborating entity "7485" for hierarchy "7485:inst51"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/others/maxplus2/f7485.bdf
    Info: Found entity 1: f7485
Info: Elaborating entity "f7485" for hierarchy "7485:inst51|f7485:sub"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/others/maxplus2/74194.bdf
    Info: Found entity 1: 74194
Info: Elaborating entity "74194" for hierarchy "74194:inst47"
Info: Ignored 3 buffer(s)
    Info: Ignored 3 CASCADE buffer(s)
Info: Implemented 154 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 37 output pins
    Info: Implemented 109 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Processing ended: Tue Mar 19 16:45:22 2019
    Info: Elapsed time: 00:00:01


