
digital_Theremin.elf:     file format elf32-littlenios2
digital_Theremin.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000244

Program Header:
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00017060 memsz 0x000171fc flags rwx
    LOAD off    0x00019000 vaddr 0x097f0000 paddr 0x097f0000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  097f0000  097f0000  00019000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000131d8  04000244  04000244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00002060  0401341c  0401341c  0001441c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001c04  0401547c  0401547c  0001647c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0000019c  04017080  04017080  00018080  2**2
                  ALLOC, SMALL_DATA
  6 .dram_cntrl   00000000  0401721c  0401721c  00019000  2**0
                  CONTENTS
  7 .epcs_cntl_avl_mem 00000000  097f0020  097f0020  00019000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00019000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000fe8  00000000  00000000  00019028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0002620e  00000000  00000000  0001a010  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00009b51  00000000  00000000  0004021e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000c30b  00000000  00000000  00049d6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00002b94  00000000  00000000  0005607c  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000045c1  00000000  00000000  00058c10  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00017868  00000000  00000000  0005d1d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000050  00000000  00000000  00074a3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000018b8  00000000  00000000  00074a90  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0007a106  2**0
                  CONTENTS, READONLY
 19 .cpu          00000003  00000000  00000000  0007a109  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0007a10c  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0007a10d  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0007a10e  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  0007a112  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  0007a116  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   00000004  00000000  00000000  0007a11a  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    00000004  00000000  00000000  0007a11e  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   00000004  00000000  00000000  0007a122  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000010  00000000  00000000  0007a126  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 0000004b  00000000  00000000  0007a136  2**0
                  CONTENTS, READONLY
 30 .jdi          00006558  00000000  00000000  0007a181  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000af030  00000000  00000000  000806d9  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
097f0000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
04000244 l    d  .text	00000000 .text
0401341c l    d  .rodata	00000000 .rodata
0401547c l    d  .rwdata	00000000 .rwdata
04017080 l    d  .bss	00000000 .bss
0401721c l    d  .dram_cntrl	00000000 .dram_cntrl
097f0020 l    d  .epcs_cntl_avl_mem	00000000 .epcs_cntl_avl_mem
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../digital_Theremin_bsp//obj/HAL/src/crt0.o
04000288 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 audio.c
00000000 l    df *ABS*	00000000 bahnschriftCondensed_22.c
00000000 l    df *ABS*	00000000 gui.c
00000000 l    df *ABS*	00000000 simple_text.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 touch_isr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
04014e52 l     O .rodata	00000010 zeroes.4404
04004548 l     F .text	000000bc __sbprintf
04014e62 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
04004758 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
04006288 l     F .text	00000008 __fp_unlock
0400629c l     F .text	0000019c __sinit.part.1
04006438 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0401547c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
040158c0 l     O .rwdata	00000020 lc_ctype_charset
040158a0 l     O .rwdata	00000020 lc_message_charset
040158e0 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
04014e94 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
040096ec l     F .text	000000fc __sprint_r.part.0
04014fc8 l     O .rodata	00000010 blanks.4348
04014fb8 l     O .rodata	00000010 zeroes.4349
0400ac78 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
0400ea60 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0400eb6c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0400eb98 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0400ef24 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
0400f004 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0400f1d8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
0401706c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
0400f5f8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0400f72c l     F .text	00000034 alt_dev_reg
04015ec8 l     O .rwdata	00001060 jtag
04016f28 l     O .rwdata	000000dc epcs_cntl
04017004 l     O .rwdata	00000030 audio_and_video_config_0
00000000 l    df *ABS*	00000000 LT24_Controller.c
00000000 l    df *ABS*	00000000 Pitch_generation.c
00000000 l    df *ABS*	00000000 Volume_generation.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
04010958 l     F .text	0000020c altera_avalon_jtag_uart_irq
04010b64 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
04011398 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_epcq_controller.c
0401148c l     F .text	00000034 alt_flash_device_register
04011ef0 l     F .text	00000088 alt_epcq_poll_for_write_in_progress
04011e54 l     F .text	0000009c alt_epcq_validate_read_write_arguments
00000000 l    df *ABS*	00000000 altera_up_avalon_audio_and_video_config.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0401279c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04012b24 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
04012c64 l     F .text	0000003c alt_get_errno
04012ca0 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
040170c0 g     O .bss	00000004 alt_instruction_exception_handler
040120bc g     F .text	00000038 alt_up_av_config_reset
04008d30 g     F .text	00000074 _mprec_log10
04012514 g     F .text	00000058 alt_up_av_config_read_D5M_cfg_register
04008e1c g     F .text	0000008c __any_on
0400b214 g     F .text	00000054 _isatty_r
0400fad8 g     F .text	00000070 LCD_DrawPoint
04014ea0 g     O .rodata	00000028 __mprec_tinytens
0401212c g     F .text	00000034 alt_up_av_config_disable_interrupt
0400f114 g     F .text	0000007c alt_main
040021c8 g     F .text	000000c0 _puts_r
0401711c g     O .bss	00000100 alt_irq
0400b268 g     F .text	00000060 _lseek_r
0400d460 g     F .text	00000088 .hidden __eqdf2
0401041c g     F .text	00000028 read_delay_gli
04014956 g     O .rodata	0000017c arial_22ptDescriptors
0401721c g       *ABS*	00000000 __alt_heap_start
040121f0 g     F .text	000000a4 alt_up_av_config_write_audio_cfg_register
0400218c g     F .text	0000003c printf
0400b480 g     F .text	0000009c _wcrtomb_r
040095ac g     F .text	0000005c __sseek
040065d8 g     F .text	00000010 __sinit
0400b328 g     F .text	00000140 __swbuf_r
040070a0 g     F .text	0000007c _setlocale_r
04006440 g     F .text	00000068 __sfmoreglue
0400f1b4 g     F .text	00000024 __malloc_unlock
04000a68 g     F .text	000000d8 draw_glissando_on_off
040103f4 g     F .text	00000028 read_freq_pitch
04017037 g     O .rwdata	00000001 pen_IRS_enable
04007c28 g     F .text	0000015c memmove
040065c0 g     F .text	00000018 _cleanup
04007eac g     F .text	000000a8 _Balloc
04017088 g     O .bss	00000004 ton_delay
0400d4e8 g     F .text	000000dc .hidden __gtdf2
04012eb8 g     F .text	00000024 altera_nios2_gen2_irq_init
097f0000 g     F .entry	00000000 __reset
04017036 g     O .rwdata	00000001 CommandGetY
0400fa4c g     F .text	0000008c LCD_Clear
0400b1b8 g     F .text	0000005c _fstat_r
040170a4 g     O .bss	00000004 errno
04009528 g     F .text	00000008 __seofread
040170b0 g     O .bss	00000004 alt_argv
0401f034 g       *ABS*	00000000 _gp
0400f5c8 g     F .text	00000030 usleep
04010444 g     F .text	000001e4 get_pixel_pitch_accuracy
04001f88 g     F .text	00000068 touch_init
09000000 g       *ABS*	00000000 __alt_mem_epcs_cntl_avl_mem
04015d48 g     O .rwdata	00000180 alt_fd_list
0401293c g     F .text	00000090 alt_find_dev
04002014 g     F .text	00000148 memcpy
04006290 g     F .text	0000000c _cleanup_r
0400e74c g     F .text	000000dc .hidden __floatsidf
04012be8 g     F .text	0000007c alt_io_redirect
0400d5c4 g     F .text	000000f4 .hidden __ltdf2
0401341c g       *ABS*	00000000 __DTOR_END__
04002288 g     F .text	00000014 puts
04012a88 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0400940c g     F .text	00000074 __fpclassifyd
040012d8 g     F .text	000000c8 get_string_width
04008c8c g     F .text	000000a4 __ratio
0400ac5c g     F .text	0000001c __vfiprintf_internal
04000434 g     F .text	0000010c draw_main_screen
04010d5c g     F .text	0000021c altera_avalon_jtag_uart_read
0400215c g     F .text	00000030 _printf_r
0400c210 g     F .text	00000064 .hidden __udivsi3
0400ef60 g     F .text	000000a4 isatty
04014ef0 g     O .rodata	000000c8 __mprec_tens
0400711c g     F .text	0000000c __locale_charset
0400028c g     F .text	00000114 codec_wm8731_init
040170a0 g     O .bss	00000004 __malloc_top_pad
0401203c g     F .text	00000080 alt_up_av_config_read_data
04017040 g     O .rwdata	00000004 __mb_cur_max
0400714c g     F .text	0000000c _localeconv_r
040082b8 g     F .text	0000003c __i2b
04006a5c g     F .text	000004bc __sfvwrite_r
04009480 g     F .text	00000054 _sbrk_r
0400b2c8 g     F .text	00000060 _read_r
04017060 g     O .rwdata	00000004 alt_max_fd
0400aeac g     F .text	000000f0 _fclose_r
04006258 g     F .text	00000030 fflush
0401709c g     O .bss	00000004 __malloc_max_sbrked_mem
0400c2cc g     F .text	000008ac .hidden __adddf3
04008a34 g     F .text	0000010c __b2d
0400bbe0 g     F .text	00000538 .hidden __umoddi3
0400f040 g     F .text	000000d4 lseek
04017038 g     O .rwdata	00000004 _global_impure_ptr
04008ea8 g     F .text	00000564 _realloc_r
0401721c g       *ABS*	00000000 __bss_end
0400ee34 g     F .text	000000f0 alt_iic_isr_register
0400f4c0 g     F .text	00000108 alt_tick
0400b668 g     F .text	00000578 .hidden __udivdi3
0400b114 g     F .text	00000024 _fputwc_r
04014ec8 g     O .rodata	00000028 __mprec_bigtens
0400809c g     F .text	00000104 __s2b
0400e828 g     F .text	000000a8 .hidden __floatunsidf
04008774 g     F .text	00000060 __mcmp
040065f8 g     F .text	00000018 __fp_lock_all
0400ede8 g     F .text	0000004c alt_ic_irq_enabled
0401343a g     O .rodata	0000151c arial_22ptBitmaps
0400f424 g     F .text	0000009c alt_alarm_stop
040170a8 g     O .bss	00000004 alt_irq_active
040000fc g     F .exceptions	000000d4 alt_irq_handler
04010360 g     F .text	00000038 set_cntrl_reg
04015d20 g     O .rwdata	00000028 alt_dev_null
04010328 g     F .text	00000038 set_glissando_delay
04000540 g     F .text	00000160 draw_calibrating_screen
0401165c g     F .text	00000110 alt_epcq_controller_erase_block
04000d40 g     F .text	000000d8 draw_penta_on_off
040081a0 g     F .text	00000068 __hi0bits
040103c8 g     F .text	0000002c done_calibration_pitch
0400e6cc g     F .text	00000080 .hidden __fixdfsi
04010628 g     F .text	00000030 set_calibration_vol_gen
04017058 g     O .rwdata	00000008 alt_dev_list
0400f634 g     F .text	000000f8 write
0400ebd4 g     F .text	000000b0 fstat
0401070c g     F .text	00000028 read_vol_gain_gen
0400d5c4 g     F .text	000000f4 .hidden __ledf2
040084ec g     F .text	00000140 __pow5mult
04009800 g     F .text	0000145c ___vfiprintf_internal_r
04017094 g     O .bss	00000004 __nlocale_changed
0400c274 g     F .text	00000058 .hidden __umodsi3
0400f92c g     F .text	00000120 LCD_SetRect
04001c78 g     F .text	00000310 touch_isr
04001610 g     F .text	00000054 alarm_callback_vol
0401721c g       *ABS*	00000000 end
04010898 g     F .text	000000c0 altera_avalon_jtag_uart_init
040001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
040013a0 g     F .text	000001f0 vid_print_char
040003a0 g     F .text	00000094 set_vol_test
0401341c g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
04011410 g     F .text	0000007c alt_avalon_timer_sc_init
0400e8d0 g     F .text	00000064 .hidden __clzsi2
04010f78 g     F .text	00000224 altera_avalon_jtag_uart_write
040065e8 g     F .text	00000004 __sfp_lock_acquire
04007b44 g     F .text	000000e4 memchr
04011978 g     F .text	000001e0 alt_epcq_controller_write
04002334 g     F .text	000021f8 ___vfprintf_internal_r
0400674c g     F .text	00000310 _free_r
04007128 g     F .text	00000010 __locale_mb_cur_max
0400f874 g     F .text	000000b8 LCD_SetCursor
04013268 g     F .text	00000180 __call_exitprocs
04017090 g     O .bss	00000004 __mlocale_changed
040008b0 g     F .text	000000ac draw_update_volume_bar
0400095c g     F .text	0000010c draw_help_screen
04017044 g     O .rwdata	00000004 __malloc_sbrk_base
04000244 g     F .text	00000048 _start
04011b58 g     F .text	000000ac alt_epcq_controller_read
040170b8 g     O .bss	00000004 _alt_tick_rate
04000c98 g     F .text	000000a8 draw_update_glissando_delay
0400862c g     F .text	00000148 __lshift
04011fd8 g     F .text	00000064 alt_up_av_config_write_data
0401119c g     F .text	000001fc alt_avalon_spi_command
040170bc g     O .bss	00000004 _alt_nticks
0400f214 g     F .text	000000fc read
0400f798 g     F .text	0000008c alt_sys_init
04013150 g     F .text	00000118 __register_exitproc
0401261c g     F .text	00000058 alt_up_av_config_write_LTM_cfg_register
040082f4 g     F .text	000001f8 __multiply
04010c04 g     F .text	00000068 altera_avalon_jtag_uart_close
04017035 g     O .rwdata	00000001 CommandGetX
040170c4 g     O .bss	00000028 __malloc_current_mallinfo
04008b40 g     F .text	0000014c __d2b
04017084 g     O .bss	00000002 pixel_accuracy_old
040170ec g     O .bss	00000018 my_alarm
04010734 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04012fe4 g     F .text	000000a4 alt_get_fd
04012674 g     F .text	00000128 alt_busy_sleep
04010684 g     F .text	00000038 set_vol_gen
0400ad94 g     F .text	00000054 _close_r
04000b40 g     F .text	00000158 draw_glissando_set
040130d4 g     F .text	0000007c memcmp
040107f4 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0401721c g       *ABS*	00000000 __alt_stack_base
04010844 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
04004604 g     F .text	00000154 __swsetup_r
04017080 g     O .bss	00000004 i2c_dev
0400cb78 g     F .text	000008e8 .hidden __divdf3
040064a8 g     F .text	00000118 __sfp
04008da4 g     F .text	00000078 __copybits
04015918 g     O .rwdata	00000408 __malloc_av_
040065f4 g     F .text	00000004 __sinit_lock_release
0400d6b8 g     F .text	00000718 .hidden __muldf3
040094d4 g     F .text	00000054 __sread
04012edc g     F .text	00000108 alt_find_file
040127d8 g     F .text	000000a4 alt_dev_llist_insert
0400f190 g     F .text	00000024 __malloc_lock
0400f374 g     F .text	000000b0 sbrk
040061fc g     F .text	0000005c _fflush_r
0400ade8 g     F .text	000000c4 _calloc_r
04017078 g     O .rwdata	00000008 alt_flash_dev_list
04017080 g       *ABS*	00000000 __bss_start
0400fcb8 g     F .text	00000670 LCD_Init
04007d84 g     F .text	00000128 memset
04001664 g     F .text	00000614 main
040170b4 g     O .bss	00000004 alt_envp
04017098 g     O .bss	00000004 __malloc_max_total_mem
04010794 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0400b468 g     F .text	00000018 __swbuf
04009608 g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
0400af9c g     F .text	00000014 fclose
04000774 g     F .text	0000013c draw_volume_screen
04004958 g     F .text	00001688 _dtoa_r
04007338 g     F .text	0000080c _malloc_r
0400b5dc g     F .text	00000030 __ascii_wctomb
04017064 g     O .rwdata	00000004 alt_errno
04006f18 g     F .text	000000c4 _fwalk
0400f824 g     F .text	00000050 Delay_Ms
0400c118 g     F .text	00000084 .hidden __divsi3
04006628 g     F .text	00000124 _malloc_trim_r
0401341c g       *ABS*	00000000 __CTOR_END__
04009610 g     F .text	000000dc strcmp
04001590 g     F .text	00000080 alarm_callback
04017104 g     O .bss	00000018 vol_alarm
0401341c g       *ABS*	00000000 __DTOR_LIST__
0400d460 g     F .text	00000088 .hidden __nedf2
04011f78 g     F .text	00000060 alt_up_av_config_open_dev
040106e4 g     F .text	00000028 read_cntrl_vol_gen
0400f760 g     F .text	00000038 alt_irq_init
0400f310 g     F .text	00000064 alt_release_fd
04014fd8 g     O .rodata	00000100 .hidden __clz_tab
04000e18 g     F .text	000000c0 draw_display_ton
0401708c g     O .bss	00000004 _PathLocale
04013088 g     F .text	00000014 atexit
0400ad34 g     F .text	00000060 _write_r
040121b8 g     F .text	00000038 alt_up_av_config_read_ready
04007158 g     F .text	00000018 setlocale
0401703c g     O .rwdata	00000004 _impure_ptr
040170ac g     O .bss	00000004 alt_argc
04005fe0 g     F .text	0000021c __sflush_r
040128dc g     F .text	00000060 _do_dtors
04007144 g     F .text	00000008 __locale_cjk_lang
040115d0 g     F .text	0000008c alt_epcq_controller_get_info
04000020 g       .exceptions	00000000 alt_irq_entry
040089d0 g     F .text	00000064 __ulp
04006610 g     F .text	00000018 __fp_unlock_all
04017050 g     O .rwdata	00000008 alt_fs_list
04001194 g     F .text	00000144 vid_print_string
040106bc g     F .text	00000028 read_freq_vol_gen
04007170 g     F .text	0000000c localeconv
040120f4 g     F .text	00000038 alt_up_av_config_enable_interrupt
0400ec84 g     F .text	00000050 alt_ic_isr_register
040006a0 g     F .text	000000d4 draw_calibrating_screen_done
04012160 g     F .text	00000058 alt_up_av_config_read_acknowledge
040124bc g     F .text	00000058 alt_up_av_config_write_DC2_cfg_register
04017080 g       *ABS*	00000000 _edata
04011c04 g     F .text	00000250 altera_epcq_controller_init
0401721c g       *ABS*	00000000 _end
040129cc g     F .text	00000068 alt_flash_open_dev
0400afb0 g     F .text	00000164 __fputwc
04010c6c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
04017034 g     O .rwdata	00000001 cntrl_reg
04001ff0 g     F .text	00000024 get_xy
0400ed5c g     F .text	0000008c alt_ic_irq_disable
04009530 g     F .text	0000007c __swrite
04017048 g     O .rwdata	00000004 __malloc_trim_threshold
04007138 g     F .text	0000000c __locale_msgcharset
0401309c g     F .text	00000038 exit
0400fb48 g     F .text	000000d0 LCD_DrawRect
04006fdc g     F .text	000000c4 _fwalk_reent
040087d4 g     F .text	000001fc __mdiff
04012a34 g     F .text	00000054 alt_flash_close_dev
040125c4 g     F .text	00000058 alt_up_av_config_read_LTM_cfg_register
0400c19c g     F .text	00000074 .hidden __modsi3
040114c0 g     F .text	00000110 alt_epcq_controller_lock
08000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
040065ec g     F .text	00000004 __sfp_lock_release
0400fc18 g     F .text	000000a0 vid_set_pixel
040133e8 g     F .text	00000034 _exit
04010658 g     F .text	0000002c done_calibration_vol_gen
0400e934 g     F .text	0000012c alt_alarm_start
0401176c g     F .text	0000020c alt_epcq_controller_write_block
0400717c g     F .text	000001bc __smakebuf_r
0400229c g     F .text	00000098 strlen
04012d64 g     F .text	00000154 open
0400d4e8 g     F .text	000000dc .hidden __gedf2
04012294 g     F .text	000000e8 alt_up_av_config_read_video_cfg_register
0401704c g     O .rwdata	00000004 __wctomb
04010398 g     F .text	00000030 set_calibration_pitch
040097e8 g     F .text	00000018 __sprint_r
04000000 g       *ABS*	00000000 __alt_mem_dram_cntrl
04017068 g     O .rwdata	00000004 alt_priority_mask
0400ecd4 g     F .text	00000088 alt_ic_irq_enable
0400452c g     F .text	0000001c __vfprintf_internal
0401256c g     F .text	00000058 alt_up_av_config_write_D5M_cfg_register
0400b60c g     F .text	0000005c _wctomb_r
0400ddd0 g     F .text	000008fc .hidden __subdf3
04008208 g     F .text	000000b0 __lo0bits
04017070 g     O .rwdata	00000008 alt_alarm_list
0401287c g     F .text	00000060 _do_ctors
04000ed8 g     F .text	000002bc draw_display_ton_update
0400b51c g     F .text	000000c0 wcrtomb
0400ea9c g     F .text	000000d0 close
0401237c g     F .text	000000e8 alt_up_av_config_write_video_cfg_register
0400b138 g     F .text	00000080 fputwc
040065f0 g     F .text	00000004 __sinit_lock_acquire
04007f7c g     F .text	00000120 __multadd
04007f54 g     F .text	00000028 _Bfree
04012464 g     F .text	00000058 alt_up_av_config_read_DC2_cfg_register



Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000fc0 	call	40000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000706 	br	40000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 400008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4000098:	40001d00 	call	40001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 400009c:	1000021e 	bne	r2,zero,40000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000f8:	ef80083a 	eret

040000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000fc:	defff904 	addi	sp,sp,-28
 4000100:	dfc00615 	stw	ra,24(sp)
 4000104:	df000515 	stw	fp,20(sp)
 4000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 400010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000110:	0005313a 	rdctl	r2,ipending
 4000114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4000118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000124:	00800044 	movi	r2,1
 4000128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400012c:	e0fffb17 	ldw	r3,-20(fp)
 4000130:	e0bffc17 	ldw	r2,-16(fp)
 4000134:	1884703a 	and	r2,r3,r2
 4000138:	10001426 	beq	r2,zero,400018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400013c:	00810074 	movhi	r2,1025
 4000140:	109c4704 	addi	r2,r2,28956
 4000144:	e0fffd17 	ldw	r3,-12(fp)
 4000148:	180690fa 	slli	r3,r3,3
 400014c:	10c5883a 	add	r2,r2,r3
 4000150:	10c00017 	ldw	r3,0(r2)
 4000154:	00810074 	movhi	r2,1025
 4000158:	109c4704 	addi	r2,r2,28956
 400015c:	e13ffd17 	ldw	r4,-12(fp)
 4000160:	200890fa 	slli	r4,r4,3
 4000164:	1105883a 	add	r2,r2,r4
 4000168:	10800104 	addi	r2,r2,4
 400016c:	10800017 	ldw	r2,0(r2)
 4000170:	1009883a 	mov	r4,r2
 4000174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4000178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 400017c:	0005313a 	rdctl	r2,ipending
 4000180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4000184:	e0bfff17 	ldw	r2,-4(fp)
 4000188:	00000706 	br	40001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 400018c:	e0bffc17 	ldw	r2,-16(fp)
 4000190:	1085883a 	add	r2,r2,r2
 4000194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4000198:	e0bffd17 	ldw	r2,-12(fp)
 400019c:	10800044 	addi	r2,r2,1
 40001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 40001a4:	003fe106 	br	400012c <__reset+0xfa81012c>

    active = alt_irq_pending ();
 40001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 40001ac:	e0bffb17 	ldw	r2,-20(fp)
 40001b0:	103fdb1e 	bne	r2,zero,4000120 <__reset+0xfa810120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001b4:	0001883a 	nop
}
 40001b8:	0001883a 	nop
 40001bc:	e037883a 	mov	sp,fp
 40001c0:	dfc00117 	ldw	ra,4(sp)
 40001c4:	df000017 	ldw	fp,0(sp)
 40001c8:	dec00204 	addi	sp,sp,8
 40001cc:	f800283a 	ret

040001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40001d0:	defffb04 	addi	sp,sp,-20
 40001d4:	dfc00415 	stw	ra,16(sp)
 40001d8:	df000315 	stw	fp,12(sp)
 40001dc:	df000304 	addi	fp,sp,12
 40001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
 40001e4:	000531fa 	rdctl	r2,exception
 40001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
 40001ec:	e0bffd17 	ldw	r2,-12(fp)
 40001f0:	10801f0c 	andi	r2,r2,124
 40001f4:	1004d0ba 	srli	r2,r2,2
 40001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
 40001fc:	0005333a 	rdctl	r2,badaddr
 4000200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 4000204:	d0a02317 	ldw	r2,-32628(gp)
 4000208:	10000726 	beq	r2,zero,4000228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 400020c:	d0a02317 	ldw	r2,-32628(gp)
 4000210:	e0fffd17 	ldw	r3,-12(fp)
 4000214:	e1bffe17 	ldw	r6,-8(fp)
 4000218:	e17fff17 	ldw	r5,-4(fp)
 400021c:	1809883a 	mov	r4,r3
 4000220:	103ee83a 	callr	r2
 4000224:	00000206 	br	4000230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4000228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 400022c:	0005883a 	mov	r2,zero
}
 4000230:	e037883a 	mov	sp,fp
 4000234:	dfc00117 	ldw	ra,4(sp)
 4000238:	df000017 	ldw	fp,0(sp)
 400023c:	dec00204 	addi	sp,sp,8
 4000240:	f800283a 	ret

Disassembly of section .text:

04000244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 4000244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 4000248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 400024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
 4000250:	00bffd16 	blt	zero,r2,4000248 <__reset+0xfa810248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000254:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
 4000258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 400025c:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 4000260:	d6bc0d14 	ori	gp,gp,61492
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000264:	00810074 	movhi	r2,1025
    ori r2, r2, %lo(__bss_start)
 4000268:	109c2014 	ori	r2,r2,28800

    movhi r3, %hi(__bss_end)
 400026c:	00c10074 	movhi	r3,1025
    ori r3, r3, %lo(__bss_end)
 4000270:	18dc8714 	ori	r3,r3,29212

    beq r2, r3, 1f
 4000274:	10c00326 	beq	r2,r3,4000284 <_start+0x40>

0:
    stw zero, (r2)
 4000278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 400027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 4000280:	10fffd36 	bltu	r2,r3,4000278 <__reset+0xfa810278>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4000284:	400f1140 	call	400f114 <alt_main>

04000288 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 4000288:	003fff06 	br	4000288 <__reset+0xfa810288>

0400028c <codec_wm8731_init>:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/

void codec_wm8731_init(void)
{
 400028c:	defffe04 	addi	sp,sp,-8
 4000290:	dfc00115 	stw	ra,4(sp)
 4000294:	df000015 	stw	fp,0(sp)
 4000298:	d839883a 	mov	fp,sp
	i2c_dev = alt_up_av_config_open_dev("/dev/audio_and_video_config_0");//Opens the Audio/Video Configuration device specified by name
 400029c:	01010074 	movhi	r4,1025
 40002a0:	210d0704 	addi	r4,r4,13340
 40002a4:	4011f780 	call	4011f78 <alt_up_av_config_open_dev>
 40002a8:	d0a01315 	stw	r2,-32692(gp)
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x0F,0x000); //Reset
 40002ac:	d0a01317 	ldw	r2,-32692(gp)
 40002b0:	000d883a 	mov	r6,zero
 40002b4:	014003c4 	movi	r5,15
 40002b8:	1009883a 	mov	r4,r2
 40002bc:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x00,0x01A); //Left Line In Enable Mute 80
 40002c0:	d0a01317 	ldw	r2,-32692(gp)
 40002c4:	01800684 	movi	r6,26
 40002c8:	000b883a 	mov	r5,zero
 40002cc:	1009883a 	mov	r4,r2
 40002d0:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x01,0x01A); //Right Line In Enable Mute
 40002d4:	d0a01317 	ldw	r2,-32692(gp)
 40002d8:	01800684 	movi	r6,26
 40002dc:	01400044 	movi	r5,1
 40002e0:	1009883a 	mov	r4,r2
 40002e4:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x02,0x079); //Left Headphone Out Mute and Enable Simultaneous Load of LHPVOL[6:0] and LZCEN to RHPVOL[6:0] and RZCEN
 40002e8:	d0a01317 	ldw	r2,-32692(gp)
 40002ec:	01801e44 	movi	r6,121
 40002f0:	01400084 	movi	r5,2
 40002f4:	1009883a 	mov	r4,r2
 40002f8:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x03,0x079); //Left Headphone Out Mute and Enable Simultaneous Load of LHPVOL[6:0] and LZCEN to RHPVOL[6:0] and RZCEN
 40002fc:	d0a01317 	ldw	r2,-32692(gp)
 4000300:	01801e44 	movi	r6,121
 4000304:	014000c4 	movi	r5,3
 4000308:	1009883a 	mov	r4,r2
 400030c:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x04,0x010); //Analogue Audio Path Control DAC select
 4000310:	d0a01317 	ldw	r2,-32692(gp)
 4000314:	01800404 	movi	r6,16
 4000318:	01400104 	movi	r5,4
 400031c:	1009883a 	mov	r4,r2
 4000320:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x05,0x007);//DAC Path Control enable high pass filter, 48kHz
 4000324:	d0a01317 	ldw	r2,-32692(gp)
 4000328:	018001c4 	movi	r6,7
 400032c:	01400144 	movi	r5,5
 4000330:	1009883a 	mov	r4,r2
 4000334:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x06,0x000); //Power Down Control enable Power Down for line input, mic input & ADC
 4000338:	d0a01317 	ldw	r2,-32692(gp)
 400033c:	000d883a 	mov	r6,zero
 4000340:	01400184 	movi	r5,6
 4000344:	1009883a 	mov	r4,r2
 4000348:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x07,0x079); //Digital Audio Interface Format Left Justified,  Right Channel DAC Data Left, enable Master Mode
 400034c:	d0a01317 	ldw	r2,-32692(gp)
 4000350:	01801e44 	movi	r6,121
 4000354:	014001c4 	movi	r5,7
 4000358:	1009883a 	mov	r4,r2
 400035c:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x08,0x001); //Sampling Control USB Mode 250fs
 4000360:	d0a01317 	ldw	r2,-32692(gp)
 4000364:	01800044 	movi	r6,1
 4000368:	01400204 	movi	r5,8
 400036c:	1009883a 	mov	r4,r2
 4000370:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x09,0x001); //activat DIGITAL AUDIO INTERFACE
 4000374:	d0a01317 	ldw	r2,-32692(gp)
 4000378:	01800044 	movi	r6,1
 400037c:	01400244 	movi	r5,9
 4000380:	1009883a 	mov	r4,r2
 4000384:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
}
 4000388:	0001883a 	nop
 400038c:	e037883a 	mov	sp,fp
 4000390:	dfc00117 	ldw	ra,4(sp)
 4000394:	df000017 	ldw	fp,0(sp)
 4000398:	dec00204 	addi	sp,sp,8
 400039c:	f800283a 	ret

040003a0 <set_vol_test>:

void set_vol_test(alt_u8 vol_bar)
{
 40003a0:	defffa04 	addi	sp,sp,-24
 40003a4:	dfc00515 	stw	ra,20(sp)
 40003a8:	df000415 	stw	fp,16(sp)
 40003ac:	df000404 	addi	fp,sp,16
 40003b0:	2005883a 	mov	r2,r4
 40003b4:	e0bfff05 	stb	r2,-4(fp)
	alt_u8 vol [10]={47,48,70,92,114,121,140,160,180,200};
 40003b8:	00800bc4 	movi	r2,47
 40003bc:	e0bffc05 	stb	r2,-16(fp)
 40003c0:	00800c04 	movi	r2,48
 40003c4:	e0bffc45 	stb	r2,-15(fp)
 40003c8:	00801184 	movi	r2,70
 40003cc:	e0bffc85 	stb	r2,-14(fp)
 40003d0:	00801704 	movi	r2,92
 40003d4:	e0bffcc5 	stb	r2,-13(fp)
 40003d8:	00801c84 	movi	r2,114
 40003dc:	e0bffd05 	stb	r2,-12(fp)
 40003e0:	00801e44 	movi	r2,121
 40003e4:	e0bffd45 	stb	r2,-11(fp)
 40003e8:	00bfe304 	movi	r2,-116
 40003ec:	e0bffd85 	stb	r2,-10(fp)
 40003f0:	00bfe804 	movi	r2,-96
 40003f4:	e0bffdc5 	stb	r2,-9(fp)
 40003f8:	00bfed04 	movi	r2,-76
 40003fc:	e0bffe05 	stb	r2,-8(fp)
 4000400:	00bff204 	movi	r2,-56
 4000404:	e0bffe45 	stb	r2,-7(fp)
	alt_up_av_config_write_audio_cfg_register(i2c_dev,0x02,0x07F);
 4000408:	d0a01317 	ldw	r2,-32692(gp)
 400040c:	01801fc4 	movi	r6,127
 4000410:	01400084 	movi	r5,2
 4000414:	1009883a 	mov	r4,r2
 4000418:	40121f00 	call	40121f0 <alt_up_av_config_write_audio_cfg_register>
	//alt_up_av_config_write_audio_cfg_register(i2c_dev,0x02,vol[vol_bar]|256);

}
 400041c:	0001883a 	nop
 4000420:	e037883a 	mov	sp,fp
 4000424:	dfc00117 	ldw	ra,4(sp)
 4000428:	df000017 	ldw	fp,0(sp)
 400042c:	dec00204 	addi	sp,sp,8
 4000430:	f800283a 	ret

04000434 <draw_main_screen>:
 * Function:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/
void draw_main_screen(void)
{
 4000434:	defffc04 	addi	sp,sp,-16
 4000438:	dfc00315 	stw	ra,12(sp)
 400043c:	df000215 	stw	fp,8(sp)
 4000440:	df000204 	addi	fp,sp,8
	LCD_DrawRect(15,10,75,310,GREY);
 4000444:	00af6f54 	movui	r2,48573
 4000448:	d8800015 	stw	r2,0(sp)
 400044c:	01c04d84 	movi	r7,310
 4000450:	018012c4 	movi	r6,75
 4000454:	01400284 	movi	r5,10
 4000458:	010003c4 	movi	r4,15
 400045c:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(80,34,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Calibrate");
 4000460:	00810074 	movhi	r2,1025
 4000464:	1092b504 	addi	r2,r2,19156
 4000468:	d8800115 	stw	r2,4(sp)
 400046c:	00810074 	movhi	r2,1025
 4000470:	10925584 	addi	r2,r2,18774
 4000474:	d8800015 	stw	r2,0(sp)
 4000478:	01c10074 	movhi	r7,1025
 400047c:	39cd0e84 	addi	r7,r7,13370
 4000480:	000d883a 	mov	r6,zero
 4000484:	01400884 	movi	r5,34
 4000488:	01001404 	movi	r4,80
 400048c:	40011940 	call	4001194 <vid_print_string>
	LCD_DrawRect(90,10,150,310,GREY);
 4000490:	00af6f54 	movui	r2,48573
 4000494:	d8800015 	stw	r2,0(sp)
 4000498:	01c04d84 	movi	r7,310
 400049c:	01802584 	movi	r6,150
 40004a0:	01400284 	movi	r5,10
 40004a4:	01001684 	movi	r4,90
 40004a8:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(80,109,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Volume");
 40004ac:	00810074 	movhi	r2,1025
 40004b0:	1092b804 	addi	r2,r2,19168
 40004b4:	d8800115 	stw	r2,4(sp)
 40004b8:	00810074 	movhi	r2,1025
 40004bc:	10925584 	addi	r2,r2,18774
 40004c0:	d8800015 	stw	r2,0(sp)
 40004c4:	01c10074 	movhi	r7,1025
 40004c8:	39cd0e84 	addi	r7,r7,13370
 40004cc:	000d883a 	mov	r6,zero
 40004d0:	01401b44 	movi	r5,109
 40004d4:	01001404 	movi	r4,80
 40004d8:	40011940 	call	4001194 <vid_print_string>
	LCD_DrawRect(165,10,225,310,GREY);
 40004dc:	00af6f54 	movui	r2,48573
 40004e0:	d8800015 	stw	r2,0(sp)
 40004e4:	01c04d84 	movi	r7,310
 40004e8:	01803844 	movi	r6,225
 40004ec:	01400284 	movi	r5,10
 40004f0:	01002944 	movi	r4,165
 40004f4:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(80,184,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Play Help");
 40004f8:	00810074 	movhi	r2,1025
 40004fc:	1092ba04 	addi	r2,r2,19176
 4000500:	d8800115 	stw	r2,4(sp)
 4000504:	00810074 	movhi	r2,1025
 4000508:	10925584 	addi	r2,r2,18774
 400050c:	d8800015 	stw	r2,0(sp)
 4000510:	01c10074 	movhi	r7,1025
 4000514:	39cd0e84 	addi	r7,r7,13370
 4000518:	000d883a 	mov	r6,zero
 400051c:	01402e04 	movi	r5,184
 4000520:	01001404 	movi	r4,80
 4000524:	40011940 	call	4001194 <vid_print_string>
}
 4000528:	0001883a 	nop
 400052c:	e037883a 	mov	sp,fp
 4000530:	dfc00117 	ldw	ra,4(sp)
 4000534:	df000017 	ldw	fp,0(sp)
 4000538:	dec00204 	addi	sp,sp,8
 400053c:	f800283a 	ret

04000540 <draw_calibrating_screen>:
 * Function:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/
void draw_calibrating_screen(void)
{
 4000540:	defffa04 	addi	sp,sp,-24
 4000544:	dfc00515 	stw	ra,20(sp)
 4000548:	df000415 	stw	fp,16(sp)
 400054c:	df000404 	addi	fp,sp,16
	alt_u8 cnt_point = 0;
 4000550:	e03ffe05 	stb	zero,-8(fp)
	vid_print_string(30,50,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"position hands!");
 4000554:	00810074 	movhi	r2,1025
 4000558:	1092bd04 	addi	r2,r2,19188
 400055c:	d8800115 	stw	r2,4(sp)
 4000560:	00810074 	movhi	r2,1025
 4000564:	10925584 	addi	r2,r2,18774
 4000568:	d8800015 	stw	r2,0(sp)
 400056c:	01c10074 	movhi	r7,1025
 4000570:	39cd0e84 	addi	r7,r7,13370
 4000574:	000d883a 	mov	r6,zero
 4000578:	01400c84 	movi	r5,50
 400057c:	01000784 	movi	r4,30
 4000580:	40011940 	call	4001194 <vid_print_string>
	usleep(2000000);
 4000584:	010007f4 	movhi	r4,31
 4000588:	21212004 	addi	r4,r4,-31616
 400058c:	400f5c80 	call	400f5c8 <usleep>
	set_calibration_pitch();
 4000590:	40103980 	call	4010398 <set_calibration_pitch>
	set_calibration_vol_gen();
 4000594:	40106280 	call	4010628 <set_calibration_vol_gen>
	LCD_Clear(WHITE);
 4000598:	013fffd4 	movui	r4,65535
 400059c:	400fa4c0 	call	400fa4c <LCD_Clear>

	while(done_calibration_pitch()!= 2 && done_calibration_vol_gen()!= 2 && cnt_point <= 5){
 40005a0:	00002d06 	br	4000658 <draw_calibrating_screen+0x118>
		vid_print_string(80,50,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"calibrating");
 40005a4:	00810074 	movhi	r2,1025
 40005a8:	1092c104 	addi	r2,r2,19204
 40005ac:	d8800115 	stw	r2,4(sp)
 40005b0:	00810074 	movhi	r2,1025
 40005b4:	10925584 	addi	r2,r2,18774
 40005b8:	d8800015 	stw	r2,0(sp)
 40005bc:	01c10074 	movhi	r7,1025
 40005c0:	39cd0e84 	addi	r7,r7,13370
 40005c4:	000d883a 	mov	r6,zero
 40005c8:	01400c84 	movi	r5,50
 40005cc:	01001404 	movi	r4,80
 40005d0:	40011940 	call	4001194 <vid_print_string>
		for(int i = 0; i < cnt_point; i++){
 40005d4:	e03fff15 	stw	zero,-4(fp)
 40005d8:	00001206 	br	4000624 <draw_calibrating_screen+0xe4>
			vid_print_string((150+i*10),100,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,".");
 40005dc:	e0bfff17 	ldw	r2,-4(fp)
 40005e0:	108002a4 	muli	r2,r2,10
 40005e4:	10c02584 	addi	r3,r2,150
 40005e8:	00810074 	movhi	r2,1025
 40005ec:	1092c404 	addi	r2,r2,19216
 40005f0:	d8800115 	stw	r2,4(sp)
 40005f4:	00810074 	movhi	r2,1025
 40005f8:	10925584 	addi	r2,r2,18774
 40005fc:	d8800015 	stw	r2,0(sp)
 4000600:	01c10074 	movhi	r7,1025
 4000604:	39cd0e84 	addi	r7,r7,13370
 4000608:	000d883a 	mov	r6,zero
 400060c:	01401904 	movi	r5,100
 4000610:	1809883a 	mov	r4,r3
 4000614:	40011940 	call	4001194 <vid_print_string>
	set_calibration_vol_gen();
	LCD_Clear(WHITE);

	while(done_calibration_pitch()!= 2 && done_calibration_vol_gen()!= 2 && cnt_point <= 5){
		vid_print_string(80,50,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"calibrating");
		for(int i = 0; i < cnt_point; i++){
 4000618:	e0bfff17 	ldw	r2,-4(fp)
 400061c:	10800044 	addi	r2,r2,1
 4000620:	e0bfff15 	stw	r2,-4(fp)
 4000624:	e0bffe03 	ldbu	r2,-8(fp)
 4000628:	e0ffff17 	ldw	r3,-4(fp)
 400062c:	18bfeb16 	blt	r3,r2,40005dc <__reset+0xfa8105dc>
			vid_print_string((150+i*10),100,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,".");
		}
		usleep(1000000);
 4000630:	010003f4 	movhi	r4,15
 4000634:	21109004 	addi	r4,r4,16960
 4000638:	400f5c80 	call	400f5c8 <usleep>
		cnt_point += 1;
 400063c:	e0bffe03 	ldbu	r2,-8(fp)
 4000640:	10800044 	addi	r2,r2,1
 4000644:	e0bffe05 	stb	r2,-8(fp)
		if (cnt_point > 10){
 4000648:	e0bffe03 	ldbu	r2,-8(fp)
 400064c:	108002f0 	cmpltui	r2,r2,11
 4000650:	1000011e 	bne	r2,zero,4000658 <draw_calibrating_screen+0x118>
			cnt_point = 0;
 4000654:	e03ffe05 	stb	zero,-8(fp)
	usleep(2000000);
	set_calibration_pitch();
	set_calibration_vol_gen();
	LCD_Clear(WHITE);

	while(done_calibration_pitch()!= 2 && done_calibration_vol_gen()!= 2 && cnt_point <= 5){
 4000658:	40103c80 	call	40103c8 <done_calibration_pitch>
 400065c:	108000a0 	cmpeqi	r2,r2,2
 4000660:	1000061e 	bne	r2,zero,400067c <draw_calibrating_screen+0x13c>
 4000664:	40106580 	call	4010658 <done_calibration_vol_gen>
 4000668:	108000a0 	cmpeqi	r2,r2,2
 400066c:	1000031e 	bne	r2,zero,400067c <draw_calibrating_screen+0x13c>
 4000670:	e0bffe03 	ldbu	r2,-8(fp)
 4000674:	108001b0 	cmpltui	r2,r2,6
 4000678:	103fca1e 	bne	r2,zero,40005a4 <__reset+0xfa8105a4>
		cnt_point += 1;
		if (cnt_point > 10){
			cnt_point = 0;
		}
	}
	LCD_Clear(WHITE);
 400067c:	013fffd4 	movui	r4,65535
 4000680:	400fa4c0 	call	400fa4c <LCD_Clear>
	draw_calibrating_screen_done();
 4000684:	40006a00 	call	40006a0 <draw_calibrating_screen_done>

}
 4000688:	0001883a 	nop
 400068c:	e037883a 	mov	sp,fp
 4000690:	dfc00117 	ldw	ra,4(sp)
 4000694:	df000017 	ldw	fp,0(sp)
 4000698:	dec00204 	addi	sp,sp,8
 400069c:	f800283a 	ret

040006a0 <draw_calibrating_screen_done>:

void draw_calibrating_screen_done(void)
{
 40006a0:	defffc04 	addi	sp,sp,-16
 40006a4:	dfc00315 	stw	ra,12(sp)
 40006a8:	df000215 	stw	fp,8(sp)
 40006ac:	df000204 	addi	fp,sp,8
	vid_print_string(80,50,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"calibrating");
 40006b0:	00810074 	movhi	r2,1025
 40006b4:	1092c104 	addi	r2,r2,19204
 40006b8:	d8800115 	stw	r2,4(sp)
 40006bc:	00810074 	movhi	r2,1025
 40006c0:	10925584 	addi	r2,r2,18774
 40006c4:	d8800015 	stw	r2,0(sp)
 40006c8:	01c10074 	movhi	r7,1025
 40006cc:	39cd0e84 	addi	r7,r7,13370
 40006d0:	000d883a 	mov	r6,zero
 40006d4:	01400c84 	movi	r5,50
 40006d8:	01001404 	movi	r4,80
 40006dc:	40011940 	call	4001194 <vid_print_string>
	vid_print_string(150,100,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"done");
 40006e0:	00810074 	movhi	r2,1025
 40006e4:	1092c504 	addi	r2,r2,19220
 40006e8:	d8800115 	stw	r2,4(sp)
 40006ec:	00810074 	movhi	r2,1025
 40006f0:	10925584 	addi	r2,r2,18774
 40006f4:	d8800015 	stw	r2,0(sp)
 40006f8:	01c10074 	movhi	r7,1025
 40006fc:	39cd0e84 	addi	r7,r7,13370
 4000700:	000d883a 	mov	r6,zero
 4000704:	01401904 	movi	r5,100
 4000708:	01002584 	movi	r4,150
 400070c:	40011940 	call	4001194 <vid_print_string>
	LCD_DrawRect(170,10,230,110,GREY);
 4000710:	00af6f54 	movui	r2,48573
 4000714:	d8800015 	stw	r2,0(sp)
 4000718:	01c01b84 	movi	r7,110
 400071c:	01803984 	movi	r6,230
 4000720:	01400284 	movi	r5,10
 4000724:	01002a84 	movi	r4,170
 4000728:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(244,189,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"@");
 400072c:	00810074 	movhi	r2,1025
 4000730:	1092c704 	addi	r2,r2,19228
 4000734:	d8800115 	stw	r2,4(sp)
 4000738:	00810074 	movhi	r2,1025
 400073c:	10925584 	addi	r2,r2,18774
 4000740:	d8800015 	stw	r2,0(sp)
 4000744:	01c10074 	movhi	r7,1025
 4000748:	39cd0e84 	addi	r7,r7,13370
 400074c:	000d883a 	mov	r6,zero
 4000750:	01402f44 	movi	r5,189
 4000754:	01003d04 	movi	r4,244
 4000758:	40011940 	call	4001194 <vid_print_string>
}
 400075c:	0001883a 	nop
 4000760:	e037883a 	mov	sp,fp
 4000764:	dfc00117 	ldw	ra,4(sp)
 4000768:	df000017 	ldw	fp,0(sp)
 400076c:	dec00204 	addi	sp,sp,8
 4000770:	f800283a 	ret

04000774 <draw_volume_screen>:
 * Function:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/
void draw_volume_screen(void)
{
 4000774:	defffc04 	addi	sp,sp,-16
 4000778:	dfc00315 	stw	ra,12(sp)
 400077c:	df000215 	stw	fp,8(sp)
 4000780:	df000204 	addi	fp,sp,8
	vid_print_string(10,25,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Volume");
 4000784:	00810074 	movhi	r2,1025
 4000788:	1092b804 	addi	r2,r2,19168
 400078c:	d8800115 	stw	r2,4(sp)
 4000790:	00810074 	movhi	r2,1025
 4000794:	10925584 	addi	r2,r2,18774
 4000798:	d8800015 	stw	r2,0(sp)
 400079c:	01c10074 	movhi	r7,1025
 40007a0:	39cd0e84 	addi	r7,r7,13370
 40007a4:	000d883a 	mov	r6,zero
 40007a8:	01400644 	movi	r5,25
 40007ac:	01000284 	movi	r4,10
 40007b0:	40011940 	call	4001194 <vid_print_string>
	LCD_DrawRect(55,10,115,90,GREY);
 40007b4:	00af6f54 	movui	r2,48573
 40007b8:	d8800015 	stw	r2,0(sp)
 40007bc:	01c01684 	movi	r7,90
 40007c0:	01801cc4 	movi	r6,115
 40007c4:	01400284 	movi	r5,10
 40007c8:	01000dc4 	movi	r4,55
 40007cc:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(260,60,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"_");
 40007d0:	00810074 	movhi	r2,1025
 40007d4:	1092c804 	addi	r2,r2,19232
 40007d8:	d8800115 	stw	r2,4(sp)
 40007dc:	00810074 	movhi	r2,1025
 40007e0:	10925584 	addi	r2,r2,18774
 40007e4:	d8800015 	stw	r2,0(sp)
 40007e8:	01c10074 	movhi	r7,1025
 40007ec:	39cd0e84 	addi	r7,r7,13370
 40007f0:	000d883a 	mov	r6,zero
 40007f4:	01400f04 	movi	r5,60
 40007f8:	01004104 	movi	r4,260
 40007fc:	40011940 	call	4001194 <vid_print_string>
	LCD_DrawRect(55,100,115,180,GREY);
 4000800:	00af6f54 	movui	r2,48573
 4000804:	d8800015 	stw	r2,0(sp)
 4000808:	01c02d04 	movi	r7,180
 400080c:	01801cc4 	movi	r6,115
 4000810:	01401904 	movi	r5,100
 4000814:	01000dc4 	movi	r4,55
 4000818:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(175,74,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"+");
 400081c:	00810074 	movhi	r2,1025
 4000820:	1092c904 	addi	r2,r2,19236
 4000824:	d8800115 	stw	r2,4(sp)
 4000828:	00810074 	movhi	r2,1025
 400082c:	10925584 	addi	r2,r2,18774
 4000830:	d8800015 	stw	r2,0(sp)
 4000834:	01c10074 	movhi	r7,1025
 4000838:	39cd0e84 	addi	r7,r7,13370
 400083c:	000d883a 	mov	r6,zero
 4000840:	01401284 	movi	r5,74
 4000844:	01002bc4 	movi	r4,175
 4000848:	40011940 	call	4001194 <vid_print_string>

	LCD_DrawRect(170,10,230,110,GREY);
 400084c:	00af6f54 	movui	r2,48573
 4000850:	d8800015 	stw	r2,0(sp)
 4000854:	01c01b84 	movi	r7,110
 4000858:	01803984 	movi	r6,230
 400085c:	01400284 	movi	r5,10
 4000860:	01002a84 	movi	r4,170
 4000864:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(244,189,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"@");
 4000868:	00810074 	movhi	r2,1025
 400086c:	1092c704 	addi	r2,r2,19228
 4000870:	d8800115 	stw	r2,4(sp)
 4000874:	00810074 	movhi	r2,1025
 4000878:	10925584 	addi	r2,r2,18774
 400087c:	d8800015 	stw	r2,0(sp)
 4000880:	01c10074 	movhi	r7,1025
 4000884:	39cd0e84 	addi	r7,r7,13370
 4000888:	000d883a 	mov	r6,zero
 400088c:	01402f44 	movi	r5,189
 4000890:	01003d04 	movi	r4,244
 4000894:	40011940 	call	4001194 <vid_print_string>
}
 4000898:	0001883a 	nop
 400089c:	e037883a 	mov	sp,fp
 40008a0:	dfc00117 	ldw	ra,4(sp)
 40008a4:	df000017 	ldw	fp,0(sp)
 40008a8:	dec00204 	addi	sp,sp,8
 40008ac:	f800283a 	ret

040008b0 <draw_update_volume_bar>:

void draw_update_volume_bar(alt_u8 vol_bar)
{
 40008b0:	defffb04 	addi	sp,sp,-20
 40008b4:	dfc00415 	stw	ra,16(sp)
 40008b8:	df000315 	stw	fp,12(sp)
 40008bc:	df000304 	addi	fp,sp,12
 40008c0:	2005883a 	mov	r2,r4
 40008c4:	e0bfff05 	stb	r2,-4(fp)
	alt_u8 i;
	LCD_DrawRect(55,195,115,310,GREY_SOFT);
 40008c8:	00b33314 	movui	r2,52428
 40008cc:	d8800015 	stw	r2,0(sp)
 40008d0:	01c04d84 	movi	r7,310
 40008d4:	01801cc4 	movi	r6,115
 40008d8:	014030c4 	movi	r5,195
 40008dc:	01000dc4 	movi	r4,55
 40008e0:	400fb480 	call	400fb48 <LCD_DrawRect>
	for(i = 0; i < vol_bar+1; i++){
 40008e4:	e03ffe05 	stb	zero,-8(fp)
 40008e8:	00001206 	br	4000934 <draw_update_volume_bar+0x84>
		LCD_DrawRect(60,(299-i*6-i*5),110,(299-i*6-i*5+6),GREEN);
 40008ec:	e0bffe03 	ldbu	r2,-8(fp)
 40008f0:	10bffd64 	muli	r2,r2,-11
 40008f4:	10804ac4 	addi	r2,r2,299
 40008f8:	10ffffcc 	andi	r3,r2,65535
 40008fc:	e0bffe03 	ldbu	r2,-8(fp)
 4000900:	10bffd64 	muli	r2,r2,-11
 4000904:	10804c44 	addi	r2,r2,305
 4000908:	113fffcc 	andi	r4,r2,65535
 400090c:	0081f804 	movi	r2,2016
 4000910:	d8800015 	stw	r2,0(sp)
 4000914:	200f883a 	mov	r7,r4
 4000918:	01801b84 	movi	r6,110
 400091c:	180b883a 	mov	r5,r3
 4000920:	01000f04 	movi	r4,60
 4000924:	400fb480 	call	400fb48 <LCD_DrawRect>

void draw_update_volume_bar(alt_u8 vol_bar)
{
	alt_u8 i;
	LCD_DrawRect(55,195,115,310,GREY_SOFT);
	for(i = 0; i < vol_bar+1; i++){
 4000928:	e0bffe03 	ldbu	r2,-8(fp)
 400092c:	10800044 	addi	r2,r2,1
 4000930:	e0bffe05 	stb	r2,-8(fp)
 4000934:	e0fffe03 	ldbu	r3,-8(fp)
 4000938:	e0bfff03 	ldbu	r2,-4(fp)
 400093c:	10800044 	addi	r2,r2,1
 4000940:	18bfea16 	blt	r3,r2,40008ec <__reset+0xfa8108ec>
		LCD_DrawRect(60,(299-i*6-i*5),110,(299-i*6-i*5+6),GREEN);
	}
}
 4000944:	0001883a 	nop
 4000948:	e037883a 	mov	sp,fp
 400094c:	dfc00117 	ldw	ra,4(sp)
 4000950:	df000017 	ldw	fp,0(sp)
 4000954:	dec00204 	addi	sp,sp,8
 4000958:	f800283a 	ret

0400095c <draw_help_screen>:
 * Function:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/
void draw_help_screen(void)
{
 400095c:	defffc04 	addi	sp,sp,-16
 4000960:	dfc00315 	stw	ra,12(sp)
 4000964:	df000215 	stw	fp,8(sp)
 4000968:	df000204 	addi	fp,sp,8

	LCD_DrawRect(15,10,75,90,GREY);
 400096c:	00af6f54 	movui	r2,48573
 4000970:	d8800015 	stw	r2,0(sp)
 4000974:	01c01684 	movi	r7,90
 4000978:	018012c4 	movi	r6,75
 400097c:	01400284 	movi	r5,10
 4000980:	010003c4 	movi	r4,15
 4000984:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(235,34,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Set");
 4000988:	00810074 	movhi	r2,1025
 400098c:	1092ca04 	addi	r2,r2,19240
 4000990:	d8800115 	stw	r2,4(sp)
 4000994:	00810074 	movhi	r2,1025
 4000998:	10925584 	addi	r2,r2,18774
 400099c:	d8800015 	stw	r2,0(sp)
 40009a0:	01c10074 	movhi	r7,1025
 40009a4:	39cd0e84 	addi	r7,r7,13370
 40009a8:	000d883a 	mov	r6,zero
 40009ac:	01400884 	movi	r5,34
 40009b0:	01003ac4 	movi	r4,235
 40009b4:	40011940 	call	4001194 <vid_print_string>
	LCD_DrawRect(90,110,150,310,GREY);
 40009b8:	00af6f54 	movui	r2,48573
 40009bc:	d8800015 	stw	r2,0(sp)
 40009c0:	01c04d84 	movi	r7,310
 40009c4:	01802584 	movi	r6,150
 40009c8:	01401b84 	movi	r5,110
 40009cc:	01001684 	movi	r4,90
 40009d0:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(15,109,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"display pitch");
 40009d4:	00810074 	movhi	r2,1025
 40009d8:	1092cb04 	addi	r2,r2,19244
 40009dc:	d8800115 	stw	r2,4(sp)
 40009e0:	00810074 	movhi	r2,1025
 40009e4:	10925584 	addi	r2,r2,18774
 40009e8:	d8800015 	stw	r2,0(sp)
 40009ec:	01c10074 	movhi	r7,1025
 40009f0:	39cd0e84 	addi	r7,r7,13370
 40009f4:	000d883a 	mov	r6,zero
 40009f8:	01401b44 	movi	r5,109
 40009fc:	010003c4 	movi	r4,15
 4000a00:	40011940 	call	4001194 <vid_print_string>

	LCD_DrawRect(170,10,230,110,GREY);
 4000a04:	00af6f54 	movui	r2,48573
 4000a08:	d8800015 	stw	r2,0(sp)
 4000a0c:	01c01b84 	movi	r7,110
 4000a10:	01803984 	movi	r6,230
 4000a14:	01400284 	movi	r5,10
 4000a18:	01002a84 	movi	r4,170
 4000a1c:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(244,189,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"@");
 4000a20:	00810074 	movhi	r2,1025
 4000a24:	1092c704 	addi	r2,r2,19228
 4000a28:	d8800115 	stw	r2,4(sp)
 4000a2c:	00810074 	movhi	r2,1025
 4000a30:	10925584 	addi	r2,r2,18774
 4000a34:	d8800015 	stw	r2,0(sp)
 4000a38:	01c10074 	movhi	r7,1025
 4000a3c:	39cd0e84 	addi	r7,r7,13370
 4000a40:	000d883a 	mov	r6,zero
 4000a44:	01402f44 	movi	r5,189
 4000a48:	01003d04 	movi	r4,244
 4000a4c:	40011940 	call	4001194 <vid_print_string>

}
 4000a50:	0001883a 	nop
 4000a54:	e037883a 	mov	sp,fp
 4000a58:	dfc00117 	ldw	ra,4(sp)
 4000a5c:	df000017 	ldw	fp,0(sp)
 4000a60:	dec00204 	addi	sp,sp,8
 4000a64:	f800283a 	ret

04000a68 <draw_glissando_on_off>:

void draw_glissando_on_off(alt_u8 on_off){
 4000a68:	defffb04 	addi	sp,sp,-20
 4000a6c:	dfc00415 	stw	ra,16(sp)
 4000a70:	df000315 	stw	fp,12(sp)
 4000a74:	df000304 	addi	fp,sp,12
 4000a78:	2005883a 	mov	r2,r4
 4000a7c:	e0bfff05 	stb	r2,-4(fp)
	if(on_off == 1){
 4000a80:	e0bfff03 	ldbu	r2,-4(fp)
 4000a84:	10800058 	cmpnei	r2,r2,1
 4000a88:	1000141e 	bne	r2,zero,4000adc <draw_glissando_on_off+0x74>
		LCD_DrawRect(15,110,75,310,GREEN);
 4000a8c:	0081f804 	movi	r2,2016
 4000a90:	d8800015 	stw	r2,0(sp)
 4000a94:	01c04d84 	movi	r7,310
 4000a98:	018012c4 	movi	r6,75
 4000a9c:	01401b84 	movi	r5,110
 4000aa0:	010003c4 	movi	r4,15
 4000aa4:	400fb480 	call	400fb48 <LCD_DrawRect>
		vid_print_string(15,34,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Glissando on");
 4000aa8:	00810074 	movhi	r2,1025
 4000aac:	1092cf04 	addi	r2,r2,19260
 4000ab0:	d8800115 	stw	r2,4(sp)
 4000ab4:	00810074 	movhi	r2,1025
 4000ab8:	10925584 	addi	r2,r2,18774
 4000abc:	d8800015 	stw	r2,0(sp)
 4000ac0:	01c10074 	movhi	r7,1025
 4000ac4:	39cd0e84 	addi	r7,r7,13370
 4000ac8:	000d883a 	mov	r6,zero
 4000acc:	01400884 	movi	r5,34
 4000ad0:	010003c4 	movi	r4,15
 4000ad4:	40011940 	call	4001194 <vid_print_string>
	}else{
		LCD_DrawRect(15,110,75,310,GREY);
		vid_print_string(15,34,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Glissando off");
	}
}
 4000ad8:	00001306 	br	4000b28 <draw_glissando_on_off+0xc0>
void draw_glissando_on_off(alt_u8 on_off){
	if(on_off == 1){
		LCD_DrawRect(15,110,75,310,GREEN);
		vid_print_string(15,34,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Glissando on");
	}else{
		LCD_DrawRect(15,110,75,310,GREY);
 4000adc:	00af6f54 	movui	r2,48573
 4000ae0:	d8800015 	stw	r2,0(sp)
 4000ae4:	01c04d84 	movi	r7,310
 4000ae8:	018012c4 	movi	r6,75
 4000aec:	01401b84 	movi	r5,110
 4000af0:	010003c4 	movi	r4,15
 4000af4:	400fb480 	call	400fb48 <LCD_DrawRect>
		vid_print_string(15,34,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Glissando off");
 4000af8:	00810074 	movhi	r2,1025
 4000afc:	1092d304 	addi	r2,r2,19276
 4000b00:	d8800115 	stw	r2,4(sp)
 4000b04:	00810074 	movhi	r2,1025
 4000b08:	10925584 	addi	r2,r2,18774
 4000b0c:	d8800015 	stw	r2,0(sp)
 4000b10:	01c10074 	movhi	r7,1025
 4000b14:	39cd0e84 	addi	r7,r7,13370
 4000b18:	000d883a 	mov	r6,zero
 4000b1c:	01400884 	movi	r5,34
 4000b20:	010003c4 	movi	r4,15
 4000b24:	40011940 	call	4001194 <vid_print_string>
	}
}
 4000b28:	0001883a 	nop
 4000b2c:	e037883a 	mov	sp,fp
 4000b30:	dfc00117 	ldw	ra,4(sp)
 4000b34:	df000017 	ldw	fp,0(sp)
 4000b38:	dec00204 	addi	sp,sp,8
 4000b3c:	f800283a 	ret

04000b40 <draw_glissando_set>:
 * Function:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/
void draw_glissando_set(void)
{
 4000b40:	defffc04 	addi	sp,sp,-16
 4000b44:	dfc00315 	stw	ra,12(sp)
 4000b48:	df000215 	stw	fp,8(sp)
 4000b4c:	df000204 	addi	fp,sp,8
	vid_print_string(10,10,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"Delay");
 4000b50:	00810074 	movhi	r2,1025
 4000b54:	1092d704 	addi	r2,r2,19292
 4000b58:	d8800115 	stw	r2,4(sp)
 4000b5c:	00810074 	movhi	r2,1025
 4000b60:	10925584 	addi	r2,r2,18774
 4000b64:	d8800015 	stw	r2,0(sp)
 4000b68:	01c10074 	movhi	r7,1025
 4000b6c:	39cd0e84 	addi	r7,r7,13370
 4000b70:	000d883a 	mov	r6,zero
 4000b74:	01400284 	movi	r5,10
 4000b78:	01000284 	movi	r4,10
 4000b7c:	40011940 	call	4001194 <vid_print_string>
	LCD_DrawRect(40,195,100,310,GREY_SOFT);
 4000b80:	00b33314 	movui	r2,52428
 4000b84:	d8800015 	stw	r2,0(sp)
 4000b88:	01c04d84 	movi	r7,310
 4000b8c:	01801904 	movi	r6,100
 4000b90:	014030c4 	movi	r5,195
 4000b94:	01000a04 	movi	r4,40
 4000b98:	400fb480 	call	400fb48 <LCD_DrawRect>
	LCD_DrawRect(40,10,100,90,GREY);
 4000b9c:	00af6f54 	movui	r2,48573
 4000ba0:	d8800015 	stw	r2,0(sp)
 4000ba4:	01c01684 	movi	r7,90
 4000ba8:	01801904 	movi	r6,100
 4000bac:	01400284 	movi	r5,10
 4000bb0:	01000a04 	movi	r4,40
 4000bb4:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(260,45,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"_");
 4000bb8:	00810074 	movhi	r2,1025
 4000bbc:	1092c804 	addi	r2,r2,19232
 4000bc0:	d8800115 	stw	r2,4(sp)
 4000bc4:	00810074 	movhi	r2,1025
 4000bc8:	10925584 	addi	r2,r2,18774
 4000bcc:	d8800015 	stw	r2,0(sp)
 4000bd0:	01c10074 	movhi	r7,1025
 4000bd4:	39cd0e84 	addi	r7,r7,13370
 4000bd8:	000d883a 	mov	r6,zero
 4000bdc:	01400b44 	movi	r5,45
 4000be0:	01004104 	movi	r4,260
 4000be4:	40011940 	call	4001194 <vid_print_string>
	LCD_DrawRect(40,100,100,180,GREY);
 4000be8:	00af6f54 	movui	r2,48573
 4000bec:	d8800015 	stw	r2,0(sp)
 4000bf0:	01c02d04 	movi	r7,180
 4000bf4:	01801904 	movi	r6,100
 4000bf8:	01401904 	movi	r5,100
 4000bfc:	01000a04 	movi	r4,40
 4000c00:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(175,59,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"+");
 4000c04:	00810074 	movhi	r2,1025
 4000c08:	1092c904 	addi	r2,r2,19236
 4000c0c:	d8800115 	stw	r2,4(sp)
 4000c10:	00810074 	movhi	r2,1025
 4000c14:	10925584 	addi	r2,r2,18774
 4000c18:	d8800015 	stw	r2,0(sp)
 4000c1c:	01c10074 	movhi	r7,1025
 4000c20:	39cd0e84 	addi	r7,r7,13370
 4000c24:	000d883a 	mov	r6,zero
 4000c28:	01400ec4 	movi	r5,59
 4000c2c:	01002bc4 	movi	r4,175
 4000c30:	40011940 	call	4001194 <vid_print_string>

	LCD_DrawRect(175,10,235,110,GREY);
 4000c34:	00af6f54 	movui	r2,48573
 4000c38:	d8800015 	stw	r2,0(sp)
 4000c3c:	01c01b84 	movi	r7,110
 4000c40:	01803ac4 	movi	r6,235
 4000c44:	01400284 	movi	r5,10
 4000c48:	01002bc4 	movi	r4,175
 4000c4c:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(244,194,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"@");
 4000c50:	00810074 	movhi	r2,1025
 4000c54:	1092c704 	addi	r2,r2,19228
 4000c58:	d8800115 	stw	r2,4(sp)
 4000c5c:	00810074 	movhi	r2,1025
 4000c60:	10925584 	addi	r2,r2,18774
 4000c64:	d8800015 	stw	r2,0(sp)
 4000c68:	01c10074 	movhi	r7,1025
 4000c6c:	39cd0e84 	addi	r7,r7,13370
 4000c70:	000d883a 	mov	r6,zero
 4000c74:	01403084 	movi	r5,194
 4000c78:	01003d04 	movi	r4,244
 4000c7c:	40011940 	call	4001194 <vid_print_string>
}
 4000c80:	0001883a 	nop
 4000c84:	e037883a 	mov	sp,fp
 4000c88:	dfc00117 	ldw	ra,4(sp)
 4000c8c:	df000017 	ldw	fp,0(sp)
 4000c90:	dec00204 	addi	sp,sp,8
 4000c94:	f800283a 	ret

04000c98 <draw_update_glissando_delay>:

void draw_update_glissando_delay(alt_u8 gli_delay)
{
 4000c98:	defffb04 	addi	sp,sp,-20
 4000c9c:	dfc00415 	stw	ra,16(sp)
 4000ca0:	df000315 	stw	fp,12(sp)
 4000ca4:	df000304 	addi	fp,sp,12
 4000ca8:	2005883a 	mov	r2,r4
 4000cac:	e0bfff05 	stb	r2,-4(fp)
	alt_u8 i;
	LCD_DrawRect(40,195,100,310,GREY_SOFT);
 4000cb0:	00b33314 	movui	r2,52428
 4000cb4:	d8800015 	stw	r2,0(sp)
 4000cb8:	01c04d84 	movi	r7,310
 4000cbc:	01801904 	movi	r6,100
 4000cc0:	014030c4 	movi	r5,195
 4000cc4:	01000a04 	movi	r4,40
 4000cc8:	400fb480 	call	400fb48 <LCD_DrawRect>
	for(i = 0; i < gli_delay; i++){
 4000ccc:	e03ffe05 	stb	zero,-8(fp)
 4000cd0:	00001206 	br	4000d1c <draw_update_glissando_delay+0x84>
		LCD_DrawRect(45,(299-i*6-i*5),95,(299-i*6-i*5+6),GREEN);
 4000cd4:	e0bffe03 	ldbu	r2,-8(fp)
 4000cd8:	10bffd64 	muli	r2,r2,-11
 4000cdc:	10804ac4 	addi	r2,r2,299
 4000ce0:	10ffffcc 	andi	r3,r2,65535
 4000ce4:	e0bffe03 	ldbu	r2,-8(fp)
 4000ce8:	10bffd64 	muli	r2,r2,-11
 4000cec:	10804c44 	addi	r2,r2,305
 4000cf0:	113fffcc 	andi	r4,r2,65535
 4000cf4:	0081f804 	movi	r2,2016
 4000cf8:	d8800015 	stw	r2,0(sp)
 4000cfc:	200f883a 	mov	r7,r4
 4000d00:	018017c4 	movi	r6,95
 4000d04:	180b883a 	mov	r5,r3
 4000d08:	01000b44 	movi	r4,45
 4000d0c:	400fb480 	call	400fb48 <LCD_DrawRect>

void draw_update_glissando_delay(alt_u8 gli_delay)
{
	alt_u8 i;
	LCD_DrawRect(40,195,100,310,GREY_SOFT);
	for(i = 0; i < gli_delay; i++){
 4000d10:	e0bffe03 	ldbu	r2,-8(fp)
 4000d14:	10800044 	addi	r2,r2,1
 4000d18:	e0bffe05 	stb	r2,-8(fp)
 4000d1c:	e0fffe03 	ldbu	r3,-8(fp)
 4000d20:	e0bfff03 	ldbu	r2,-4(fp)
 4000d24:	18bfeb36 	bltu	r3,r2,4000cd4 <__reset+0xfa810cd4>
		LCD_DrawRect(45,(299-i*6-i*5),95,(299-i*6-i*5+6),GREEN);
	}
}
 4000d28:	0001883a 	nop
 4000d2c:	e037883a 	mov	sp,fp
 4000d30:	dfc00117 	ldw	ra,4(sp)
 4000d34:	df000017 	ldw	fp,0(sp)
 4000d38:	dec00204 	addi	sp,sp,8
 4000d3c:	f800283a 	ret

04000d40 <draw_penta_on_off>:

void draw_penta_on_off(alt_u8 on_off){
 4000d40:	defffb04 	addi	sp,sp,-20
 4000d44:	dfc00415 	stw	ra,16(sp)
 4000d48:	df000315 	stw	fp,12(sp)
 4000d4c:	df000304 	addi	fp,sp,12
 4000d50:	2005883a 	mov	r2,r4
 4000d54:	e0bfff05 	stb	r2,-4(fp)
	if(on_off == 4){
 4000d58:	e0bfff03 	ldbu	r2,-4(fp)
 4000d5c:	10800118 	cmpnei	r2,r2,4
 4000d60:	1000141e 	bne	r2,zero,4000db4 <draw_penta_on_off+0x74>
		LCD_DrawRect(110,100,170,310,GREEN);
 4000d64:	0081f804 	movi	r2,2016
 4000d68:	d8800015 	stw	r2,0(sp)
 4000d6c:	01c04d84 	movi	r7,310
 4000d70:	01802a84 	movi	r6,170
 4000d74:	01401904 	movi	r5,100
 4000d78:	01001b84 	movi	r4,110
 4000d7c:	400fb480 	call	400fb48 <LCD_DrawRect>
		vid_print_string(15,126,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"pentatonic on");
 4000d80:	00810074 	movhi	r2,1025
 4000d84:	1092d904 	addi	r2,r2,19300
 4000d88:	d8800115 	stw	r2,4(sp)
 4000d8c:	00810074 	movhi	r2,1025
 4000d90:	10925584 	addi	r2,r2,18774
 4000d94:	d8800015 	stw	r2,0(sp)
 4000d98:	01c10074 	movhi	r7,1025
 4000d9c:	39cd0e84 	addi	r7,r7,13370
 4000da0:	000d883a 	mov	r6,zero
 4000da4:	01401f84 	movi	r5,126
 4000da8:	010003c4 	movi	r4,15
 4000dac:	40011940 	call	4001194 <vid_print_string>
	}else{
		LCD_DrawRect(110,100,170,310,GREY);
		vid_print_string(15,126,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"pentatonic off");
	}
}
 4000db0:	00001306 	br	4000e00 <draw_penta_on_off+0xc0>
void draw_penta_on_off(alt_u8 on_off){
	if(on_off == 4){
		LCD_DrawRect(110,100,170,310,GREEN);
		vid_print_string(15,126,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"pentatonic on");
	}else{
		LCD_DrawRect(110,100,170,310,GREY);
 4000db4:	00af6f54 	movui	r2,48573
 4000db8:	d8800015 	stw	r2,0(sp)
 4000dbc:	01c04d84 	movi	r7,310
 4000dc0:	01802a84 	movi	r6,170
 4000dc4:	01401904 	movi	r5,100
 4000dc8:	01001b84 	movi	r4,110
 4000dcc:	400fb480 	call	400fb48 <LCD_DrawRect>
		vid_print_string(15,126,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"pentatonic off");
 4000dd0:	00810074 	movhi	r2,1025
 4000dd4:	1092dd04 	addi	r2,r2,19316
 4000dd8:	d8800115 	stw	r2,4(sp)
 4000ddc:	00810074 	movhi	r2,1025
 4000de0:	10925584 	addi	r2,r2,18774
 4000de4:	d8800015 	stw	r2,0(sp)
 4000de8:	01c10074 	movhi	r7,1025
 4000dec:	39cd0e84 	addi	r7,r7,13370
 4000df0:	000d883a 	mov	r6,zero
 4000df4:	01401f84 	movi	r5,126
 4000df8:	010003c4 	movi	r4,15
 4000dfc:	40011940 	call	4001194 <vid_print_string>
	}
}
 4000e00:	0001883a 	nop
 4000e04:	e037883a 	mov	sp,fp
 4000e08:	dfc00117 	ldw	ra,4(sp)
 4000e0c:	df000017 	ldw	fp,0(sp)
 4000e10:	dec00204 	addi	sp,sp,8
 4000e14:	f800283a 	ret

04000e18 <draw_display_ton>:
 * Function:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/
void draw_display_ton(void)
{
 4000e18:	defffc04 	addi	sp,sp,-16
 4000e1c:	dfc00315 	stw	ra,12(sp)
 4000e20:	df000215 	stw	fp,8(sp)
 4000e24:	df000204 	addi	fp,sp,8
	LCD_DrawRect(153,10,155,310,BLACK);
 4000e28:	d8000015 	stw	zero,0(sp)
 4000e2c:	01c04d84 	movi	r7,310
 4000e30:	018026c4 	movi	r6,155
 4000e34:	01400284 	movi	r5,10
 4000e38:	01002644 	movi	r4,153
 4000e3c:	400fb480 	call	400fb48 <LCD_DrawRect>
	LCD_DrawRect(60,159,155,161,BLACK);
 4000e40:	d8000015 	stw	zero,0(sp)
 4000e44:	01c02844 	movi	r7,161
 4000e48:	018026c4 	movi	r6,155
 4000e4c:	014027c4 	movi	r5,159
 4000e50:	01000f04 	movi	r4,60
 4000e54:	400fb480 	call	400fb48 <LCD_DrawRect>
	LCD_DrawRect(10,130,60,180,WHITE);
 4000e58:	00bfffd4 	movui	r2,65535
 4000e5c:	d8800015 	stw	r2,0(sp)
 4000e60:	01c02d04 	movi	r7,180
 4000e64:	01800f04 	movi	r6,60
 4000e68:	01402084 	movi	r5,130
 4000e6c:	01000284 	movi	r4,10
 4000e70:	400fb480 	call	400fb48 <LCD_DrawRect>
	LCD_DrawRect(170,10,230,110,GREY);
 4000e74:	00af6f54 	movui	r2,48573
 4000e78:	d8800015 	stw	r2,0(sp)
 4000e7c:	01c01b84 	movi	r7,110
 4000e80:	01803984 	movi	r6,230
 4000e84:	01400284 	movi	r5,10
 4000e88:	01002a84 	movi	r4,170
 4000e8c:	400fb480 	call	400fb48 <LCD_DrawRect>
	vid_print_string(244,189,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,"@");
 4000e90:	00810074 	movhi	r2,1025
 4000e94:	1092c704 	addi	r2,r2,19228
 4000e98:	d8800115 	stw	r2,4(sp)
 4000e9c:	00810074 	movhi	r2,1025
 4000ea0:	10925584 	addi	r2,r2,18774
 4000ea4:	d8800015 	stw	r2,0(sp)
 4000ea8:	01c10074 	movhi	r7,1025
 4000eac:	39cd0e84 	addi	r7,r7,13370
 4000eb0:	000d883a 	mov	r6,zero
 4000eb4:	01402f44 	movi	r5,189
 4000eb8:	01003d04 	movi	r4,244
 4000ebc:	40011940 	call	4001194 <vid_print_string>
}
 4000ec0:	0001883a 	nop
 4000ec4:	e037883a 	mov	sp,fp
 4000ec8:	dfc00117 	ldw	ra,4(sp)
 4000ecc:	df000017 	ldw	fp,0(sp)
 4000ed0:	dec00204 	addi	sp,sp,8
 4000ed4:	f800283a 	ret

04000ed8 <draw_display_ton_update>:
void draw_display_ton_update(alt_u8 penta_on_off)
{
 4000ed8:	deffaf04 	addi	sp,sp,-324
 4000edc:	dfc05015 	stw	ra,320(sp)
 4000ee0:	df004f15 	stw	fp,316(sp)
 4000ee4:	df004f04 	addi	fp,sp,316
 4000ee8:	2005883a 	mov	r2,r4
 4000eec:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 tmp = read_freq_pitch();
 4000ef0:	40103f40 	call	40103f4 <read_freq_pitch>
 4000ef4:	e0bfb515 	stw	r2,-300(fp)
	alt_32 index = (alt_32)((tmp & 0xFC000000)>>26);
 4000ef8:	e0bfb517 	ldw	r2,-300(fp)
 4000efc:	1004d6ba 	srli	r2,r2,26
 4000f00:	e0bfb615 	stw	r2,-296(fp)
	alt_16 pixel_accuracy=0;
 4000f04:	e03fb70d 	sth	zero,-292(fp)
	char penta_string[21][4] = {{"C#3\0"},{"D#3\0"},{"F#3\0"},{"G#3\0"},{"A#3\0"},{"C#4\0"},{"D#4\0"},{"F#4\0"},{"G#4\0"},{"A#4\0"},{"C#5\0"},{"D#5\0"},{"F#5\0"},{"G#5\0"},{"A#5\0"},{"C#6\0"},{"D#6\0"},{"F#6\0"},{"G#6\0"},{"A#6\0"},{"C#7\0"}};
 4000f08:	00810074 	movhi	r2,1025
 4000f0c:	1092e0c4 	addi	r2,r2,19331
 4000f10:	e0ffb784 	addi	r3,fp,-290
 4000f14:	1009883a 	mov	r4,r2
 4000f18:	00801504 	movi	r2,84
 4000f1c:	100d883a 	mov	r6,r2
 4000f20:	200b883a 	mov	r5,r4
 4000f24:	1809883a 	mov	r4,r3
 4000f28:	40020140 	call	4002014 <memcpy>
	char ton_string[49][4] = {{"C3 \0"},{"C#3\0"},{"D3 \0"},{"D#3\0"},{"E3 \0"},{"F3 \0"},{"F#3\0"},{"G3 \0"},{"G#3\0"},{"A3 \0"},{"A#3\0"},{"B3 \0"},{"C4 \0"},{"C#4\0"},{"D4 \0"},{"D#4\0"},{"E4 \0"},{"F4 \0"},{"F#4\0"},{"G4 \0"},{"G#4\0"},{"A4 \0"},{"A#4\0"},{"B4 \0"},{"C5 \0"},{"C#5\0"},{"D5 \0"},{"D#5\0"},{"E5 \0"},{"F5 \0"},{"F#5\0"},{"G5 \0"},{"G#5\0"},{"A5 \0"},{"A#5\0"},{"B5 \0"},{"C6 \0"},{"C#6\0"},{"D6 \0"},{"D#6\0"},{"E6 \0"},{"F6 \0"},{"F#6\0"},{"G6 \0"},{"G#6\0"},{"A6 \0"},{"A#6\0"},{"B6 \0"},{"C7 \0"}};
 4000f2c:	00810074 	movhi	r2,1025
 4000f30:	1092f5c4 	addi	r2,r2,19415
 4000f34:	e0ffcc84 	addi	r3,fp,-206
 4000f38:	1009883a 	mov	r4,r2
 4000f3c:	00803104 	movi	r2,196
 4000f40:	100d883a 	mov	r6,r2
 4000f44:	200b883a 	mov	r5,r4
 4000f48:	1809883a 	mov	r4,r3
 4000f4c:	40020140 	call	4002014 <memcpy>
	char display_string[4];
	LCD_DrawRect(10,90,60,200,WHITE);
 4000f50:	00bfffd4 	movui	r2,65535
 4000f54:	d8800015 	stw	r2,0(sp)
 4000f58:	01c03204 	movi	r7,200
 4000f5c:	01800f04 	movi	r6,60
 4000f60:	01401684 	movi	r5,90
 4000f64:	01000284 	movi	r4,10
 4000f68:	400fb480 	call	400fb48 <LCD_DrawRect>

	if (penta_on_off == 1 ){
 4000f6c:	e0bfff03 	ldbu	r2,-4(fp)
 4000f70:	10800058 	cmpnei	r2,r2,1
 4000f74:	10002b1e 	bne	r2,zero,4001024 <draw_display_ton_update+0x14c>
		for(int i = 0; i < 4;i++){
 4000f78:	e03fb315 	stw	zero,-308(fp)
 4000f7c:	00001006 	br	4000fc0 <draw_display_ton_update+0xe8>
			display_string[i] = penta_string[index][i];
 4000f80:	e0bfb617 	ldw	r2,-296(fp)
 4000f84:	1085883a 	add	r2,r2,r2
 4000f88:	1085883a 	add	r2,r2,r2
 4000f8c:	e13fb304 	addi	r4,fp,-308
 4000f90:	2087883a 	add	r3,r4,r2
 4000f94:	e0bfb317 	ldw	r2,-308(fp)
 4000f98:	1885883a 	add	r2,r3,r2
 4000f9c:	10800484 	addi	r2,r2,18
 4000fa0:	10c00003 	ldbu	r3,0(r2)
 4000fa4:	e13ffd84 	addi	r4,fp,-10
 4000fa8:	e0bfb317 	ldw	r2,-308(fp)
 4000fac:	2085883a 	add	r2,r4,r2
 4000fb0:	10c00005 	stb	r3,0(r2)
	char ton_string[49][4] = {{"C3 \0"},{"C#3\0"},{"D3 \0"},{"D#3\0"},{"E3 \0"},{"F3 \0"},{"F#3\0"},{"G3 \0"},{"G#3\0"},{"A3 \0"},{"A#3\0"},{"B3 \0"},{"C4 \0"},{"C#4\0"},{"D4 \0"},{"D#4\0"},{"E4 \0"},{"F4 \0"},{"F#4\0"},{"G4 \0"},{"G#4\0"},{"A4 \0"},{"A#4\0"},{"B4 \0"},{"C5 \0"},{"C#5\0"},{"D5 \0"},{"D#5\0"},{"E5 \0"},{"F5 \0"},{"F#5\0"},{"G5 \0"},{"G#5\0"},{"A5 \0"},{"A#5\0"},{"B5 \0"},{"C6 \0"},{"C#6\0"},{"D6 \0"},{"D#6\0"},{"E6 \0"},{"F6 \0"},{"F#6\0"},{"G6 \0"},{"G#6\0"},{"A6 \0"},{"A#6\0"},{"B6 \0"},{"C7 \0"}};
	char display_string[4];
	LCD_DrawRect(10,90,60,200,WHITE);

	if (penta_on_off == 1 ){
		for(int i = 0; i < 4;i++){
 4000fb4:	e0bfb317 	ldw	r2,-308(fp)
 4000fb8:	10800044 	addi	r2,r2,1
 4000fbc:	e0bfb315 	stw	r2,-308(fp)
 4000fc0:	e0bfb317 	ldw	r2,-308(fp)
 4000fc4:	10800110 	cmplti	r2,r2,4
 4000fc8:	103fed1e 	bne	r2,zero,4000f80 <__reset+0xfa810f80>
			display_string[i] = penta_string[index][i];
		}
		vid_print_string(160 - get_string_width(penta_string[index]),35,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,&display_string);
 4000fcc:	e0ffb784 	addi	r3,fp,-290
 4000fd0:	e0bfb617 	ldw	r2,-296(fp)
 4000fd4:	1085883a 	add	r2,r2,r2
 4000fd8:	1085883a 	add	r2,r2,r2
 4000fdc:	1885883a 	add	r2,r3,r2
 4000fe0:	1009883a 	mov	r4,r2
 4000fe4:	40012d80 	call	40012d8 <get_string_width>
 4000fe8:	1007883a 	mov	r3,r2
 4000fec:	00802804 	movi	r2,160
 4000ff0:	10c7c83a 	sub	r3,r2,r3
 4000ff4:	e0bffd84 	addi	r2,fp,-10
 4000ff8:	d8800115 	stw	r2,4(sp)
 4000ffc:	00810074 	movhi	r2,1025
 4001000:	10925584 	addi	r2,r2,18774
 4001004:	d8800015 	stw	r2,0(sp)
 4001008:	01c10074 	movhi	r7,1025
 400100c:	39cd0e84 	addi	r7,r7,13370
 4001010:	000d883a 	mov	r6,zero
 4001014:	014008c4 	movi	r5,35
 4001018:	1809883a 	mov	r4,r3
 400101c:	40011940 	call	4001194 <vid_print_string>
 4001020:	00002a06 	br	40010cc <draw_display_ton_update+0x1f4>
	}else{
		for(int i = 0; i < 4;i++){
 4001024:	e03fb415 	stw	zero,-304(fp)
 4001028:	00001006 	br	400106c <draw_display_ton_update+0x194>
				display_string[i] = ton_string[index][i];
 400102c:	e0bfb617 	ldw	r2,-296(fp)
 4001030:	1085883a 	add	r2,r2,r2
 4001034:	1085883a 	add	r2,r2,r2
 4001038:	e13fb304 	addi	r4,fp,-308
 400103c:	2087883a 	add	r3,r4,r2
 4001040:	e0bfb417 	ldw	r2,-304(fp)
 4001044:	1885883a 	add	r2,r3,r2
 4001048:	10801984 	addi	r2,r2,102
 400104c:	10c00003 	ldbu	r3,0(r2)
 4001050:	e13ffd84 	addi	r4,fp,-10
 4001054:	e0bfb417 	ldw	r2,-304(fp)
 4001058:	2085883a 	add	r2,r4,r2
 400105c:	10c00005 	stb	r3,0(r2)
		for(int i = 0; i < 4;i++){
			display_string[i] = penta_string[index][i];
		}
		vid_print_string(160 - get_string_width(penta_string[index]),35,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,&display_string);
	}else{
		for(int i = 0; i < 4;i++){
 4001060:	e0bfb417 	ldw	r2,-304(fp)
 4001064:	10800044 	addi	r2,r2,1
 4001068:	e0bfb415 	stw	r2,-304(fp)
 400106c:	e0bfb417 	ldw	r2,-304(fp)
 4001070:	10800110 	cmplti	r2,r2,4
 4001074:	103fed1e 	bne	r2,zero,400102c <__reset+0xfa81102c>
				display_string[i] = ton_string[index][i];
			}
		vid_print_string(160 - get_string_width(ton_string[index]),35,BLACK,&arial_22ptBitmaps,&arial_22ptDescriptors,&display_string);
 4001078:	e0ffcc84 	addi	r3,fp,-206
 400107c:	e0bfb617 	ldw	r2,-296(fp)
 4001080:	1085883a 	add	r2,r2,r2
 4001084:	1085883a 	add	r2,r2,r2
 4001088:	1885883a 	add	r2,r3,r2
 400108c:	1009883a 	mov	r4,r2
 4001090:	40012d80 	call	40012d8 <get_string_width>
 4001094:	1007883a 	mov	r3,r2
 4001098:	00802804 	movi	r2,160
 400109c:	10c7c83a 	sub	r3,r2,r3
 40010a0:	e0bffd84 	addi	r2,fp,-10
 40010a4:	d8800115 	stw	r2,4(sp)
 40010a8:	00810074 	movhi	r2,1025
 40010ac:	10925584 	addi	r2,r2,18774
 40010b0:	d8800015 	stw	r2,0(sp)
 40010b4:	01c10074 	movhi	r7,1025
 40010b8:	39cd0e84 	addi	r7,r7,13370
 40010bc:	000d883a 	mov	r6,zero
 40010c0:	014008c4 	movi	r5,35
 40010c4:	1809883a 	mov	r4,r3
 40010c8:	40011940 	call	4001194 <vid_print_string>
	}
	pixel_accuracy = get_pixel_pitch_accuracy(penta_on_off,tmp);
 40010cc:	e0bfff03 	ldbu	r2,-4(fp)
 40010d0:	e17fb517 	ldw	r5,-300(fp)
 40010d4:	1009883a 	mov	r4,r2
 40010d8:	40104440 	call	4010444 <get_pixel_pitch_accuracy>
 40010dc:	e0bfb70d 	sth	r2,-292(fp)
	//clear cursor
	LCD_DrawRect(133,(160 -pixel_accuracy_old),152,(160 - pixel_accuracy_old+2),WHITE);
 40010e0:	d0a0140b 	ldhu	r2,-32688(gp)
 40010e4:	1007883a 	mov	r3,r2
 40010e8:	00802804 	movi	r2,160
 40010ec:	10c5c83a 	sub	r2,r2,r3
 40010f0:	10ffffcc 	andi	r3,r2,65535
 40010f4:	d0a0140b 	ldhu	r2,-32688(gp)
 40010f8:	1009883a 	mov	r4,r2
 40010fc:	00802884 	movi	r2,162
 4001100:	1105c83a 	sub	r2,r2,r4
 4001104:	113fffcc 	andi	r4,r2,65535
 4001108:	00bfffd4 	movui	r2,65535
 400110c:	d8800015 	stw	r2,0(sp)
 4001110:	200f883a 	mov	r7,r4
 4001114:	01802604 	movi	r6,152
 4001118:	180b883a 	mov	r5,r3
 400111c:	01002144 	movi	r4,133
 4001120:	400fb480 	call	400fb48 <LCD_DrawRect>

	LCD_DrawRect(60,159,155,161,BLACK);
 4001124:	d8000015 	stw	zero,0(sp)
 4001128:	01c02844 	movi	r7,161
 400112c:	018026c4 	movi	r6,155
 4001130:	014027c4 	movi	r5,159
 4001134:	01000f04 	movi	r4,60
 4001138:	400fb480 	call	400fb48 <LCD_DrawRect>
	//draw cursor
	LCD_DrawRect(133,(160 - pixel_accuracy),152,(160 - pixel_accuracy+2),BLACK);
 400113c:	e0bfb70b 	ldhu	r2,-292(fp)
 4001140:	00c02804 	movi	r3,160
 4001144:	1885c83a 	sub	r2,r3,r2
 4001148:	113fffcc 	andi	r4,r2,65535
 400114c:	e0bfb70b 	ldhu	r2,-292(fp)
 4001150:	00c02884 	movi	r3,162
 4001154:	1885c83a 	sub	r2,r3,r2
 4001158:	10bfffcc 	andi	r2,r2,65535
 400115c:	d8000015 	stw	zero,0(sp)
 4001160:	100f883a 	mov	r7,r2
 4001164:	01802604 	movi	r6,152
 4001168:	200b883a 	mov	r5,r4
 400116c:	01002144 	movi	r4,133
 4001170:	400fb480 	call	400fb48 <LCD_DrawRect>

	pixel_accuracy_old = pixel_accuracy;
 4001174:	e0bfb70b 	ldhu	r2,-292(fp)
 4001178:	d0a0140d 	sth	r2,-32688(gp)
}
 400117c:	0001883a 	nop
 4001180:	e037883a 	mov	sp,fp
 4001184:	dfc00117 	ldw	ra,4(sp)
 4001188:	df000017 	ldw	fp,0(sp)
 400118c:	dec00204 	addi	sp,sp,8
 4001190:	f800283a 	ret

04001194 <vid_print_string>:
*           using the specified font and color.
*           Calls vid_print_char
*
******************************************************************/
int vid_print_string(int horiz_offset, int vert_offset, int color, const alt_u8 *font, const alt_u16 (*font_descriptor)[2], char string[])
{
 4001194:	defff604 	addi	sp,sp,-40
 4001198:	dfc00915 	stw	ra,36(sp)
 400119c:	df000815 	stw	fp,32(sp)
 40011a0:	df000804 	addi	fp,sp,32
 40011a4:	e13ffc15 	stw	r4,-16(fp)
 40011a8:	e17ffd15 	stw	r5,-12(fp)
 40011ac:	e1bffe15 	stw	r6,-8(fp)
 40011b0:	e1ffff15 	stw	r7,-4(fp)
  int i = 0;
 40011b4:	e03ffa15 	stw	zero,-24(fp)
  //int original_horiz_offset;

  //original_horiz_offset = horiz_offset;

  // Print until we hit the '\0' char.
  while (string[i]) {
 40011b8:	00003906 	br	40012a0 <vid_print_string+0x10c>
    //Handle newline char here.
    if (string[i] == ' ') {
 40011bc:	e0bffa17 	ldw	r2,-24(fp)
 40011c0:	e0c00317 	ldw	r3,12(fp)
 40011c4:	1885883a 	add	r2,r3,r2
 40011c8:	10800003 	ldbu	r2,0(r2)
 40011cc:	10803fcc 	andi	r2,r2,255
 40011d0:	1080201c 	xori	r2,r2,128
 40011d4:	10bfe004 	addi	r2,r2,-128
 40011d8:	10800818 	cmpnei	r2,r2,32
 40011dc:	1000071e 	bne	r2,zero,40011fc <vid_print_string+0x68>
      horiz_offset += 10 ;
 40011e0:	e0bffc17 	ldw	r2,-16(fp)
 40011e4:	10800284 	addi	r2,r2,10
 40011e8:	e0bffc15 	stw	r2,-16(fp)
      i++;
 40011ec:	e0bffa17 	ldw	r2,-24(fp)
 40011f0:	10800044 	addi	r2,r2,1
 40011f4:	e0bffa15 	stw	r2,-24(fp)
      continue;
 40011f8:	00002906 	br	40012a0 <vid_print_string+0x10c>
    }
    // Lay down that character and increment our offsets.
    temp_char = (string[i] - 0x21);
 40011fc:	e0bffa17 	ldw	r2,-24(fp)
 4001200:	e0c00317 	ldw	r3,12(fp)
 4001204:	1885883a 	add	r2,r3,r2
 4001208:	10800003 	ldbu	r2,0(r2)
 400120c:	10803fcc 	andi	r2,r2,255
 4001210:	1080201c 	xori	r2,r2,128
 4001214:	10bfe004 	addi	r2,r2,-128
 4001218:	10bff7c4 	addi	r2,r2,-33
 400121c:	e0bffb0d 	sth	r2,-20(fp)
    bit_num_char = *(*(font_descriptor + temp_char));
 4001220:	e0bffb0b 	ldhu	r2,-20(fp)
 4001224:	1085883a 	add	r2,r2,r2
 4001228:	1085883a 	add	r2,r2,r2
 400122c:	1007883a 	mov	r3,r2
 4001230:	e0800217 	ldw	r2,8(fp)
 4001234:	10c5883a 	add	r2,r2,r3
 4001238:	1080000b 	ldhu	r2,0(r2)
 400123c:	e0bffb8d 	sth	r2,-18(fp)
    vid_print_char (horiz_offset, vert_offset, color, string[i], font, font_descriptor);
 4001240:	e0bffa17 	ldw	r2,-24(fp)
 4001244:	e0c00317 	ldw	r3,12(fp)
 4001248:	1885883a 	add	r2,r3,r2
 400124c:	10800003 	ldbu	r2,0(r2)
 4001250:	10c03fcc 	andi	r3,r2,255
 4001254:	18c0201c 	xori	r3,r3,128
 4001258:	18ffe004 	addi	r3,r3,-128
 400125c:	e0800217 	ldw	r2,8(fp)
 4001260:	d8800115 	stw	r2,4(sp)
 4001264:	e0bfff17 	ldw	r2,-4(fp)
 4001268:	d8800015 	stw	r2,0(sp)
 400126c:	180f883a 	mov	r7,r3
 4001270:	e1bffe17 	ldw	r6,-8(fp)
 4001274:	e17ffd17 	ldw	r5,-12(fp)
 4001278:	e13ffc17 	ldw	r4,-16(fp)
 400127c:	40013a00 	call	40013a0 <vid_print_char>
    horiz_offset += 4 + (int)bit_num_char;
 4001280:	e0bffb8b 	ldhu	r2,-18(fp)
 4001284:	10800104 	addi	r2,r2,4
 4001288:	e0fffc17 	ldw	r3,-16(fp)
 400128c:	1885883a 	add	r2,r3,r2
 4001290:	e0bffc15 	stw	r2,-16(fp)
    i++;
 4001294:	e0bffa17 	ldw	r2,-24(fp)
 4001298:	10800044 	addi	r2,r2,1
 400129c:	e0bffa15 	stw	r2,-24(fp)
  //int original_horiz_offset;

  //original_horiz_offset = horiz_offset;

  // Print until we hit the '\0' char.
  while (string[i]) {
 40012a0:	e0bffa17 	ldw	r2,-24(fp)
 40012a4:	e0c00317 	ldw	r3,12(fp)
 40012a8:	1885883a 	add	r2,r3,r2
 40012ac:	10800003 	ldbu	r2,0(r2)
 40012b0:	10803fcc 	andi	r2,r2,255
 40012b4:	1080201c 	xori	r2,r2,128
 40012b8:	10bfe004 	addi	r2,r2,-128
 40012bc:	103fbf1e 	bne	r2,zero,40011bc <__reset+0xfa8111bc>
    vid_print_char (horiz_offset, vert_offset, color, string[i], font, font_descriptor);
    horiz_offset += 4 + (int)bit_num_char;
    i++;

  }
  return (0);
 40012c0:	0005883a 	mov	r2,zero
}
 40012c4:	e037883a 	mov	sp,fp
 40012c8:	dfc00117 	ldw	ra,4(sp)
 40012cc:	df000017 	ldw	fp,0(sp)
 40012d0:	dec00204 	addi	sp,sp,8
 40012d4:	f800283a 	ret

040012d8 <get_string_width>:
*  Purpose: returns the pixel width of the given string
*
******************************************************************/

int get_string_width(char string[])
{
 40012d8:	defffb04 	addi	sp,sp,-20
 40012dc:	dfc00415 	stw	ra,16(sp)
 40012e0:	df000315 	stw	fp,12(sp)
 40012e4:	df000304 	addi	fp,sp,12
 40012e8:	e13fff15 	stw	r4,-4(fp)
	int width = 0;
 40012ec:	e03ffd15 	stw	zero,-12(fp)

	width = 4*(strlen(string)-1);
 40012f0:	e13fff17 	ldw	r4,-4(fp)
 40012f4:	400229c0 	call	400229c <strlen>
 40012f8:	1007883a 	mov	r3,r2
 40012fc:	00900034 	movhi	r2,16384
 4001300:	10bfffc4 	addi	r2,r2,-1
 4001304:	1885883a 	add	r2,r3,r2
 4001308:	1085883a 	add	r2,r2,r2
 400130c:	1085883a 	add	r2,r2,r2
 4001310:	e0bffd15 	stw	r2,-12(fp)
	for(int i = 0; i < strlen(string);i++){
 4001314:	e03ffe15 	stw	zero,-8(fp)
 4001318:	00001506 	br	4001370 <get_string_width+0x98>
		width += arial_22ptDescriptors[string[i]-0x21][0];
 400131c:	e0bffe17 	ldw	r2,-8(fp)
 4001320:	e0ffff17 	ldw	r3,-4(fp)
 4001324:	1885883a 	add	r2,r3,r2
 4001328:	10800003 	ldbu	r2,0(r2)
 400132c:	10803fcc 	andi	r2,r2,255
 4001330:	1080201c 	xori	r2,r2,128
 4001334:	10bfe004 	addi	r2,r2,-128
 4001338:	10fff7c4 	addi	r3,r2,-33
 400133c:	00810074 	movhi	r2,1025
 4001340:	10925584 	addi	r2,r2,18774
 4001344:	18c7883a 	add	r3,r3,r3
 4001348:	18c7883a 	add	r3,r3,r3
 400134c:	10c5883a 	add	r2,r2,r3
 4001350:	1080000b 	ldhu	r2,0(r2)
 4001354:	10bfffcc 	andi	r2,r2,65535
 4001358:	e0fffd17 	ldw	r3,-12(fp)
 400135c:	1885883a 	add	r2,r3,r2
 4001360:	e0bffd15 	stw	r2,-12(fp)
int get_string_width(char string[])
{
	int width = 0;

	width = 4*(strlen(string)-1);
	for(int i = 0; i < strlen(string);i++){
 4001364:	e0bffe17 	ldw	r2,-8(fp)
 4001368:	10800044 	addi	r2,r2,1
 400136c:	e0bffe15 	stw	r2,-8(fp)
 4001370:	e13fff17 	ldw	r4,-4(fp)
 4001374:	400229c0 	call	400229c <strlen>
 4001378:	1007883a 	mov	r3,r2
 400137c:	e0bffe17 	ldw	r2,-8(fp)
 4001380:	10ffe636 	bltu	r2,r3,400131c <__reset+0xfa81131c>
		width += arial_22ptDescriptors[string[i]-0x21][0];
	}
	return (width >> 1);
 4001384:	e0bffd17 	ldw	r2,-12(fp)
 4001388:	1005d07a 	srai	r2,r2,1
}
 400138c:	e037883a 	mov	sp,fp
 4001390:	dfc00117 	ldw	ra,4(sp)
 4001394:	df000017 	ldw	fp,0(sp)
 4001398:	dec00204 	addi	sp,sp,8
 400139c:	f800283a 	ret

040013a0 <vid_print_char>:
*           screen using the specified font and color.
*
******************************************************************/

int vid_print_char (int horiz_offset, int vert_offset, int color, char character, const alt_u8 *font, const alt_u16 (*font_descriptor)[2])
{
 40013a0:	defff204 	addi	sp,sp,-56
 40013a4:	dfc00d15 	stw	ra,52(sp)
 40013a8:	df000c15 	stw	fp,48(sp)
 40013ac:	df000c04 	addi	fp,sp,48
 40013b0:	e13ffc15 	stw	r4,-16(fp)
 40013b4:	e17ffd15 	stw	r5,-12(fp)
 40013b8:	e1bffe15 	stw	r6,-8(fp)
 40013bc:	3805883a 	mov	r2,r7
 40013c0:	e0bfff05 	stb	r2,-4(fp)
  alt_u16 row_offset;
  alt_u16 bit_num_char;
  alt_u16 bit_num_char_temp;
  alt_u8 byte_offset;
  // Convert the ASCII value to an array offset
  temp_char = (character - 0x21);
 40013c4:	e0bfff07 	ldb	r2,-4(fp)
 40013c8:	10bff7c4 	addi	r2,r2,-33
 40013cc:	e0bff915 	stw	r2,-28(fp)
  row_offset = *(*(font_descriptor + temp_char)+ 1);
 40013d0:	e0bff917 	ldw	r2,-28(fp)
 40013d4:	1085883a 	add	r2,r2,r2
 40013d8:	1085883a 	add	r2,r2,r2
 40013dc:	10800084 	addi	r2,r2,2
 40013e0:	e0c00317 	ldw	r3,12(fp)
 40013e4:	1885883a 	add	r2,r3,r2
 40013e8:	1080000b 	ldhu	r2,0(r2)
 40013ec:	e0bffa0d 	sth	r2,-24(fp)
  bit_num_char = *(*(font_descriptor + temp_char));
 40013f0:	e0bff917 	ldw	r2,-28(fp)
 40013f4:	1085883a 	add	r2,r2,r2
 40013f8:	1085883a 	add	r2,r2,r2
 40013fc:	1007883a 	mov	r3,r2
 4001400:	e0800317 	ldw	r2,12(fp)
 4001404:	10c5883a 	add	r2,r2,r3
 4001408:	1080000b 	ldhu	r2,0(r2)
 400140c:	e0bffa8d 	sth	r2,-22(fp)
  if(bit_num_char <=8){
 4001410:	e0bffa8b 	ldhu	r2,-22(fp)
 4001414:	10800268 	cmpgeui	r2,r2,9
 4001418:	1000031e 	bne	r2,zero,4001428 <vid_print_char+0x88>
	  byte_offset = 1;
 400141c:	00800044 	movi	r2,1
 4001420:	e0bff885 	stb	r2,-30(fp)
 4001424:	00000e06 	br	4001460 <vid_print_char+0xc0>
  }else if(bit_num_char <= 16){
 4001428:	e0bffa8b 	ldhu	r2,-22(fp)
 400142c:	10800468 	cmpgeui	r2,r2,17
 4001430:	1000031e 	bne	r2,zero,4001440 <vid_print_char+0xa0>
	  byte_offset = 2;
 4001434:	00800084 	movi	r2,2
 4001438:	e0bff885 	stb	r2,-30(fp)
 400143c:	00000806 	br	4001460 <vid_print_char+0xc0>
  }else if(bit_num_char <=24){
 4001440:	e0bffa8b 	ldhu	r2,-22(fp)
 4001444:	10800668 	cmpgeui	r2,r2,25
 4001448:	1000031e 	bne	r2,zero,4001458 <vid_print_char+0xb8>
	  byte_offset = 3;
 400144c:	008000c4 	movi	r2,3
 4001450:	e0bff885 	stb	r2,-30(fp)
 4001454:	00000206 	br	4001460 <vid_print_char+0xc0>
  }else{
	  byte_offset = 4;
 4001458:	00800104 	movi	r2,4
 400145c:	e0bff885 	stb	r2,-30(fp)
  }

  //Each character is 32 pixels wide and 31 tall.
  for(i = 0; i < 28; i++) { //31 arial
 4001460:	e03ff415 	stw	zero,-48(fp)
 4001464:	00004106 	br	400156c <vid_print_char+0x1cc>
      char_row = font + (row_offset) + i*byte_offset;//i*4 arial
 4001468:	e0bffa0b 	ldhu	r2,-24(fp)
 400146c:	e13ff883 	ldbu	r4,-30(fp)
 4001470:	e0fff417 	ldw	r3,-48(fp)
 4001474:	20c7383a 	mul	r3,r4,r3
 4001478:	10c5883a 	add	r2,r2,r3
 400147c:	e0c00217 	ldw	r3,8(fp)
 4001480:	1885883a 	add	r2,r3,r2
 4001484:	e0bffb15 	stw	r2,-20(fp)
      bit_num_char_temp = bit_num_char;
 4001488:	e0bffa8b 	ldhu	r2,-22(fp)
 400148c:	e0bff80d 	sth	r2,-32(fp)
    for(k = 0; k < byte_offset; k++){//4 arila
 4001490:	e03ff615 	stw	zero,-40(fp)
 4001494:	00002f06 	br	4001554 <vid_print_char+0x1b4>
    	if(bit_num_char_temp > 8){
 4001498:	e0bff80b 	ldhu	r2,-32(fp)
 400149c:	10800270 	cmpltui	r2,r2,9
 40014a0:	1000061e 	bne	r2,zero,40014bc <vid_print_char+0x11c>
    		j_end = 8;
 40014a4:	00800204 	movi	r2,8
 40014a8:	e0bff715 	stw	r2,-36(fp)
    		bit_num_char_temp= bit_num_char_temp - 8;
 40014ac:	e0bff80b 	ldhu	r2,-32(fp)
 40014b0:	10bffe04 	addi	r2,r2,-8
 40014b4:	e0bff80d 	sth	r2,-32(fp)
 40014b8:	00000206 	br	40014c4 <vid_print_char+0x124>
    	}else{
    		j_end = bit_num_char_temp;
 40014bc:	e0bff80b 	ldhu	r2,-32(fp)
 40014c0:	e0bff715 	stw	r2,-36(fp)
    	}
    	for (j = 0; j < j_end; j++) {
 40014c4:	e03ff515 	stw	zero,-44(fp)
 40014c8:	00001c06 	br	400153c <vid_print_char+0x19c>
    		//If the font table says the pixel in this location is on for this character, then set it.
    		if (*(char_row+k) & (((alt_u8)0x80) >> j)) {
 40014cc:	e0bff617 	ldw	r2,-40(fp)
 40014d0:	e0fffb17 	ldw	r3,-20(fp)
 40014d4:	1885883a 	add	r2,r3,r2
 40014d8:	10800003 	ldbu	r2,0(r2)
 40014dc:	10c03fcc 	andi	r3,r2,255
 40014e0:	01002004 	movi	r4,128
 40014e4:	e0bff517 	ldw	r2,-44(fp)
 40014e8:	2085d83a 	sra	r2,r4,r2
 40014ec:	1884703a 	and	r2,r3,r2
 40014f0:	10000f26 	beq	r2,zero,4001530 <vid_print_char+0x190>
    			//vid_set_pixel((horiz_offset + j + k*8), (vert_offset + i), color); // plot the pixel
    			vid_set_pixel((vert_offset +i), (SCREEN_HEIGHT-horiz_offset - j -k*8), color);
 40014f4:	e0fffd17 	ldw	r3,-12(fp)
 40014f8:	e0bff417 	ldw	r2,-48(fp)
 40014fc:	1889883a 	add	r4,r3,r2
 4001500:	00c05004 	movi	r3,320
 4001504:	e0bffc17 	ldw	r2,-16(fp)
 4001508:	1887c83a 	sub	r3,r3,r2
 400150c:	e0bff517 	ldw	r2,-44(fp)
 4001510:	1887c83a 	sub	r3,r3,r2
 4001514:	e0bff617 	ldw	r2,-40(fp)
 4001518:	100490fa 	slli	r2,r2,3
 400151c:	1885c83a 	sub	r2,r3,r2
 4001520:	e0fffe17 	ldw	r3,-8(fp)
 4001524:	180d883a 	mov	r6,r3
 4001528:	100b883a 	mov	r5,r2
 400152c:	400fc180 	call	400fc18 <vid_set_pixel>
    		j_end = 8;
    		bit_num_char_temp= bit_num_char_temp - 8;
    	}else{
    		j_end = bit_num_char_temp;
    	}
    	for (j = 0; j < j_end; j++) {
 4001530:	e0bff517 	ldw	r2,-44(fp)
 4001534:	10800044 	addi	r2,r2,1
 4001538:	e0bff515 	stw	r2,-44(fp)
 400153c:	e0fff517 	ldw	r3,-44(fp)
 4001540:	e0bff717 	ldw	r2,-36(fp)
 4001544:	18bfe116 	blt	r3,r2,40014cc <__reset+0xfa8114cc>

  //Each character is 32 pixels wide and 31 tall.
  for(i = 0; i < 28; i++) { //31 arial
      char_row = font + (row_offset) + i*byte_offset;//i*4 arial
      bit_num_char_temp = bit_num_char;
    for(k = 0; k < byte_offset; k++){//4 arila
 4001548:	e0bff617 	ldw	r2,-40(fp)
 400154c:	10800044 	addi	r2,r2,1
 4001550:	e0bff615 	stw	r2,-40(fp)
 4001554:	e0bff883 	ldbu	r2,-30(fp)
 4001558:	e0fff617 	ldw	r3,-40(fp)
 400155c:	18bfce16 	blt	r3,r2,4001498 <__reset+0xfa811498>
  }else{
	  byte_offset = 4;
  }

  //Each character is 32 pixels wide and 31 tall.
  for(i = 0; i < 28; i++) { //31 arial
 4001560:	e0bff417 	ldw	r2,-48(fp)
 4001564:	10800044 	addi	r2,r2,1
 4001568:	e0bff415 	stw	r2,-48(fp)
 400156c:	e0bff417 	ldw	r2,-48(fp)
 4001570:	10800710 	cmplti	r2,r2,28
 4001574:	103fbc1e 	bne	r2,zero,4001468 <__reset+0xfa811468>
    			vid_set_pixel((vert_offset +i), (SCREEN_HEIGHT-horiz_offset - j -k*8), color);
    		}
    	}
    }
  }
  return(0);
 4001578:	0005883a 	mov	r2,zero
}
 400157c:	e037883a 	mov	sp,fp
 4001580:	dfc00117 	ldw	ra,4(sp)
 4001584:	df000017 	ldw	fp,0(sp)
 4001588:	dec00204 	addi	sp,sp,8
 400158c:	f800283a 	ret

04001590 <alarm_callback>:
	alt_u8 enable_xy;
	alt_u32 next_active_time;
} XY;

//  callback function for alarm
alt_u32 alarm_callback(void* context) {
 4001590:	defffc04 	addi	sp,sp,-16
 4001594:	dfc00315 	stw	ra,12(sp)
 4001598:	df000215 	stw	fp,8(sp)
 400159c:	df000204 	addi	fp,sp,8
 40015a0:	e13fff15 	stw	r4,-4(fp)
	//Set alarm flag
	printf("ALARM ton !!!\n");
 40015a4:	01010074 	movhi	r4,1025
 40015a8:	21132704 	addi	r4,r4,19612
 40015ac:	40022880 	call	4002288 <puts>
	printf("freq data\n");
 40015b0:	01010074 	movhi	r4,1025
 40015b4:	21132b04 	addi	r4,r4,19628
 40015b8:	40022880 	call	4002288 <puts>
	alt_u32 tmp = read_freq_pitch();
 40015bc:	40103f40 	call	40103f4 <read_freq_pitch>
 40015c0:	e0bffe15 	stw	r2,-8(fp)
	printf("freq data %ld\n", tmp);
 40015c4:	e17ffe17 	ldw	r5,-8(fp)
 40015c8:	01010074 	movhi	r4,1025
 40015cc:	21132e04 	addi	r4,r4,19640
 40015d0:	400218c0 	call	400218c <printf>
	draw_display_ton_update((cntrl_reg & 4) >> 2);
 40015d4:	d0a00003 	ldbu	r2,-32768(gp)
 40015d8:	10803fcc 	andi	r2,r2,255
 40015dc:	1080010c 	andi	r2,r2,4
 40015e0:	1005d0ba 	srai	r2,r2,2
 40015e4:	10803fcc 	andi	r2,r2,255
 40015e8:	1009883a 	mov	r4,r2
 40015ec:	4000ed80 	call	4000ed8 <draw_display_ton_update>
	return context = 100;
 40015f0:	00801904 	movi	r2,100
 40015f4:	e0bfff15 	stw	r2,-4(fp)
 40015f8:	00801904 	movi	r2,100
}
 40015fc:	e037883a 	mov	sp,fp
 4001600:	dfc00117 	ldw	ra,4(sp)
 4001604:	df000017 	ldw	fp,0(sp)
 4001608:	dec00204 	addi	sp,sp,8
 400160c:	f800283a 	ret

04001610 <alarm_callback_vol>:
//  callback function for alarm
alt_u32 alarm_callback_vol(void* context) {
 4001610:	defffd04 	addi	sp,sp,-12
 4001614:	dfc00215 	stw	ra,8(sp)
 4001618:	df000115 	stw	fp,4(sp)
 400161c:	df000104 	addi	fp,sp,4
 4001620:	e13fff15 	stw	r4,-4(fp)
	//Set alarm flag
	printf("ALARM vol!!!\n");
 4001624:	01010074 	movhi	r4,1025
 4001628:	21133204 	addi	r4,r4,19656
 400162c:	40022880 	call	4002288 <puts>
	printf("freq vol gen %d\n", read_freq_vol_gen());
 4001630:	40106bc0 	call	40106bc <read_freq_vol_gen>
 4001634:	100b883a 	mov	r5,r2
 4001638:	01010074 	movhi	r4,1025
 400163c:	21133604 	addi	r4,r4,19672
 4001640:	400218c0 	call	400218c <printf>
	return context = 500;
 4001644:	00807d04 	movi	r2,500
 4001648:	e0bfff15 	stw	r2,-4(fp)
 400164c:	00807d04 	movi	r2,500
}
 4001650:	e037883a 	mov	sp,fp
 4001654:	dfc00117 	ldw	ra,4(sp)
 4001658:	df000017 	ldw	fp,0(sp)
 400165c:	dec00204 	addi	sp,sp,8
 4001660:	f800283a 	ret

04001664 <main>:
int main() {
 4001664:	defff804 	addi	sp,sp,-32
 4001668:	dfc00715 	stw	ra,28(sp)
 400166c:	df000615 	stw	fp,24(sp)
 4001670:	df000604 	addi	fp,sp,24
	//initialization
	XY xy;
	xy.x_coord = 0;
 4001674:	e03ffd0d 	sth	zero,-12(fp)
	xy.y_coord = 0;
 4001678:	e03ffd8d 	sth	zero,-10(fp)
	xy.enable_xy = 0;
 400167c:	e03ffe05 	stb	zero,-8(fp)
	xy.next_active_time = 0;
 4001680:	e03fff15 	stw	zero,-4(fp)
	alt_u8 cali_enable = 1;
 4001684:	00800044 	movi	r2,1
 4001688:	e0bffa05 	stb	r2,-24(fp)
	alt_u8 vol_bar = 1;
 400168c:	00800044 	movi	r2,1
 4001690:	e0bffa45 	stb	r2,-23(fp)
	alt_u8 glissando_on_off = 0;
 4001694:	e03ffc05 	stb	zero,-16(fp)
	alt_u8 glissando_delay = 1;
 4001698:	00800044 	movi	r2,1
 400169c:	e0bffa85 	stb	r2,-22(fp)
	//init
	touch_init(&xy);
 40016a0:	e0bffd04 	addi	r2,fp,-12
 40016a4:	1009883a 	mov	r4,r2
 40016a8:	4001f880 	call	4001f88 <touch_init>
	LCD_Init();
 40016ac:	400fcb80 	call	400fcb8 <LCD_Init>
	LCD_Clear(WHITE);
 40016b0:	013fffd4 	movui	r4,65535
 40016b4:	400fa4c0 	call	400fa4c <LCD_Clear>
	codec_wm8731_init();
 40016b8:	400028c0 	call	400028c <codec_wm8731_init>

	state state = ST_main;
 40016bc:	e03ffb15 	stw	zero,-20(fp)
	draw_main_screen();
 40016c0:	40004340 	call	4000434 <draw_main_screen>
	printf("Hello from Nios II!\n");
 40016c4:	01010074 	movhi	r4,1025
 40016c8:	21133b04 	addi	r4,r4,19692
 40016cc:	40022880 	call	4002288 <puts>

	//set alarm vol
	if (alt_alarm_start(&vol_alarm, 500, alarm_callback_vol, NULL) < 0) {
 40016d0:	000f883a 	mov	r7,zero
 40016d4:	01810034 	movhi	r6,1024
 40016d8:	31858404 	addi	r6,r6,5648
 40016dc:	01407d04 	movi	r5,500
 40016e0:	01010074 	movhi	r4,1025
 40016e4:	211c4104 	addi	r4,r4,28932
 40016e8:	400e9340 	call	400e934 <alt_alarm_start>
 40016ec:	1000030e 	bge	r2,zero,40016fc <main+0x98>
		printf("No System Clock Available\n");
 40016f0:	01010074 	movhi	r4,1025
 40016f4:	21134004 	addi	r4,r4,19712
 40016f8:	40022880 	call	4002288 <puts>
	}

	while (1) {

		if (xy.enable_xy == 1) {
 40016fc:	e0bffe03 	ldbu	r2,-8(fp)
 4001700:	10803fcc 	andi	r2,r2,255
 4001704:	10800058 	cmpnei	r2,r2,1
 4001708:	103ffc1e 	bne	r2,zero,40016fc <__reset+0xfa8116fc>
			xy.enable_xy = 0;
 400170c:	e03ffe05 	stb	zero,-8(fp)

			switch (state) {
 4001710:	e0bffb17 	ldw	r2,-20(fp)
 4001714:	108001a8 	cmpgeui	r2,r2,6
 4001718:	103ff81e 	bne	r2,zero,40016fc <__reset+0xfa8116fc>
 400171c:	e0bffb17 	ldw	r2,-20(fp)
 4001720:	100690ba 	slli	r3,r2,2
 4001724:	00810034 	movhi	r2,1024
 4001728:	1085ce04 	addi	r2,r2,5944
 400172c:	1885883a 	add	r2,r3,r2
 4001730:	10800017 	ldw	r2,0(r2)
 4001734:	1000683a 	jmp	r2
 4001738:	04001750 	cmplti	r16,zero,93
 400173c:	040018d8 	cmpnei	r16,zero,99
 4001740:	04001808 	cmpgei	r16,zero,96
 4001744:	0400191c 	xori	r16,zero,100
 4001748:	04001a64 	muli	r16,zero,105
 400174c:	04001bf8 	rdprs	r16,zero,111
			//******main state**********************************************************************
			case ST_main:
				if (xy.y_coord <= 1400) { //Coordinates for calibration
 4001750:	e0bffd8b 	ldhu	r2,-10(fp)
 4001754:	10bfffcc 	andi	r2,r2,65535
 4001758:	10815e68 	cmpgeui	r2,r2,1401
 400175c:	10000e1e 	bne	r2,zero,4001798 <main+0x134>
					state = ST_cali;
 4001760:	00800044 	movi	r2,1
 4001764:	e0bffb15 	stw	r2,-20(fp)

					LCD_Clear(WHITE);
 4001768:	013fffd4 	movui	r4,65535
 400176c:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_calibrating_screen();
 4001770:	40005400 	call	4000540 <draw_calibrating_screen>
					cali_enable = 1;
 4001774:	00800044 	movi	r2,1
 4001778:	e0bffa05 	stb	r2,-24(fp)

					usleep(1000000);
 400177c:	010003f4 	movhi	r4,15
 4001780:	21109004 	addi	r4,r4,16960
 4001784:	400f5c80 	call	400f5c8 <usleep>

					LCD_Clear(WHITE);
 4001788:	013fffd4 	movui	r4,65535
 400178c:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_calibrating_screen_done();
 4001790:	40006a00 	call	40006a0 <draw_calibrating_screen_done>
					state = ST_play_help;
					LCD_Clear(WHITE);
					draw_help_screen();
					draw_glissando_on_off(cntrl_reg & 0x01);
				}
				break;
 4001794:	00012e06 	br	4001c50 <main+0x5ec>

					usleep(1000000);

					LCD_Clear(WHITE);
					draw_calibrating_screen_done();
				} else if (xy.y_coord <= 2800) { //Coordinates for volume state
 4001798:	e0bffd8b 	ldhu	r2,-10(fp)
 400179c:	10bfffcc 	andi	r2,r2,65535
 40017a0:	1082bc68 	cmpgeui	r2,r2,2801
 40017a4:	1000091e 	bne	r2,zero,40017cc <main+0x168>
					state = ST_volume;
 40017a8:	00800084 	movi	r2,2
 40017ac:	e0bffb15 	stw	r2,-20(fp)
					LCD_Clear(WHITE);
 40017b0:	013fffd4 	movui	r4,65535
 40017b4:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_volume_screen();
 40017b8:	40007740 	call	4000774 <draw_volume_screen>
					draw_update_volume_bar(vol_bar);
 40017bc:	e0bffa43 	ldbu	r2,-23(fp)
 40017c0:	1009883a 	mov	r4,r2
 40017c4:	40008b00 	call	40008b0 <draw_update_volume_bar>
					state = ST_play_help;
					LCD_Clear(WHITE);
					draw_help_screen();
					draw_glissando_on_off(cntrl_reg & 0x01);
				}
				break;
 40017c8:	00012106 	br	4001c50 <main+0x5ec>
				} else if (xy.y_coord <= 2800) { //Coordinates for volume state
					state = ST_volume;
					LCD_Clear(WHITE);
					draw_volume_screen();
					draw_update_volume_bar(vol_bar);
				} else if (xy.y_coord > 2800) { //Coordinates for play help
 40017cc:	e0bffd8b 	ldhu	r2,-10(fp)
 40017d0:	10bfffcc 	andi	r2,r2,65535
 40017d4:	1082bc70 	cmpltui	r2,r2,2801
 40017d8:	10011d1e 	bne	r2,zero,4001c50 <main+0x5ec>
					state = ST_play_help;
 40017dc:	008000c4 	movi	r2,3
 40017e0:	e0bffb15 	stw	r2,-20(fp)
					LCD_Clear(WHITE);
 40017e4:	013fffd4 	movui	r4,65535
 40017e8:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_help_screen();
 40017ec:	400095c0 	call	400095c <draw_help_screen>
					draw_glissando_on_off(cntrl_reg & 0x01);
 40017f0:	d0a00003 	ldbu	r2,-32768(gp)
 40017f4:	10803fcc 	andi	r2,r2,255
 40017f8:	1080004c 	andi	r2,r2,1
 40017fc:	1009883a 	mov	r4,r2
 4001800:	4000a680 	call	4000a68 <draw_glissando_on_off>
				}
				break;
 4001804:	00011206 	br	4001c50 <main+0x5ec>
			//******volume state*********************************************************
			case ST_volume:
				if ((xy.y_coord >= 2800) && (xy.x_coord <= 1100)) { //Coordinates for return
 4001808:	e0bffd8b 	ldhu	r2,-10(fp)
 400180c:	10bfffcc 	andi	r2,r2,65535
 4001810:	1082bc30 	cmpltui	r2,r2,2800
 4001814:	1000091e 	bne	r2,zero,400183c <main+0x1d8>
 4001818:	e0bffd0b 	ldhu	r2,-12(fp)
 400181c:	10bfffcc 	andi	r2,r2,65535
 4001820:	10811368 	cmpgeui	r2,r2,1101
 4001824:	1000051e 	bne	r2,zero,400183c <main+0x1d8>
					state = ST_main;
 4001828:	e03ffb15 	stw	zero,-20(fp)
					LCD_Clear(WHITE);
 400182c:	013fffd4 	movui	r4,65535
 4001830:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_main_screen();
 4001834:	40004340 	call	4000434 <draw_main_screen>
					}
					set_vol_gen(vol_bar);
					printf("vol_gain Register %d\n", read_vol_gain_gen());
					draw_update_volume_bar(vol_bar);
				}
				break;
 4001838:	00010e06 	br	4001c74 <main+0x610>
				if ((xy.y_coord >= 2800) && (xy.x_coord <= 1100)) { //Coordinates for return
					state = ST_main;
					LCD_Clear(WHITE);
					draw_main_screen();
				} else{
					if ((xy.y_coord <= 2050) && (xy.x_coord <= 700)) { //Coordinates for -vol
 400183c:	e0bffd8b 	ldhu	r2,-10(fp)
 4001840:	10bfffcc 	andi	r2,r2,65535
 4001844:	108200e8 	cmpgeui	r2,r2,2051
 4001848:	1000091e 	bne	r2,zero,4001870 <main+0x20c>
 400184c:	e0bffd0b 	ldhu	r2,-12(fp)
 4001850:	10bfffcc 	andi	r2,r2,65535
 4001854:	1080af68 	cmpgeui	r2,r2,701
 4001858:	1000051e 	bne	r2,zero,4001870 <main+0x20c>
						if(vol_bar != 0){
 400185c:	e0bffa43 	ldbu	r2,-23(fp)
 4001860:	10000326 	beq	r2,zero,4001870 <main+0x20c>
							vol_bar--;
 4001864:	e0bffa43 	ldbu	r2,-23(fp)
 4001868:	10bfffc4 	addi	r2,r2,-1
 400186c:	e0bffa45 	stb	r2,-23(fp)
						}
					}
					if ((xy.y_coord <= 2050) && (xy.x_coord >= 1300)) { //Coordinates for +vol
 4001870:	e0bffd8b 	ldhu	r2,-10(fp)
 4001874:	10bfffcc 	andi	r2,r2,65535
 4001878:	108200e8 	cmpgeui	r2,r2,2051
 400187c:	10000a1e 	bne	r2,zero,40018a8 <main+0x244>
 4001880:	e0bffd0b 	ldhu	r2,-12(fp)
 4001884:	10bfffcc 	andi	r2,r2,65535
 4001888:	10814530 	cmpltui	r2,r2,1300
 400188c:	1000061e 	bne	r2,zero,40018a8 <main+0x244>
						if (vol_bar != 9) {
 4001890:	e0bffa43 	ldbu	r2,-23(fp)
 4001894:	10800260 	cmpeqi	r2,r2,9
 4001898:	1000031e 	bne	r2,zero,40018a8 <main+0x244>
							vol_bar++;
 400189c:	e0bffa43 	ldbu	r2,-23(fp)
 40018a0:	10800044 	addi	r2,r2,1
 40018a4:	e0bffa45 	stb	r2,-23(fp)
						}
					}
					set_vol_gen(vol_bar);
 40018a8:	e0bffa43 	ldbu	r2,-23(fp)
 40018ac:	1009883a 	mov	r4,r2
 40018b0:	40106840 	call	4010684 <set_vol_gen>
					printf("vol_gain Register %d\n", read_vol_gain_gen());
 40018b4:	401070c0 	call	401070c <read_vol_gain_gen>
 40018b8:	100b883a 	mov	r5,r2
 40018bc:	01010074 	movhi	r4,1025
 40018c0:	21134704 	addi	r4,r4,19740
 40018c4:	400218c0 	call	400218c <printf>
					draw_update_volume_bar(vol_bar);
 40018c8:	e0bffa43 	ldbu	r2,-23(fp)
 40018cc:	1009883a 	mov	r4,r2
 40018d0:	40008b00 	call	40008b0 <draw_update_volume_bar>
				}
				break;
 40018d4:	0000e706 	br	4001c74 <main+0x610>
		    //******calibration state****************************************************
			case ST_cali:
				if (cali_enable == 1) {
 40018d8:	e0bffa03 	ldbu	r2,-24(fp)
 40018dc:	10800058 	cmpnei	r2,r2,1
 40018e0:	1000dd1e 	bne	r2,zero,4001c58 <main+0x5f4>
					if ((xy.y_coord >= 2800) && (xy.x_coord <= 1100)) { //Coordinates for return to main
 40018e4:	e0bffd8b 	ldhu	r2,-10(fp)
 40018e8:	10bfffcc 	andi	r2,r2,65535
 40018ec:	1082bc30 	cmpltui	r2,r2,2800
 40018f0:	1000d91e 	bne	r2,zero,4001c58 <main+0x5f4>
 40018f4:	e0bffd0b 	ldhu	r2,-12(fp)
 40018f8:	10bfffcc 	andi	r2,r2,65535
 40018fc:	10811368 	cmpgeui	r2,r2,1101
 4001900:	1000d51e 	bne	r2,zero,4001c58 <main+0x5f4>
						cali_enable = 0;
 4001904:	e03ffa05 	stb	zero,-24(fp)
						state = ST_main;
 4001908:	e03ffb15 	stw	zero,-20(fp)
						LCD_Clear(WHITE);
 400190c:	013fffd4 	movui	r4,65535
 4001910:	400fa4c0 	call	400fa4c <LCD_Clear>
						draw_main_screen();
 4001914:	40004340 	call	4000434 <draw_main_screen>
					}
				}
				break;
 4001918:	0000cf06 	br	4001c58 <main+0x5f4>
			//******play help state******************************************************
			case ST_play_help:
				if ((xy.y_coord >= 2800) && (xy.x_coord <= 1100)) { //Coordinates for return to main
 400191c:	e0bffd8b 	ldhu	r2,-10(fp)
 4001920:	10bfffcc 	andi	r2,r2,65535
 4001924:	1082bc30 	cmpltui	r2,r2,2800
 4001928:	1000091e 	bne	r2,zero,4001950 <main+0x2ec>
 400192c:	e0bffd0b 	ldhu	r2,-12(fp)
 4001930:	10bfffcc 	andi	r2,r2,65535
 4001934:	10811368 	cmpgeui	r2,r2,1101
 4001938:	1000051e 	bne	r2,zero,4001950 <main+0x2ec>
					state = ST_main;
 400193c:	e03ffb15 	stw	zero,-20(fp)
					LCD_Clear(WHITE);
 4001940:	013fffd4 	movui	r4,65535
 4001944:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_main_screen();
 4001948:	40004340 	call	4000434 <draw_main_screen>
 400194c:	00004406 	br	4001a60 <main+0x3fc>
				} else if ((xy.y_coord <= 1200) && (xy.x_coord >= 1300)) { //Coordinates for glissando on off
 4001950:	e0bffd8b 	ldhu	r2,-10(fp)
 4001954:	10bfffcc 	andi	r2,r2,65535
 4001958:	10812c68 	cmpgeui	r2,r2,1201
 400195c:	1000111e 	bne	r2,zero,40019a4 <main+0x340>
 4001960:	e0bffd0b 	ldhu	r2,-12(fp)
 4001964:	10bfffcc 	andi	r2,r2,65535
 4001968:	10814530 	cmpltui	r2,r2,1300
 400196c:	10000d1e 	bne	r2,zero,40019a4 <main+0x340>
					cntrl_reg = cntrl_reg ^ 0x01;
 4001970:	d0a00003 	ldbu	r2,-32768(gp)
 4001974:	1080005c 	xori	r2,r2,1
 4001978:	d0a00005 	stb	r2,-32768(gp)

					draw_glissando_on_off(cntrl_reg & 0x01);
 400197c:	d0a00003 	ldbu	r2,-32768(gp)
 4001980:	10803fcc 	andi	r2,r2,255
 4001984:	1080004c 	andi	r2,r2,1
 4001988:	1009883a 	mov	r4,r2
 400198c:	4000a680 	call	4000a68 <draw_glissando_on_off>
					set_cntrl_reg(cntrl_reg);
 4001990:	d0a00003 	ldbu	r2,-32768(gp)
 4001994:	10803fcc 	andi	r2,r2,255
 4001998:	1009883a 	mov	r4,r2
 400199c:	40103600 	call	4010360 <set_cntrl_reg>
 40019a0:	00002f06 	br	4001a60 <main+0x3fc>
				} else if ((xy.y_coord <= 1200) && (xy.x_coord <= 1300)) { //Coordinates for glissando set
 40019a4:	e0bffd8b 	ldhu	r2,-10(fp)
 40019a8:	10bfffcc 	andi	r2,r2,65535
 40019ac:	10812c68 	cmpgeui	r2,r2,1201
 40019b0:	1000121e 	bne	r2,zero,40019fc <main+0x398>
 40019b4:	e0bffd0b 	ldhu	r2,-12(fp)
 40019b8:	10bfffcc 	andi	r2,r2,65535
 40019bc:	10814568 	cmpgeui	r2,r2,1301
 40019c0:	10000e1e 	bne	r2,zero,40019fc <main+0x398>
					state = ST_glissando_set;
 40019c4:	00800104 	movi	r2,4
 40019c8:	e0bffb15 	stw	r2,-20(fp)
					LCD_Clear(WHITE);
 40019cc:	013fffd4 	movui	r4,65535
 40019d0:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_glissando_set();
 40019d4:	4000b400 	call	4000b40 <draw_glissando_set>
					draw_update_glissando_delay(glissando_delay);
 40019d8:	e0bffa83 	ldbu	r2,-22(fp)
 40019dc:	1009883a 	mov	r4,r2
 40019e0:	4000c980 	call	4000c98 <draw_update_glissando_delay>
					draw_penta_on_off(cntrl_reg & 0x04);
 40019e4:	d0a00003 	ldbu	r2,-32768(gp)
 40019e8:	10803fcc 	andi	r2,r2,255
 40019ec:	1080010c 	andi	r2,r2,4
 40019f0:	1009883a 	mov	r4,r2
 40019f4:	4000d400 	call	4000d40 <draw_penta_on_off>
 40019f8:	00001906 	br	4001a60 <main+0x3fc>
				} else if ((xy.y_coord >= 1200) && (xy.x_coord >= 1300)) { //Coordinates for display ton
 40019fc:	e0bffd8b 	ldhu	r2,-10(fp)
 4001a00:	10bfffcc 	andi	r2,r2,65535
 4001a04:	10812c30 	cmpltui	r2,r2,1200
 4001a08:	1000951e 	bne	r2,zero,4001c60 <main+0x5fc>
 4001a0c:	e0bffd0b 	ldhu	r2,-12(fp)
 4001a10:	10bfffcc 	andi	r2,r2,65535
 4001a14:	10814530 	cmpltui	r2,r2,1300
 4001a18:	1000911e 	bne	r2,zero,4001c60 <main+0x5fc>
					state = ST_display_ton;
 4001a1c:	00800144 	movi	r2,5
 4001a20:	e0bffb15 	stw	r2,-20(fp)
					//Configure alarm for 1 seconds
					if (alt_alarm_start(&my_alarm, 100, alarm_callback, NULL) < 0) {
 4001a24:	000f883a 	mov	r7,zero
 4001a28:	01810034 	movhi	r6,1024
 4001a2c:	31856404 	addi	r6,r6,5520
 4001a30:	01401904 	movi	r5,100
 4001a34:	01010074 	movhi	r4,1025
 4001a38:	211c3b04 	addi	r4,r4,28908
 4001a3c:	400e9340 	call	400e934 <alt_alarm_start>
 4001a40:	1000030e 	bge	r2,zero,4001a50 <main+0x3ec>
						printf("No System Clock Available\n");
 4001a44:	01010074 	movhi	r4,1025
 4001a48:	21134004 	addi	r4,r4,19712
 4001a4c:	40022880 	call	4002288 <puts>
					}
					LCD_Clear(WHITE);
 4001a50:	013fffd4 	movui	r4,65535
 4001a54:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_display_ton();
 4001a58:	4000e180 	call	4000e18 <draw_display_ton>
				}
				break;
 4001a5c:	00008006 	br	4001c60 <main+0x5fc>
 4001a60:	00007f06 	br	4001c60 <main+0x5fc>
			//******glissando seting state**********************************************
			case ST_glissando_set:
				if ((xy.y_coord >= 2800) && (xy.x_coord <= 1100)) { //Coordinates for return play help
 4001a64:	e0bffd8b 	ldhu	r2,-10(fp)
 4001a68:	10bfffcc 	andi	r2,r2,65535
 4001a6c:	1082bc30 	cmpltui	r2,r2,2800
 4001a70:	10000f1e 	bne	r2,zero,4001ab0 <main+0x44c>
 4001a74:	e0bffd0b 	ldhu	r2,-12(fp)
 4001a78:	10bfffcc 	andi	r2,r2,65535
 4001a7c:	10811368 	cmpgeui	r2,r2,1101
 4001a80:	10000b1e 	bne	r2,zero,4001ab0 <main+0x44c>
					state = ST_play_help;
 4001a84:	008000c4 	movi	r2,3
 4001a88:	e0bffb15 	stw	r2,-20(fp)
					LCD_Clear(WHITE);
 4001a8c:	013fffd4 	movui	r4,65535
 4001a90:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_help_screen();
 4001a94:	400095c0 	call	400095c <draw_help_screen>
					draw_glissando_on_off(cntrl_reg & 0x01);
 4001a98:	d0a00003 	ldbu	r2,-32768(gp)
 4001a9c:	10803fcc 	andi	r2,r2,255
 4001aa0:	1080004c 	andi	r2,r2,1
 4001aa4:	1009883a 	mov	r4,r2
 4001aa8:	4000a680 	call	4000a68 <draw_glissando_on_off>
 4001aac:	00005106 	br	4001bf4 <main+0x590>
				} else if ((xy.y_coord <= 2050) && (xy.x_coord <= 700)) { //Coordinates for delay -
 4001ab0:	e0bffd8b 	ldhu	r2,-10(fp)
 4001ab4:	10bfffcc 	andi	r2,r2,65535
 4001ab8:	108200e8 	cmpgeui	r2,r2,2051
 4001abc:	10001d1e 	bne	r2,zero,4001b34 <main+0x4d0>
 4001ac0:	e0bffd0b 	ldhu	r2,-12(fp)
 4001ac4:	10bfffcc 	andi	r2,r2,65535
 4001ac8:	1080af68 	cmpgeui	r2,r2,701
 4001acc:	1000191e 	bne	r2,zero,4001b34 <main+0x4d0>
					if (glissando_delay <= 1) {
 4001ad0:	e0bffa83 	ldbu	r2,-22(fp)
 4001ad4:	108000a8 	cmpgeui	r2,r2,2
 4001ad8:	1000021e 	bne	r2,zero,4001ae4 <main+0x480>
						glissando_delay = 2;
 4001adc:	00800084 	movi	r2,2
 4001ae0:	e0bffa85 	stb	r2,-22(fp)
					}
					glissando_delay--;
 4001ae4:	e0bffa83 	ldbu	r2,-22(fp)
 4001ae8:	10bfffc4 	addi	r2,r2,-1
 4001aec:	e0bffa85 	stb	r2,-22(fp)
					set_glissando_delay(glissando_delay);
 4001af0:	e0bffa83 	ldbu	r2,-22(fp)
 4001af4:	1009883a 	mov	r4,r2
 4001af8:	40103280 	call	4010328 <set_glissando_delay>
					draw_update_glissando_delay(glissando_delay);
 4001afc:	e0bffa83 	ldbu	r2,-22(fp)
 4001b00:	1009883a 	mov	r4,r2
 4001b04:	4000c980 	call	4000c98 <draw_update_glissando_delay>
					printf("freq pitch %d\n", read_freq_pitch());
 4001b08:	40103f40 	call	40103f4 <read_freq_pitch>
 4001b0c:	100b883a 	mov	r5,r2
 4001b10:	01010074 	movhi	r4,1025
 4001b14:	21134d04 	addi	r4,r4,19764
 4001b18:	400218c0 	call	400218c <printf>
					printf("gli_delay register %d\n", read_delay_gli());
 4001b1c:	401041c0 	call	401041c <read_delay_gli>
 4001b20:	100b883a 	mov	r5,r2
 4001b24:	01010074 	movhi	r4,1025
 4001b28:	21135104 	addi	r4,r4,19780
 4001b2c:	400218c0 	call	400218c <printf>
 4001b30:	00003006 	br	4001bf4 <main+0x590>
				} else if ((xy.y_coord <= 2050) && (xy.x_coord >= 1300)) { //Coordinates for delay +
 4001b34:	e0bffd8b 	ldhu	r2,-10(fp)
 4001b38:	10bfffcc 	andi	r2,r2,65535
 4001b3c:	108200e8 	cmpgeui	r2,r2,2051
 4001b40:	1000181e 	bne	r2,zero,4001ba4 <main+0x540>
 4001b44:	e0bffd0b 	ldhu	r2,-12(fp)
 4001b48:	10bfffcc 	andi	r2,r2,65535
 4001b4c:	10814530 	cmpltui	r2,r2,1300
 4001b50:	1000141e 	bne	r2,zero,4001ba4 <main+0x540>
					glissando_delay++;
 4001b54:	e0bffa83 	ldbu	r2,-22(fp)
 4001b58:	10800044 	addi	r2,r2,1
 4001b5c:	e0bffa85 	stb	r2,-22(fp)
					if (glissando_delay >= 10) {
 4001b60:	e0bffa83 	ldbu	r2,-22(fp)
 4001b64:	108002b0 	cmpltui	r2,r2,10
 4001b68:	1000021e 	bne	r2,zero,4001b74 <main+0x510>
						glissando_delay = 10;
 4001b6c:	00800284 	movi	r2,10
 4001b70:	e0bffa85 	stb	r2,-22(fp)
					}
					set_glissando_delay(glissando_delay);
 4001b74:	e0bffa83 	ldbu	r2,-22(fp)
 4001b78:	1009883a 	mov	r4,r2
 4001b7c:	40103280 	call	4010328 <set_glissando_delay>
					draw_update_glissando_delay(glissando_delay);
 4001b80:	e0bffa83 	ldbu	r2,-22(fp)
 4001b84:	1009883a 	mov	r4,r2
 4001b88:	4000c980 	call	4000c98 <draw_update_glissando_delay>
					printf("gli_delay register %d\n", read_delay_gli());
 4001b8c:	401041c0 	call	401041c <read_delay_gli>
 4001b90:	100b883a 	mov	r5,r2
 4001b94:	01010074 	movhi	r4,1025
 4001b98:	21135104 	addi	r4,r4,19780
 4001b9c:	400218c0 	call	400218c <printf>
 4001ba0:	00001406 	br	4001bf4 <main+0x590>
				} else if ((xy.y_coord > 1900) && (xy.x_coord >= 1800)){ //Coordinates for musical scale setting(Tonleiter)
 4001ba4:	e0bffd8b 	ldhu	r2,-10(fp)
 4001ba8:	10bfffcc 	andi	r2,r2,65535
 4001bac:	1081db70 	cmpltui	r2,r2,1901
 4001bb0:	10002d1e 	bne	r2,zero,4001c68 <main+0x604>
 4001bb4:	e0bffd0b 	ldhu	r2,-12(fp)
 4001bb8:	10bfffcc 	andi	r2,r2,65535
 4001bbc:	1081c230 	cmpltui	r2,r2,1800
 4001bc0:	1000291e 	bne	r2,zero,4001c68 <main+0x604>
					cntrl_reg = cntrl_reg^ 0x04;
 4001bc4:	d0a00003 	ldbu	r2,-32768(gp)
 4001bc8:	1080011c 	xori	r2,r2,4
 4001bcc:	d0a00005 	stb	r2,-32768(gp)
					draw_penta_on_off(cntrl_reg);
 4001bd0:	d0a00003 	ldbu	r2,-32768(gp)
 4001bd4:	10803fcc 	andi	r2,r2,255
 4001bd8:	1009883a 	mov	r4,r2
 4001bdc:	4000d400 	call	4000d40 <draw_penta_on_off>
					set_cntrl_reg(cntrl_reg);
 4001be0:	d0a00003 	ldbu	r2,-32768(gp)
 4001be4:	10803fcc 	andi	r2,r2,255
 4001be8:	1009883a 	mov	r4,r2
 4001bec:	40103600 	call	4010360 <set_cntrl_reg>


				}
				break;
 4001bf0:	00001d06 	br	4001c68 <main+0x604>
 4001bf4:	00001c06 	br	4001c68 <main+0x604>
			//******display ton state****************************************************
			case ST_display_ton:
				if ((xy.y_coord >= 2800) && (xy.x_coord <= 1100)) { //Coordinates for return play help
 4001bf8:	e0bffd8b 	ldhu	r2,-10(fp)
 4001bfc:	10bfffcc 	andi	r2,r2,65535
 4001c00:	1082bc30 	cmpltui	r2,r2,2800
 4001c04:	10001a1e 	bne	r2,zero,4001c70 <main+0x60c>
 4001c08:	e0bffd0b 	ldhu	r2,-12(fp)
 4001c0c:	10bfffcc 	andi	r2,r2,65535
 4001c10:	10811368 	cmpgeui	r2,r2,1101
 4001c14:	1000161e 	bne	r2,zero,4001c70 <main+0x60c>
					state = ST_play_help;
 4001c18:	008000c4 	movi	r2,3
 4001c1c:	e0bffb15 	stw	r2,-20(fp)
					alt_alarm_stop(&my_alarm);
 4001c20:	01010074 	movhi	r4,1025
 4001c24:	211c3b04 	addi	r4,r4,28908
 4001c28:	400f4240 	call	400f424 <alt_alarm_stop>
					LCD_Clear(WHITE);
 4001c2c:	013fffd4 	movui	r4,65535
 4001c30:	400fa4c0 	call	400fa4c <LCD_Clear>
					draw_help_screen();
 4001c34:	400095c0 	call	400095c <draw_help_screen>
					draw_glissando_on_off(cntrl_reg & 0x01);
 4001c38:	d0a00003 	ldbu	r2,-32768(gp)
 4001c3c:	10803fcc 	andi	r2,r2,255
 4001c40:	1080004c 	andi	r2,r2,1
 4001c44:	1009883a 	mov	r4,r2
 4001c48:	4000a680 	call	4000a68 <draw_glissando_on_off>

				}
				break;
 4001c4c:	00000806 	br	4001c70 <main+0x60c>
					state = ST_play_help;
					LCD_Clear(WHITE);
					draw_help_screen();
					draw_glissando_on_off(cntrl_reg & 0x01);
				}
				break;
 4001c50:	0001883a 	nop
 4001c54:	003ea906 	br	40016fc <__reset+0xfa8116fc>
						state = ST_main;
						LCD_Clear(WHITE);
						draw_main_screen();
					}
				}
				break;
 4001c58:	0001883a 	nop
 4001c5c:	003ea706 	br	40016fc <__reset+0xfa8116fc>
						printf("No System Clock Available\n");
					}
					LCD_Clear(WHITE);
					draw_display_ton();
				}
				break;
 4001c60:	0001883a 	nop
 4001c64:	003ea506 	br	40016fc <__reset+0xfa8116fc>
					draw_penta_on_off(cntrl_reg);
					set_cntrl_reg(cntrl_reg);


				}
				break;
 4001c68:	0001883a 	nop
 4001c6c:	003ea306 	br	40016fc <__reset+0xfa8116fc>
					LCD_Clear(WHITE);
					draw_help_screen();
					draw_glissando_on_off(cntrl_reg & 0x01);

				}
				break;
 4001c70:	0001883a 	nop
			}
		}
	}
 4001c74:	003ea106 	br	40016fc <__reset+0xfa8116fc>

04001c78 <touch_isr>:
 * Function:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/
void touch_isr(void * context)
{
 4001c78:	defff604 	addi	sp,sp,-40
 4001c7c:	dfc00915 	stw	ra,36(sp)
 4001c80:	df000815 	stw	fp,32(sp)
 4001c84:	df000804 	addi	fp,sp,32
 4001c88:	e13fff15 	stw	r4,-4(fp)

	alt_ic_irq_disable(TOUCH_PANEL_PEN_IRQ_N_IRQ_INTERRUPT_CONTROLLER_ID,TOUCH_PANEL_PEN_IRQ_N_IRQ);
 4001c8c:	014000c4 	movi	r5,3
 4001c90:	0009883a 	mov	r4,zero
 4001c94:	400ed5c0 	call	400ed5c <alt_ic_irq_disable>
	//Flag touched
	//alt_u8* touched = (alt_u8*)context;
	//*touched = 1;
	printf("touched!\n");
 4001c98:	01010074 	movhi	r4,1025
 4001c9c:	21135704 	addi	r4,r4,19804
 4001ca0:	40022880 	call	4002288 <puts>

	volatile XY* xy = (XY*)context;
 4001ca4:	e0bfff17 	ldw	r2,-4(fp)
 4001ca8:	e0bffb15 	stw	r2,-20(fp)

	volatile alt_u8 high_byte, low_byte;
	alt_u8 data8;
    // x
	//alt_ic_irq_disable(TOUCH_PANEL_PEN_IRQ_N_IRQ_INTERRUPT_CONTROLLER_ID,TOUCH_PANEL_PEN_IRQ_N_IRQ);
    result = alt_avalon_spi_command(TOUCH_PANEL_SPI_BASE, 0, sizeof(CommandGetX), &CommandGetX, 0, 0,ALT_AVALON_SPI_COMMAND_MERGE);
 4001cac:	00800044 	movi	r2,1
 4001cb0:	d8800215 	stw	r2,8(sp)
 4001cb4:	d8000115 	stw	zero,4(sp)
 4001cb8:	d8000015 	stw	zero,0(sp)
 4001cbc:	d1e00044 	addi	r7,gp,-32767
 4001cc0:	01800044 	movi	r6,1
 4001cc4:	000b883a 	mov	r5,zero
 4001cc8:	01028034 	movhi	r4,2560
 4001ccc:	21040804 	addi	r4,r4,4128
 4001cd0:	401119c0 	call	401119c <alt_avalon_spi_command>
 4001cd4:	e0bffc15 	stw	r2,-16(fp)
    result = alt_avalon_spi_command(TOUCH_PANEL_SPI_BASE, 0, 0, 0, sizeof(high_byte), (alt_u8*)&high_byte,ALT_AVALON_SPI_COMMAND_MERGE);
 4001cd8:	00800044 	movi	r2,1
 4001cdc:	d8800215 	stw	r2,8(sp)
 4001ce0:	e0bffe04 	addi	r2,fp,-8
 4001ce4:	d8800115 	stw	r2,4(sp)
 4001ce8:	00800044 	movi	r2,1
 4001cec:	d8800015 	stw	r2,0(sp)
 4001cf0:	000f883a 	mov	r7,zero
 4001cf4:	000d883a 	mov	r6,zero
 4001cf8:	000b883a 	mov	r5,zero
 4001cfc:	01028034 	movhi	r4,2560
 4001d00:	21040804 	addi	r4,r4,4128
 4001d04:	401119c0 	call	401119c <alt_avalon_spi_command>
 4001d08:	e0bffc15 	stw	r2,-16(fp)
    if (result != sizeof(high_byte)){
 4001d0c:	e0bffc17 	ldw	r2,-16(fp)
 4001d10:	10800060 	cmpeqi	r2,r2,1
 4001d14:	1000041e 	bne	r2,zero,4001d28 <touch_isr+0xb0>
        printf(("[TOUCH] failed to get x\n row32"));
 4001d18:	01010074 	movhi	r4,1025
 4001d1c:	21135a04 	addi	r4,r4,19816
 4001d20:	400218c0 	call	400218c <printf>
        return;
 4001d24:	00009306 	br	4001f74 <touch_isr+0x2fc>
    }

    result = alt_avalon_spi_command(TOUCH_PANEL_SPI_BASE, 0, 0, 0, sizeof(low_byte), (alt_u8*)&low_byte,ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N);
 4001d28:	00800084 	movi	r2,2
 4001d2c:	d8800215 	stw	r2,8(sp)
 4001d30:	e0bffe44 	addi	r2,fp,-7
 4001d34:	d8800115 	stw	r2,4(sp)
 4001d38:	00800044 	movi	r2,1
 4001d3c:	d8800015 	stw	r2,0(sp)
 4001d40:	000f883a 	mov	r7,zero
 4001d44:	000d883a 	mov	r6,zero
 4001d48:	000b883a 	mov	r5,zero
 4001d4c:	01028034 	movhi	r4,2560
 4001d50:	21040804 	addi	r4,r4,4128
 4001d54:	401119c0 	call	401119c <alt_avalon_spi_command>
 4001d58:	e0bffc15 	stw	r2,-16(fp)

    if (result != sizeof(low_byte)){
 4001d5c:	e0bffc17 	ldw	r2,-16(fp)
 4001d60:	10800060 	cmpeqi	r2,r2,1
 4001d64:	1000041e 	bne	r2,zero,4001d78 <touch_isr+0x100>
        printf(("[TOUCH] failed to get x\n row39"));
 4001d68:	01010074 	movhi	r4,1025
 4001d6c:	21136204 	addi	r4,r4,19848
 4001d70:	400218c0 	call	400218c <printf>
        return;
 4001d74:	00007f06 	br	4001f74 <touch_isr+0x2fc>
    }

    ResponseX = (high_byte << 8) | low_byte;
 4001d78:	e0bffe03 	ldbu	r2,-8(fp)
 4001d7c:	10803fcc 	andi	r2,r2,255
 4001d80:	1004923a 	slli	r2,r2,8
 4001d84:	1007883a 	mov	r3,r2
 4001d88:	e0bffe43 	ldbu	r2,-7(fp)
 4001d8c:	10803fcc 	andi	r2,r2,255
 4001d90:	1884b03a 	or	r2,r3,r2
 4001d94:	e0bffd0d 	sth	r2,-12(fp)

    // y
    result = alt_avalon_spi_command(TOUCH_PANEL_SPI_BASE, 0, sizeof(CommandGetY), &CommandGetY, 0, 0, ALT_AVALON_SPI_COMMAND_MERGE);
 4001d98:	00800044 	movi	r2,1
 4001d9c:	d8800215 	stw	r2,8(sp)
 4001da0:	d8000115 	stw	zero,4(sp)
 4001da4:	d8000015 	stw	zero,0(sp)
 4001da8:	d1e00084 	addi	r7,gp,-32766
 4001dac:	01800044 	movi	r6,1
 4001db0:	000b883a 	mov	r5,zero
 4001db4:	01028034 	movhi	r4,2560
 4001db8:	21040804 	addi	r4,r4,4128
 4001dbc:	401119c0 	call	401119c <alt_avalon_spi_command>
 4001dc0:	e0bffc15 	stw	r2,-16(fp)
    result = alt_avalon_spi_command(TOUCH_PANEL_SPI_BASE, 0, 0, 0, sizeof(high_byte), (alt_u8*)&high_byte, ALT_AVALON_SPI_COMMAND_MERGE);
 4001dc4:	00800044 	movi	r2,1
 4001dc8:	d8800215 	stw	r2,8(sp)
 4001dcc:	e0bffe04 	addi	r2,fp,-8
 4001dd0:	d8800115 	stw	r2,4(sp)
 4001dd4:	00800044 	movi	r2,1
 4001dd8:	d8800015 	stw	r2,0(sp)
 4001ddc:	000f883a 	mov	r7,zero
 4001de0:	000d883a 	mov	r6,zero
 4001de4:	000b883a 	mov	r5,zero
 4001de8:	01028034 	movhi	r4,2560
 4001dec:	21040804 	addi	r4,r4,4128
 4001df0:	401119c0 	call	401119c <alt_avalon_spi_command>
 4001df4:	e0bffc15 	stw	r2,-16(fp)

    if (result != sizeof(high_byte)){
 4001df8:	e0bffc17 	ldw	r2,-16(fp)
 4001dfc:	10800060 	cmpeqi	r2,r2,1
 4001e00:	1000041e 	bne	r2,zero,4001e14 <touch_isr+0x19c>
        printf(("[TOUCH] failed to get x\n row50"));
 4001e04:	01010074 	movhi	r4,1025
 4001e08:	21136a04 	addi	r4,r4,19880
 4001e0c:	400218c0 	call	400218c <printf>
        return;
 4001e10:	00005806 	br	4001f74 <touch_isr+0x2fc>
    }

    result = alt_avalon_spi_command(TOUCH_PANEL_SPI_BASE, 0, 0, 0, sizeof(low_byte), (alt_u8*)&low_byte,ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N);
 4001e14:	00800084 	movi	r2,2
 4001e18:	d8800215 	stw	r2,8(sp)
 4001e1c:	e0bffe44 	addi	r2,fp,-7
 4001e20:	d8800115 	stw	r2,4(sp)
 4001e24:	00800044 	movi	r2,1
 4001e28:	d8800015 	stw	r2,0(sp)
 4001e2c:	000f883a 	mov	r7,zero
 4001e30:	000d883a 	mov	r6,zero
 4001e34:	000b883a 	mov	r5,zero
 4001e38:	01028034 	movhi	r4,2560
 4001e3c:	21040804 	addi	r4,r4,4128
 4001e40:	401119c0 	call	401119c <alt_avalon_spi_command>
 4001e44:	e0bffc15 	stw	r2,-16(fp)

    if (result != sizeof(low_byte)){
 4001e48:	e0bffc17 	ldw	r2,-16(fp)
 4001e4c:	10800060 	cmpeqi	r2,r2,1
 4001e50:	1000041e 	bne	r2,zero,4001e64 <touch_isr+0x1ec>
        printf(("[TOUCH] failed to get x\n row57"));
 4001e54:	01010074 	movhi	r4,1025
 4001e58:	21137204 	addi	r4,r4,19912
 4001e5c:	400218c0 	call	400218c <printf>
        return;
 4001e60:	00004406 	br	4001f74 <touch_isr+0x2fc>
    }


    ResponseY = (high_byte << 8) | low_byte;
 4001e64:	e0bffe03 	ldbu	r2,-8(fp)
 4001e68:	10803fcc 	andi	r2,r2,255
 4001e6c:	1004923a 	slli	r2,r2,8
 4001e70:	1007883a 	mov	r3,r2
 4001e74:	e0bffe43 	ldbu	r2,-7(fp)
 4001e78:	10803fcc 	andi	r2,r2,255
 4001e7c:	1884b03a 	or	r2,r3,r2
 4001e80:	e0bffd8d 	sth	r2,-10(fp)


    xy->x_coord = (ResponseX >> 3 ) & 0xFFF;  // 12 bits
 4001e84:	e0bffd0b 	ldhu	r2,-12(fp)
 4001e88:	10bfffcc 	andi	r2,r2,65535
 4001e8c:	1004d0fa 	srli	r2,r2,3
 4001e90:	1083ffcc 	andi	r2,r2,4095
 4001e94:	1007883a 	mov	r3,r2
 4001e98:	e0bffb17 	ldw	r2,-20(fp)
 4001e9c:	10c0000d 	sth	r3,0(r2)
    xy->y_coord = (ResponseY >> 3 ) & 0xFFF;  // 12 bits
 4001ea0:	e0bffd8b 	ldhu	r2,-10(fp)
 4001ea4:	10bfffcc 	andi	r2,r2,65535
 4001ea8:	1004d0fa 	srli	r2,r2,3
 4001eac:	1083ffcc 	andi	r2,r2,4095
 4001eb0:	1007883a 	mov	r3,r2
 4001eb4:	e0bffb17 	ldw	r2,-20(fp)
 4001eb8:	10c0008d 	sth	r3,2(r2)

    if((xy->x_coord == 0 || xy->y_coord == 0) || (alt_nticks() < xy->next_active_time) ){
 4001ebc:	e0bffb17 	ldw	r2,-20(fp)
 4001ec0:	1080000b 	ldhu	r2,0(r2)
 4001ec4:	10bfffcc 	andi	r2,r2,65535
 4001ec8:	10000826 	beq	r2,zero,4001eec <touch_isr+0x274>
 4001ecc:	e0bffb17 	ldw	r2,-20(fp)
 4001ed0:	1080008b 	ldhu	r2,2(r2)
 4001ed4:	10bfffcc 	andi	r2,r2,65535
 4001ed8:	10000426 	beq	r2,zero,4001eec <touch_isr+0x274>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4001edc:	d0e02217 	ldw	r3,-32632(gp)
 4001ee0:	e0bffb17 	ldw	r2,-20(fp)
 4001ee4:	10800217 	ldw	r2,8(r2)
 4001ee8:	1880032e 	bgeu	r3,r2,4001ef8 <touch_isr+0x280>
    	xy->enable_xy = 0;
 4001eec:	e0bffb17 	ldw	r2,-20(fp)
 4001ef0:	10000105 	stb	zero,4(r2)
 4001ef4:	00000906 	br	4001f1c <touch_isr+0x2a4>
    }else{
    	xy->enable_xy = 1;
 4001ef8:	e0bffb17 	ldw	r2,-20(fp)
 4001efc:	00c00044 	movi	r3,1
 4001f00:	10c00105 	stb	r3,4(r2)
 4001f04:	d0e02217 	ldw	r3,-32632(gp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4001f08:	d0a02117 	ldw	r2,-32636(gp)
    	xy->next_active_time = alt_nticks() + ACTIVE_DELAY_TIME;
 4001f0c:	1004d0ba 	srli	r2,r2,2
 4001f10:	1887883a 	add	r3,r3,r2
 4001f14:	e0bffb17 	ldw	r2,-20(fp)
 4001f18:	10c00215 	stw	r3,8(r2)
    }
    printf("X Koordinate: %d Y Koordinate: %d\n", xy->x_coord,xy->y_coord);
 4001f1c:	e0bffb17 	ldw	r2,-20(fp)
 4001f20:	1080000b 	ldhu	r2,0(r2)
 4001f24:	10ffffcc 	andi	r3,r2,65535
 4001f28:	e0bffb17 	ldw	r2,-20(fp)
 4001f2c:	1080008b 	ldhu	r2,2(r2)
 4001f30:	10bfffcc 	andi	r2,r2,65535
 4001f34:	100d883a 	mov	r6,r2
 4001f38:	180b883a 	mov	r5,r3
 4001f3c:	01010074 	movhi	r4,1025
 4001f40:	21137a04 	addi	r4,r4,19944
 4001f44:	400218c0 	call	400218c <printf>


	 //  INSERT CODE 6. Then reset that register to 0
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(TOUCH_PANEL_PEN_IRQ_N_BASE,0x0);
 4001f48:	0007883a 	mov	r3,zero
 4001f4c:	00828034 	movhi	r2,2560
 4001f50:	10842704 	addi	r2,r2,4252
 4001f54:	10c00035 	stwio	r3,0(r2)

    //  Reset IRQ Mask
    IOWR_ALTERA_AVALON_PIO_IRQ_MASK(TOUCH_PANEL_PEN_IRQ_N_BASE, 0x01);
 4001f58:	00c00044 	movi	r3,1
 4001f5c:	00828034 	movhi	r2,2560
 4001f60:	10842604 	addi	r2,r2,4248
 4001f64:	10c00035 	stwio	r3,0(r2)

    alt_ic_irq_enable(TOUCH_PANEL_PEN_IRQ_N_IRQ_INTERRUPT_CONTROLLER_ID,TOUCH_PANEL_PEN_IRQ_N_IRQ);
 4001f68:	014000c4 	movi	r5,3
 4001f6c:	0009883a 	mov	r4,zero
 4001f70:	400ecd40 	call	400ecd4 <alt_ic_irq_enable>

    //xy->next_active_time = alt_nticks() + ACTIVE_DELAY_TIME;
}
 4001f74:	e037883a 	mov	sp,fp
 4001f78:	dfc00117 	ldw	ra,4(sp)
 4001f7c:	df000017 	ldw	fp,0(sp)
 4001f80:	dec00204 	addi	sp,sp,8
 4001f84:	f800283a 	ret

04001f88 <touch_init>:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/

void touch_init(void* context)
{
 4001f88:	defffc04 	addi	sp,sp,-16
 4001f8c:	dfc00315 	stw	ra,12(sp)
 4001f90:	df000215 	stw	fp,8(sp)
 4001f94:	df000204 	addi	fp,sp,8
 4001f98:	e13fff15 	stw	r4,-4(fp)
	//
	//  - Enable touch pen irg.
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(TOUCH_PANEL_PEN_IRQ_N_BASE, 0x01);
 4001f9c:	00c00044 	movi	r3,1
 4001fa0:	00828034 	movhi	r2,2560
 4001fa4:	10842604 	addi	r2,r2,4248
 4001fa8:	10c00035 	stwio	r3,0(r2)

	// Reset the edge capture register.
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(TOUCH_PANEL_PEN_IRQ_N_BASE, 0x0);
 4001fac:	0007883a 	mov	r3,zero
 4001fb0:	00828034 	movhi	r2,2560
 4001fb4:	10842704 	addi	r2,r2,4252
 4001fb8:	10c00035 	stwio	r3,0(r2)

	//  Register the ISR:
	alt_ic_isr_register(TOUCH_PANEL_PEN_IRQ_N_IRQ_INTERRUPT_CONTROLLER_ID, TOUCH_PANEL_PEN_IRQ_N_IRQ, touch_isr, context, 0x0);
 4001fbc:	d8000015 	stw	zero,0(sp)
 4001fc0:	e1ffff17 	ldw	r7,-4(fp)
 4001fc4:	01810034 	movhi	r6,1024
 4001fc8:	31871e04 	addi	r6,r6,7288
 4001fcc:	014000c4 	movi	r5,3
 4001fd0:	0009883a 	mov	r4,zero
 4001fd4:	400ec840 	call	400ec84 <alt_ic_isr_register>

}
 4001fd8:	0001883a 	nop
 4001fdc:	e037883a 	mov	sp,fp
 4001fe0:	dfc00117 	ldw	ra,4(sp)
 4001fe4:	df000017 	ldw	fp,0(sp)
 4001fe8:	dec00204 	addi	sp,sp,8
 4001fec:	f800283a 	ret

04001ff0 <get_xy>:

void get_xy (void * context)
{
 4001ff0:	defffe04 	addi	sp,sp,-8
 4001ff4:	df000115 	stw	fp,4(sp)
 4001ff8:	df000104 	addi	fp,sp,4
 4001ffc:	e13fff15 	stw	r4,-4(fp)





}
 4002000:	0001883a 	nop
 4002004:	e037883a 	mov	sp,fp
 4002008:	df000017 	ldw	fp,0(sp)
 400200c:	dec00104 	addi	sp,sp,4
 4002010:	f800283a 	ret

04002014 <memcpy>:
 4002014:	defffd04 	addi	sp,sp,-12
 4002018:	dfc00215 	stw	ra,8(sp)
 400201c:	dc400115 	stw	r17,4(sp)
 4002020:	dc000015 	stw	r16,0(sp)
 4002024:	00c003c4 	movi	r3,15
 4002028:	2005883a 	mov	r2,r4
 400202c:	1980452e 	bgeu	r3,r6,4002144 <memcpy+0x130>
 4002030:	2906b03a 	or	r3,r5,r4
 4002034:	18c000cc 	andi	r3,r3,3
 4002038:	1800441e 	bne	r3,zero,400214c <memcpy+0x138>
 400203c:	347ffc04 	addi	r17,r6,-16
 4002040:	8822d13a 	srli	r17,r17,4
 4002044:	28c00104 	addi	r3,r5,4
 4002048:	23400104 	addi	r13,r4,4
 400204c:	8820913a 	slli	r16,r17,4
 4002050:	2b000204 	addi	r12,r5,8
 4002054:	22c00204 	addi	r11,r4,8
 4002058:	84000504 	addi	r16,r16,20
 400205c:	2a800304 	addi	r10,r5,12
 4002060:	22400304 	addi	r9,r4,12
 4002064:	2c21883a 	add	r16,r5,r16
 4002068:	2811883a 	mov	r8,r5
 400206c:	200f883a 	mov	r7,r4
 4002070:	41000017 	ldw	r4,0(r8)
 4002074:	1fc00017 	ldw	ra,0(r3)
 4002078:	63c00017 	ldw	r15,0(r12)
 400207c:	39000015 	stw	r4,0(r7)
 4002080:	53800017 	ldw	r14,0(r10)
 4002084:	6fc00015 	stw	ra,0(r13)
 4002088:	5bc00015 	stw	r15,0(r11)
 400208c:	4b800015 	stw	r14,0(r9)
 4002090:	18c00404 	addi	r3,r3,16
 4002094:	39c00404 	addi	r7,r7,16
 4002098:	42000404 	addi	r8,r8,16
 400209c:	6b400404 	addi	r13,r13,16
 40020a0:	63000404 	addi	r12,r12,16
 40020a4:	5ac00404 	addi	r11,r11,16
 40020a8:	52800404 	addi	r10,r10,16
 40020ac:	4a400404 	addi	r9,r9,16
 40020b0:	1c3fef1e 	bne	r3,r16,4002070 <__reset+0xfa812070>
 40020b4:	89c00044 	addi	r7,r17,1
 40020b8:	380e913a 	slli	r7,r7,4
 40020bc:	310003cc 	andi	r4,r6,15
 40020c0:	02c000c4 	movi	r11,3
 40020c4:	11c7883a 	add	r3,r2,r7
 40020c8:	29cb883a 	add	r5,r5,r7
 40020cc:	5900212e 	bgeu	r11,r4,4002154 <memcpy+0x140>
 40020d0:	1813883a 	mov	r9,r3
 40020d4:	2811883a 	mov	r8,r5
 40020d8:	200f883a 	mov	r7,r4
 40020dc:	42800017 	ldw	r10,0(r8)
 40020e0:	4a400104 	addi	r9,r9,4
 40020e4:	39ffff04 	addi	r7,r7,-4
 40020e8:	4abfff15 	stw	r10,-4(r9)
 40020ec:	42000104 	addi	r8,r8,4
 40020f0:	59fffa36 	bltu	r11,r7,40020dc <__reset+0xfa8120dc>
 40020f4:	213fff04 	addi	r4,r4,-4
 40020f8:	2008d0ba 	srli	r4,r4,2
 40020fc:	318000cc 	andi	r6,r6,3
 4002100:	21000044 	addi	r4,r4,1
 4002104:	2109883a 	add	r4,r4,r4
 4002108:	2109883a 	add	r4,r4,r4
 400210c:	1907883a 	add	r3,r3,r4
 4002110:	290b883a 	add	r5,r5,r4
 4002114:	30000626 	beq	r6,zero,4002130 <memcpy+0x11c>
 4002118:	198d883a 	add	r6,r3,r6
 400211c:	29c00003 	ldbu	r7,0(r5)
 4002120:	18c00044 	addi	r3,r3,1
 4002124:	29400044 	addi	r5,r5,1
 4002128:	19ffffc5 	stb	r7,-1(r3)
 400212c:	19bffb1e 	bne	r3,r6,400211c <__reset+0xfa81211c>
 4002130:	dfc00217 	ldw	ra,8(sp)
 4002134:	dc400117 	ldw	r17,4(sp)
 4002138:	dc000017 	ldw	r16,0(sp)
 400213c:	dec00304 	addi	sp,sp,12
 4002140:	f800283a 	ret
 4002144:	2007883a 	mov	r3,r4
 4002148:	003ff206 	br	4002114 <__reset+0xfa812114>
 400214c:	2007883a 	mov	r3,r4
 4002150:	003ff106 	br	4002118 <__reset+0xfa812118>
 4002154:	200d883a 	mov	r6,r4
 4002158:	003fee06 	br	4002114 <__reset+0xfa812114>

0400215c <_printf_r>:
 400215c:	defffd04 	addi	sp,sp,-12
 4002160:	2805883a 	mov	r2,r5
 4002164:	dfc00015 	stw	ra,0(sp)
 4002168:	d9800115 	stw	r6,4(sp)
 400216c:	d9c00215 	stw	r7,8(sp)
 4002170:	21400217 	ldw	r5,8(r4)
 4002174:	d9c00104 	addi	r7,sp,4
 4002178:	100d883a 	mov	r6,r2
 400217c:	40023340 	call	4002334 <___vfprintf_internal_r>
 4002180:	dfc00017 	ldw	ra,0(sp)
 4002184:	dec00304 	addi	sp,sp,12
 4002188:	f800283a 	ret

0400218c <printf>:
 400218c:	defffc04 	addi	sp,sp,-16
 4002190:	dfc00015 	stw	ra,0(sp)
 4002194:	d9400115 	stw	r5,4(sp)
 4002198:	d9800215 	stw	r6,8(sp)
 400219c:	d9c00315 	stw	r7,12(sp)
 40021a0:	00810074 	movhi	r2,1025
 40021a4:	109c0f04 	addi	r2,r2,28732
 40021a8:	10800017 	ldw	r2,0(r2)
 40021ac:	200b883a 	mov	r5,r4
 40021b0:	d9800104 	addi	r6,sp,4
 40021b4:	11000217 	ldw	r4,8(r2)
 40021b8:	400452c0 	call	400452c <__vfprintf_internal>
 40021bc:	dfc00017 	ldw	ra,0(sp)
 40021c0:	dec00404 	addi	sp,sp,16
 40021c4:	f800283a 	ret

040021c8 <_puts_r>:
 40021c8:	defff604 	addi	sp,sp,-40
 40021cc:	dc000715 	stw	r16,28(sp)
 40021d0:	2021883a 	mov	r16,r4
 40021d4:	2809883a 	mov	r4,r5
 40021d8:	dc400815 	stw	r17,32(sp)
 40021dc:	dfc00915 	stw	ra,36(sp)
 40021e0:	2823883a 	mov	r17,r5
 40021e4:	400229c0 	call	400229c <strlen>
 40021e8:	10c00044 	addi	r3,r2,1
 40021ec:	d8800115 	stw	r2,4(sp)
 40021f0:	00810074 	movhi	r2,1025
 40021f4:	10938304 	addi	r2,r2,19980
 40021f8:	d8800215 	stw	r2,8(sp)
 40021fc:	00800044 	movi	r2,1
 4002200:	d8800315 	stw	r2,12(sp)
 4002204:	00800084 	movi	r2,2
 4002208:	dc400015 	stw	r17,0(sp)
 400220c:	d8c00615 	stw	r3,24(sp)
 4002210:	dec00415 	stw	sp,16(sp)
 4002214:	d8800515 	stw	r2,20(sp)
 4002218:	80000226 	beq	r16,zero,4002224 <_puts_r+0x5c>
 400221c:	80800e17 	ldw	r2,56(r16)
 4002220:	10001426 	beq	r2,zero,4002274 <_puts_r+0xac>
 4002224:	81400217 	ldw	r5,8(r16)
 4002228:	2880030b 	ldhu	r2,12(r5)
 400222c:	10c8000c 	andi	r3,r2,8192
 4002230:	1800061e 	bne	r3,zero,400224c <_puts_r+0x84>
 4002234:	29001917 	ldw	r4,100(r5)
 4002238:	00f7ffc4 	movi	r3,-8193
 400223c:	10880014 	ori	r2,r2,8192
 4002240:	20c6703a 	and	r3,r4,r3
 4002244:	2880030d 	sth	r2,12(r5)
 4002248:	28c01915 	stw	r3,100(r5)
 400224c:	d9800404 	addi	r6,sp,16
 4002250:	8009883a 	mov	r4,r16
 4002254:	4006a5c0 	call	4006a5c <__sfvwrite_r>
 4002258:	1000091e 	bne	r2,zero,4002280 <_puts_r+0xb8>
 400225c:	00800284 	movi	r2,10
 4002260:	dfc00917 	ldw	ra,36(sp)
 4002264:	dc400817 	ldw	r17,32(sp)
 4002268:	dc000717 	ldw	r16,28(sp)
 400226c:	dec00a04 	addi	sp,sp,40
 4002270:	f800283a 	ret
 4002274:	8009883a 	mov	r4,r16
 4002278:	40065d80 	call	40065d8 <__sinit>
 400227c:	003fe906 	br	4002224 <__reset+0xfa812224>
 4002280:	00bfffc4 	movi	r2,-1
 4002284:	003ff606 	br	4002260 <__reset+0xfa812260>

04002288 <puts>:
 4002288:	00810074 	movhi	r2,1025
 400228c:	109c0f04 	addi	r2,r2,28732
 4002290:	200b883a 	mov	r5,r4
 4002294:	11000017 	ldw	r4,0(r2)
 4002298:	40021c81 	jmpi	40021c8 <_puts_r>

0400229c <strlen>:
 400229c:	208000cc 	andi	r2,r4,3
 40022a0:	10002026 	beq	r2,zero,4002324 <strlen+0x88>
 40022a4:	20800007 	ldb	r2,0(r4)
 40022a8:	10002026 	beq	r2,zero,400232c <strlen+0x90>
 40022ac:	2005883a 	mov	r2,r4
 40022b0:	00000206 	br	40022bc <strlen+0x20>
 40022b4:	10c00007 	ldb	r3,0(r2)
 40022b8:	18001826 	beq	r3,zero,400231c <strlen+0x80>
 40022bc:	10800044 	addi	r2,r2,1
 40022c0:	10c000cc 	andi	r3,r2,3
 40022c4:	183ffb1e 	bne	r3,zero,40022b4 <__reset+0xfa8122b4>
 40022c8:	10c00017 	ldw	r3,0(r2)
 40022cc:	01ffbff4 	movhi	r7,65279
 40022d0:	39ffbfc4 	addi	r7,r7,-257
 40022d4:	00ca303a 	nor	r5,zero,r3
 40022d8:	01a02074 	movhi	r6,32897
 40022dc:	19c7883a 	add	r3,r3,r7
 40022e0:	31a02004 	addi	r6,r6,-32640
 40022e4:	1946703a 	and	r3,r3,r5
 40022e8:	1986703a 	and	r3,r3,r6
 40022ec:	1800091e 	bne	r3,zero,4002314 <strlen+0x78>
 40022f0:	10800104 	addi	r2,r2,4
 40022f4:	10c00017 	ldw	r3,0(r2)
 40022f8:	19cb883a 	add	r5,r3,r7
 40022fc:	00c6303a 	nor	r3,zero,r3
 4002300:	28c6703a 	and	r3,r5,r3
 4002304:	1986703a 	and	r3,r3,r6
 4002308:	183ff926 	beq	r3,zero,40022f0 <__reset+0xfa8122f0>
 400230c:	00000106 	br	4002314 <strlen+0x78>
 4002310:	10800044 	addi	r2,r2,1
 4002314:	10c00007 	ldb	r3,0(r2)
 4002318:	183ffd1e 	bne	r3,zero,4002310 <__reset+0xfa812310>
 400231c:	1105c83a 	sub	r2,r2,r4
 4002320:	f800283a 	ret
 4002324:	2005883a 	mov	r2,r4
 4002328:	003fe706 	br	40022c8 <__reset+0xfa8122c8>
 400232c:	0005883a 	mov	r2,zero
 4002330:	f800283a 	ret

04002334 <___vfprintf_internal_r>:
 4002334:	deffb804 	addi	sp,sp,-288
 4002338:	dfc04715 	stw	ra,284(sp)
 400233c:	ddc04515 	stw	r23,276(sp)
 4002340:	dd404315 	stw	r21,268(sp)
 4002344:	d9002c15 	stw	r4,176(sp)
 4002348:	282f883a 	mov	r23,r5
 400234c:	302b883a 	mov	r21,r6
 4002350:	d9c02d15 	stw	r7,180(sp)
 4002354:	df004615 	stw	fp,280(sp)
 4002358:	dd804415 	stw	r22,272(sp)
 400235c:	dd004215 	stw	r20,264(sp)
 4002360:	dcc04115 	stw	r19,260(sp)
 4002364:	dc804015 	stw	r18,256(sp)
 4002368:	dc403f15 	stw	r17,252(sp)
 400236c:	dc003e15 	stw	r16,248(sp)
 4002370:	400714c0 	call	400714c <_localeconv_r>
 4002374:	10800017 	ldw	r2,0(r2)
 4002378:	1009883a 	mov	r4,r2
 400237c:	d8803415 	stw	r2,208(sp)
 4002380:	400229c0 	call	400229c <strlen>
 4002384:	d8803715 	stw	r2,220(sp)
 4002388:	d8802c17 	ldw	r2,176(sp)
 400238c:	10000226 	beq	r2,zero,4002398 <___vfprintf_internal_r+0x64>
 4002390:	10800e17 	ldw	r2,56(r2)
 4002394:	1000f926 	beq	r2,zero,400277c <___vfprintf_internal_r+0x448>
 4002398:	b880030b 	ldhu	r2,12(r23)
 400239c:	10c8000c 	andi	r3,r2,8192
 40023a0:	1800061e 	bne	r3,zero,40023bc <___vfprintf_internal_r+0x88>
 40023a4:	b9001917 	ldw	r4,100(r23)
 40023a8:	00f7ffc4 	movi	r3,-8193
 40023ac:	10880014 	ori	r2,r2,8192
 40023b0:	20c6703a 	and	r3,r4,r3
 40023b4:	b880030d 	sth	r2,12(r23)
 40023b8:	b8c01915 	stw	r3,100(r23)
 40023bc:	10c0020c 	andi	r3,r2,8
 40023c0:	1800c126 	beq	r3,zero,40026c8 <___vfprintf_internal_r+0x394>
 40023c4:	b8c00417 	ldw	r3,16(r23)
 40023c8:	1800bf26 	beq	r3,zero,40026c8 <___vfprintf_internal_r+0x394>
 40023cc:	1080068c 	andi	r2,r2,26
 40023d0:	00c00284 	movi	r3,10
 40023d4:	10c0c426 	beq	r2,r3,40026e8 <___vfprintf_internal_r+0x3b4>
 40023d8:	d8c00404 	addi	r3,sp,16
 40023dc:	05010074 	movhi	r20,1025
 40023e0:	d9001e04 	addi	r4,sp,120
 40023e4:	a5139484 	addi	r20,r20,20050
 40023e8:	d8c01e15 	stw	r3,120(sp)
 40023ec:	d8002015 	stw	zero,128(sp)
 40023f0:	d8001f15 	stw	zero,124(sp)
 40023f4:	d8003315 	stw	zero,204(sp)
 40023f8:	d8003615 	stw	zero,216(sp)
 40023fc:	d8003815 	stw	zero,224(sp)
 4002400:	1811883a 	mov	r8,r3
 4002404:	d8003915 	stw	zero,228(sp)
 4002408:	d8003a15 	stw	zero,232(sp)
 400240c:	d8002f15 	stw	zero,188(sp)
 4002410:	d9002815 	stw	r4,160(sp)
 4002414:	a8800007 	ldb	r2,0(r21)
 4002418:	10027b26 	beq	r2,zero,4002e08 <___vfprintf_internal_r+0xad4>
 400241c:	00c00944 	movi	r3,37
 4002420:	a821883a 	mov	r16,r21
 4002424:	10c0021e 	bne	r2,r3,4002430 <___vfprintf_internal_r+0xfc>
 4002428:	00001406 	br	400247c <___vfprintf_internal_r+0x148>
 400242c:	10c00326 	beq	r2,r3,400243c <___vfprintf_internal_r+0x108>
 4002430:	84000044 	addi	r16,r16,1
 4002434:	80800007 	ldb	r2,0(r16)
 4002438:	103ffc1e 	bne	r2,zero,400242c <__reset+0xfa81242c>
 400243c:	8563c83a 	sub	r17,r16,r21
 4002440:	88000e26 	beq	r17,zero,400247c <___vfprintf_internal_r+0x148>
 4002444:	d8c02017 	ldw	r3,128(sp)
 4002448:	d8801f17 	ldw	r2,124(sp)
 400244c:	45400015 	stw	r21,0(r8)
 4002450:	1c47883a 	add	r3,r3,r17
 4002454:	10800044 	addi	r2,r2,1
 4002458:	d8c02015 	stw	r3,128(sp)
 400245c:	44400115 	stw	r17,4(r8)
 4002460:	d8801f15 	stw	r2,124(sp)
 4002464:	00c001c4 	movi	r3,7
 4002468:	1880a716 	blt	r3,r2,4002708 <___vfprintf_internal_r+0x3d4>
 400246c:	42000204 	addi	r8,r8,8
 4002470:	d9402f17 	ldw	r5,188(sp)
 4002474:	2c4b883a 	add	r5,r5,r17
 4002478:	d9402f15 	stw	r5,188(sp)
 400247c:	80800007 	ldb	r2,0(r16)
 4002480:	1000a826 	beq	r2,zero,4002724 <___vfprintf_internal_r+0x3f0>
 4002484:	84400047 	ldb	r17,1(r16)
 4002488:	00bfffc4 	movi	r2,-1
 400248c:	85400044 	addi	r21,r16,1
 4002490:	d8002785 	stb	zero,158(sp)
 4002494:	0007883a 	mov	r3,zero
 4002498:	000f883a 	mov	r7,zero
 400249c:	d8802915 	stw	r2,164(sp)
 40024a0:	d8003115 	stw	zero,196(sp)
 40024a4:	0025883a 	mov	r18,zero
 40024a8:	01401604 	movi	r5,88
 40024ac:	01800244 	movi	r6,9
 40024b0:	02800a84 	movi	r10,42
 40024b4:	02401b04 	movi	r9,108
 40024b8:	ad400044 	addi	r21,r21,1
 40024bc:	88bff804 	addi	r2,r17,-32
 40024c0:	28830436 	bltu	r5,r2,40030d4 <___vfprintf_internal_r+0xda0>
 40024c4:	100490ba 	slli	r2,r2,2
 40024c8:	01010034 	movhi	r4,1024
 40024cc:	21093704 	addi	r4,r4,9436
 40024d0:	1105883a 	add	r2,r2,r4
 40024d4:	10800017 	ldw	r2,0(r2)
 40024d8:	1000683a 	jmp	r2
 40024dc:	04002ff4 	movhi	r16,191
 40024e0:	040030d4 	movui	r16,195
 40024e4:	040030d4 	movui	r16,195
 40024e8:	04003014 	movui	r16,192
 40024ec:	040030d4 	movui	r16,195
 40024f0:	040030d4 	movui	r16,195
 40024f4:	040030d4 	movui	r16,195
 40024f8:	040030d4 	movui	r16,195
 40024fc:	040030d4 	movui	r16,195
 4002500:	040030d4 	movui	r16,195
 4002504:	04002788 	cmpgei	r16,zero,158
 4002508:	04002f30 	cmpltui	r16,zero,188
 400250c:	040030d4 	movui	r16,195
 4002510:	04002650 	cmplti	r16,zero,153
 4002514:	040027b0 	cmpltui	r16,zero,158
 4002518:	040030d4 	movui	r16,195
 400251c:	040027f0 	cmpltui	r16,zero,159
 4002520:	040027fc 	xorhi	r16,zero,159
 4002524:	040027fc 	xorhi	r16,zero,159
 4002528:	040027fc 	xorhi	r16,zero,159
 400252c:	040027fc 	xorhi	r16,zero,159
 4002530:	040027fc 	xorhi	r16,zero,159
 4002534:	040027fc 	xorhi	r16,zero,159
 4002538:	040027fc 	xorhi	r16,zero,159
 400253c:	040027fc 	xorhi	r16,zero,159
 4002540:	040027fc 	xorhi	r16,zero,159
 4002544:	040030d4 	movui	r16,195
 4002548:	040030d4 	movui	r16,195
 400254c:	040030d4 	movui	r16,195
 4002550:	040030d4 	movui	r16,195
 4002554:	040030d4 	movui	r16,195
 4002558:	040030d4 	movui	r16,195
 400255c:	040030d4 	movui	r16,195
 4002560:	040030d4 	movui	r16,195
 4002564:	040030d4 	movui	r16,195
 4002568:	040030d4 	movui	r16,195
 400256c:	04002830 	cmpltui	r16,zero,160
 4002570:	040028ec 	andhi	r16,zero,163
 4002574:	040030d4 	movui	r16,195
 4002578:	040028ec 	andhi	r16,zero,163
 400257c:	040030d4 	movui	r16,195
 4002580:	040030d4 	movui	r16,195
 4002584:	040030d4 	movui	r16,195
 4002588:	040030d4 	movui	r16,195
 400258c:	0400298c 	andi	r16,zero,166
 4002590:	040030d4 	movui	r16,195
 4002594:	040030d4 	movui	r16,195
 4002598:	04002998 	cmpnei	r16,zero,166
 400259c:	040030d4 	movui	r16,195
 40025a0:	040030d4 	movui	r16,195
 40025a4:	040030d4 	movui	r16,195
 40025a8:	040030d4 	movui	r16,195
 40025ac:	040030d4 	movui	r16,195
 40025b0:	04002e10 	cmplti	r16,zero,184
 40025b4:	040030d4 	movui	r16,195
 40025b8:	040030d4 	movui	r16,195
 40025bc:	04002e70 	cmpltui	r16,zero,185
 40025c0:	040030d4 	movui	r16,195
 40025c4:	040030d4 	movui	r16,195
 40025c8:	040030d4 	movui	r16,195
 40025cc:	040030d4 	movui	r16,195
 40025d0:	040030d4 	movui	r16,195
 40025d4:	040030d4 	movui	r16,195
 40025d8:	040030d4 	movui	r16,195
 40025dc:	040030d4 	movui	r16,195
 40025e0:	040030d4 	movui	r16,195
 40025e4:	040030d4 	movui	r16,195
 40025e8:	04003080 	call	400308 <__alt_mem_dram_cntrl-0x3bffcf8>
 40025ec:	04003020 	cmpeqi	r16,zero,192
 40025f0:	040028ec 	andhi	r16,zero,163
 40025f4:	040028ec 	andhi	r16,zero,163
 40025f8:	040028ec 	andhi	r16,zero,163
 40025fc:	04003030 	cmpltui	r16,zero,192
 4002600:	04003020 	cmpeqi	r16,zero,192
 4002604:	040030d4 	movui	r16,195
 4002608:	040030d4 	movui	r16,195
 400260c:	0400303c 	xorhi	r16,zero,192
 4002610:	040030d4 	movui	r16,195
 4002614:	0400304c 	andi	r16,zero,193
 4002618:	04002f20 	cmpeqi	r16,zero,188
 400261c:	0400265c 	xori	r16,zero,153
 4002620:	04002f40 	call	4002f4 <__alt_mem_dram_cntrl-0x3bffd0c>
 4002624:	040030d4 	movui	r16,195
 4002628:	04002f4c 	andi	r16,zero,189
 400262c:	040030d4 	movui	r16,195
 4002630:	04002fa8 	cmpgeui	r16,zero,190
 4002634:	040030d4 	movui	r16,195
 4002638:	040030d4 	movui	r16,195
 400263c:	04002fb8 	rdprs	r16,zero,190
 4002640:	d9003117 	ldw	r4,196(sp)
 4002644:	d8802d15 	stw	r2,180(sp)
 4002648:	0109c83a 	sub	r4,zero,r4
 400264c:	d9003115 	stw	r4,196(sp)
 4002650:	94800114 	ori	r18,r18,4
 4002654:	ac400007 	ldb	r17,0(r21)
 4002658:	003f9706 	br	40024b8 <__reset+0xfa8124b8>
 400265c:	00800c04 	movi	r2,48
 4002660:	d9002d17 	ldw	r4,180(sp)
 4002664:	d9402917 	ldw	r5,164(sp)
 4002668:	d8802705 	stb	r2,156(sp)
 400266c:	00801e04 	movi	r2,120
 4002670:	d8802745 	stb	r2,157(sp)
 4002674:	d8002785 	stb	zero,158(sp)
 4002678:	20c00104 	addi	r3,r4,4
 400267c:	24c00017 	ldw	r19,0(r4)
 4002680:	002d883a 	mov	r22,zero
 4002684:	90800094 	ori	r2,r18,2
 4002688:	28029a16 	blt	r5,zero,40030f4 <___vfprintf_internal_r+0xdc0>
 400268c:	00bfdfc4 	movi	r2,-129
 4002690:	90a4703a 	and	r18,r18,r2
 4002694:	d8c02d15 	stw	r3,180(sp)
 4002698:	94800094 	ori	r18,r18,2
 400269c:	9802871e 	bne	r19,zero,40030bc <___vfprintf_internal_r+0xd88>
 40026a0:	00810074 	movhi	r2,1025
 40026a4:	10938d04 	addi	r2,r2,20020
 40026a8:	d8803915 	stw	r2,228(sp)
 40026ac:	04401e04 	movi	r17,120
 40026b0:	d8802917 	ldw	r2,164(sp)
 40026b4:	0039883a 	mov	fp,zero
 40026b8:	1001e926 	beq	r2,zero,4002e60 <___vfprintf_internal_r+0xb2c>
 40026bc:	0027883a 	mov	r19,zero
 40026c0:	002d883a 	mov	r22,zero
 40026c4:	00020506 	br	4002edc <___vfprintf_internal_r+0xba8>
 40026c8:	d9002c17 	ldw	r4,176(sp)
 40026cc:	b80b883a 	mov	r5,r23
 40026d0:	40046040 	call	4004604 <__swsetup_r>
 40026d4:	1005ac1e 	bne	r2,zero,4003d88 <___vfprintf_internal_r+0x1a54>
 40026d8:	b880030b 	ldhu	r2,12(r23)
 40026dc:	00c00284 	movi	r3,10
 40026e0:	1080068c 	andi	r2,r2,26
 40026e4:	10ff3c1e 	bne	r2,r3,40023d8 <__reset+0xfa8123d8>
 40026e8:	b880038f 	ldh	r2,14(r23)
 40026ec:	103f3a16 	blt	r2,zero,40023d8 <__reset+0xfa8123d8>
 40026f0:	d9c02d17 	ldw	r7,180(sp)
 40026f4:	d9002c17 	ldw	r4,176(sp)
 40026f8:	a80d883a 	mov	r6,r21
 40026fc:	b80b883a 	mov	r5,r23
 4002700:	40045480 	call	4004548 <__sbprintf>
 4002704:	00001106 	br	400274c <___vfprintf_internal_r+0x418>
 4002708:	d9002c17 	ldw	r4,176(sp)
 400270c:	d9801e04 	addi	r6,sp,120
 4002710:	b80b883a 	mov	r5,r23
 4002714:	40097e80 	call	40097e8 <__sprint_r>
 4002718:	1000081e 	bne	r2,zero,400273c <___vfprintf_internal_r+0x408>
 400271c:	da000404 	addi	r8,sp,16
 4002720:	003f5306 	br	4002470 <__reset+0xfa812470>
 4002724:	d8802017 	ldw	r2,128(sp)
 4002728:	10000426 	beq	r2,zero,400273c <___vfprintf_internal_r+0x408>
 400272c:	d9002c17 	ldw	r4,176(sp)
 4002730:	d9801e04 	addi	r6,sp,120
 4002734:	b80b883a 	mov	r5,r23
 4002738:	40097e80 	call	40097e8 <__sprint_r>
 400273c:	b880030b 	ldhu	r2,12(r23)
 4002740:	1080100c 	andi	r2,r2,64
 4002744:	1005901e 	bne	r2,zero,4003d88 <___vfprintf_internal_r+0x1a54>
 4002748:	d8802f17 	ldw	r2,188(sp)
 400274c:	dfc04717 	ldw	ra,284(sp)
 4002750:	df004617 	ldw	fp,280(sp)
 4002754:	ddc04517 	ldw	r23,276(sp)
 4002758:	dd804417 	ldw	r22,272(sp)
 400275c:	dd404317 	ldw	r21,268(sp)
 4002760:	dd004217 	ldw	r20,264(sp)
 4002764:	dcc04117 	ldw	r19,260(sp)
 4002768:	dc804017 	ldw	r18,256(sp)
 400276c:	dc403f17 	ldw	r17,252(sp)
 4002770:	dc003e17 	ldw	r16,248(sp)
 4002774:	dec04804 	addi	sp,sp,288
 4002778:	f800283a 	ret
 400277c:	d9002c17 	ldw	r4,176(sp)
 4002780:	40065d80 	call	40065d8 <__sinit>
 4002784:	003f0406 	br	4002398 <__reset+0xfa812398>
 4002788:	d8802d17 	ldw	r2,180(sp)
 400278c:	d9002d17 	ldw	r4,180(sp)
 4002790:	10800017 	ldw	r2,0(r2)
 4002794:	d8803115 	stw	r2,196(sp)
 4002798:	20800104 	addi	r2,r4,4
 400279c:	d9003117 	ldw	r4,196(sp)
 40027a0:	203fa716 	blt	r4,zero,4002640 <__reset+0xfa812640>
 40027a4:	d8802d15 	stw	r2,180(sp)
 40027a8:	ac400007 	ldb	r17,0(r21)
 40027ac:	003f4206 	br	40024b8 <__reset+0xfa8124b8>
 40027b0:	ac400007 	ldb	r17,0(r21)
 40027b4:	aac00044 	addi	r11,r21,1
 40027b8:	8a872826 	beq	r17,r10,400445c <___vfprintf_internal_r+0x2128>
 40027bc:	88bff404 	addi	r2,r17,-48
 40027c0:	0009883a 	mov	r4,zero
 40027c4:	30867d36 	bltu	r6,r2,40041bc <___vfprintf_internal_r+0x1e88>
 40027c8:	5c400007 	ldb	r17,0(r11)
 40027cc:	210002a4 	muli	r4,r4,10
 40027d0:	5d400044 	addi	r21,r11,1
 40027d4:	a817883a 	mov	r11,r21
 40027d8:	2089883a 	add	r4,r4,r2
 40027dc:	88bff404 	addi	r2,r17,-48
 40027e0:	30bff92e 	bgeu	r6,r2,40027c8 <__reset+0xfa8127c8>
 40027e4:	2005c916 	blt	r4,zero,4003f0c <___vfprintf_internal_r+0x1bd8>
 40027e8:	d9002915 	stw	r4,164(sp)
 40027ec:	003f3306 	br	40024bc <__reset+0xfa8124bc>
 40027f0:	94802014 	ori	r18,r18,128
 40027f4:	ac400007 	ldb	r17,0(r21)
 40027f8:	003f2f06 	br	40024b8 <__reset+0xfa8124b8>
 40027fc:	a809883a 	mov	r4,r21
 4002800:	d8003115 	stw	zero,196(sp)
 4002804:	88bff404 	addi	r2,r17,-48
 4002808:	0017883a 	mov	r11,zero
 400280c:	24400007 	ldb	r17,0(r4)
 4002810:	5ac002a4 	muli	r11,r11,10
 4002814:	ad400044 	addi	r21,r21,1
 4002818:	a809883a 	mov	r4,r21
 400281c:	12d7883a 	add	r11,r2,r11
 4002820:	88bff404 	addi	r2,r17,-48
 4002824:	30bff92e 	bgeu	r6,r2,400280c <__reset+0xfa81280c>
 4002828:	dac03115 	stw	r11,196(sp)
 400282c:	003f2306 	br	40024bc <__reset+0xfa8124bc>
 4002830:	18c03fcc 	andi	r3,r3,255
 4002834:	18072b1e 	bne	r3,zero,40044e4 <___vfprintf_internal_r+0x21b0>
 4002838:	94800414 	ori	r18,r18,16
 400283c:	9080080c 	andi	r2,r18,32
 4002840:	10037b26 	beq	r2,zero,4003630 <___vfprintf_internal_r+0x12fc>
 4002844:	d9402d17 	ldw	r5,180(sp)
 4002848:	28800117 	ldw	r2,4(r5)
 400284c:	2cc00017 	ldw	r19,0(r5)
 4002850:	29400204 	addi	r5,r5,8
 4002854:	d9402d15 	stw	r5,180(sp)
 4002858:	102d883a 	mov	r22,r2
 400285c:	10044b16 	blt	r2,zero,400398c <___vfprintf_internal_r+0x1658>
 4002860:	d9402917 	ldw	r5,164(sp)
 4002864:	df002783 	ldbu	fp,158(sp)
 4002868:	2803bc16 	blt	r5,zero,400375c <___vfprintf_internal_r+0x1428>
 400286c:	00ffdfc4 	movi	r3,-129
 4002870:	9d84b03a 	or	r2,r19,r22
 4002874:	90e4703a 	and	r18,r18,r3
 4002878:	10017726 	beq	r2,zero,4002e58 <___vfprintf_internal_r+0xb24>
 400287c:	b0038326 	beq	r22,zero,400368c <___vfprintf_internal_r+0x1358>
 4002880:	dc402a15 	stw	r17,168(sp)
 4002884:	dc001e04 	addi	r16,sp,120
 4002888:	b023883a 	mov	r17,r22
 400288c:	402d883a 	mov	r22,r8
 4002890:	9809883a 	mov	r4,r19
 4002894:	880b883a 	mov	r5,r17
 4002898:	01800284 	movi	r6,10
 400289c:	000f883a 	mov	r7,zero
 40028a0:	400bbe00 	call	400bbe0 <__umoddi3>
 40028a4:	10800c04 	addi	r2,r2,48
 40028a8:	843fffc4 	addi	r16,r16,-1
 40028ac:	9809883a 	mov	r4,r19
 40028b0:	880b883a 	mov	r5,r17
 40028b4:	80800005 	stb	r2,0(r16)
 40028b8:	01800284 	movi	r6,10
 40028bc:	000f883a 	mov	r7,zero
 40028c0:	400b6680 	call	400b668 <__udivdi3>
 40028c4:	1027883a 	mov	r19,r2
 40028c8:	10c4b03a 	or	r2,r2,r3
 40028cc:	1823883a 	mov	r17,r3
 40028d0:	103fef1e 	bne	r2,zero,4002890 <__reset+0xfa812890>
 40028d4:	d8c02817 	ldw	r3,160(sp)
 40028d8:	dc402a17 	ldw	r17,168(sp)
 40028dc:	b011883a 	mov	r8,r22
 40028e0:	1c07c83a 	sub	r3,r3,r16
 40028e4:	d8c02e15 	stw	r3,184(sp)
 40028e8:	00005906 	br	4002a50 <___vfprintf_internal_r+0x71c>
 40028ec:	18c03fcc 	andi	r3,r3,255
 40028f0:	1806fa1e 	bne	r3,zero,40044dc <___vfprintf_internal_r+0x21a8>
 40028f4:	9080020c 	andi	r2,r18,8
 40028f8:	10048a26 	beq	r2,zero,4003b24 <___vfprintf_internal_r+0x17f0>
 40028fc:	d8c02d17 	ldw	r3,180(sp)
 4002900:	d9002d17 	ldw	r4,180(sp)
 4002904:	d9402d17 	ldw	r5,180(sp)
 4002908:	18c00017 	ldw	r3,0(r3)
 400290c:	21000117 	ldw	r4,4(r4)
 4002910:	29400204 	addi	r5,r5,8
 4002914:	d8c03615 	stw	r3,216(sp)
 4002918:	d9003815 	stw	r4,224(sp)
 400291c:	d9402d15 	stw	r5,180(sp)
 4002920:	d9003617 	ldw	r4,216(sp)
 4002924:	d9403817 	ldw	r5,224(sp)
 4002928:	da003d15 	stw	r8,244(sp)
 400292c:	04000044 	movi	r16,1
 4002930:	400940c0 	call	400940c <__fpclassifyd>
 4002934:	da003d17 	ldw	r8,244(sp)
 4002938:	14041f1e 	bne	r2,r16,40039b8 <___vfprintf_internal_r+0x1684>
 400293c:	d9003617 	ldw	r4,216(sp)
 4002940:	d9403817 	ldw	r5,224(sp)
 4002944:	000d883a 	mov	r6,zero
 4002948:	000f883a 	mov	r7,zero
 400294c:	400d5c40 	call	400d5c4 <__ledf2>
 4002950:	da003d17 	ldw	r8,244(sp)
 4002954:	1005be16 	blt	r2,zero,4004050 <___vfprintf_internal_r+0x1d1c>
 4002958:	df002783 	ldbu	fp,158(sp)
 400295c:	008011c4 	movi	r2,71
 4002960:	1445330e 	bge	r2,r17,4003e30 <___vfprintf_internal_r+0x1afc>
 4002964:	04010074 	movhi	r16,1025
 4002968:	84138504 	addi	r16,r16,19988
 400296c:	00c000c4 	movi	r3,3
 4002970:	00bfdfc4 	movi	r2,-129
 4002974:	d8c02a15 	stw	r3,168(sp)
 4002978:	90a4703a 	and	r18,r18,r2
 400297c:	d8c02e15 	stw	r3,184(sp)
 4002980:	d8002915 	stw	zero,164(sp)
 4002984:	d8003215 	stw	zero,200(sp)
 4002988:	00003706 	br	4002a68 <___vfprintf_internal_r+0x734>
 400298c:	94800214 	ori	r18,r18,8
 4002990:	ac400007 	ldb	r17,0(r21)
 4002994:	003ec806 	br	40024b8 <__reset+0xfa8124b8>
 4002998:	18c03fcc 	andi	r3,r3,255
 400299c:	1806db1e 	bne	r3,zero,400450c <___vfprintf_internal_r+0x21d8>
 40029a0:	94800414 	ori	r18,r18,16
 40029a4:	9080080c 	andi	r2,r18,32
 40029a8:	1002d826 	beq	r2,zero,400350c <___vfprintf_internal_r+0x11d8>
 40029ac:	d9402d17 	ldw	r5,180(sp)
 40029b0:	d8c02917 	ldw	r3,164(sp)
 40029b4:	d8002785 	stb	zero,158(sp)
 40029b8:	28800204 	addi	r2,r5,8
 40029bc:	2cc00017 	ldw	r19,0(r5)
 40029c0:	2d800117 	ldw	r22,4(r5)
 40029c4:	18048f16 	blt	r3,zero,4003c04 <___vfprintf_internal_r+0x18d0>
 40029c8:	013fdfc4 	movi	r4,-129
 40029cc:	9d86b03a 	or	r3,r19,r22
 40029d0:	d8802d15 	stw	r2,180(sp)
 40029d4:	9124703a 	and	r18,r18,r4
 40029d8:	1802d91e 	bne	r3,zero,4003540 <___vfprintf_internal_r+0x120c>
 40029dc:	d8c02917 	ldw	r3,164(sp)
 40029e0:	0039883a 	mov	fp,zero
 40029e4:	1805c326 	beq	r3,zero,40040f4 <___vfprintf_internal_r+0x1dc0>
 40029e8:	0027883a 	mov	r19,zero
 40029ec:	002d883a 	mov	r22,zero
 40029f0:	dc001e04 	addi	r16,sp,120
 40029f4:	9806d0fa 	srli	r3,r19,3
 40029f8:	b008977a 	slli	r4,r22,29
 40029fc:	b02cd0fa 	srli	r22,r22,3
 4002a00:	9cc001cc 	andi	r19,r19,7
 4002a04:	98800c04 	addi	r2,r19,48
 4002a08:	843fffc4 	addi	r16,r16,-1
 4002a0c:	20e6b03a 	or	r19,r4,r3
 4002a10:	80800005 	stb	r2,0(r16)
 4002a14:	9d86b03a 	or	r3,r19,r22
 4002a18:	183ff61e 	bne	r3,zero,40029f4 <__reset+0xfa8129f4>
 4002a1c:	90c0004c 	andi	r3,r18,1
 4002a20:	18013b26 	beq	r3,zero,4002f10 <___vfprintf_internal_r+0xbdc>
 4002a24:	10803fcc 	andi	r2,r2,255
 4002a28:	1080201c 	xori	r2,r2,128
 4002a2c:	10bfe004 	addi	r2,r2,-128
 4002a30:	00c00c04 	movi	r3,48
 4002a34:	10c13626 	beq	r2,r3,4002f10 <___vfprintf_internal_r+0xbdc>
 4002a38:	80ffffc5 	stb	r3,-1(r16)
 4002a3c:	d8c02817 	ldw	r3,160(sp)
 4002a40:	80bfffc4 	addi	r2,r16,-1
 4002a44:	1021883a 	mov	r16,r2
 4002a48:	1887c83a 	sub	r3,r3,r2
 4002a4c:	d8c02e15 	stw	r3,184(sp)
 4002a50:	d8802e17 	ldw	r2,184(sp)
 4002a54:	d9002917 	ldw	r4,164(sp)
 4002a58:	1100010e 	bge	r2,r4,4002a60 <___vfprintf_internal_r+0x72c>
 4002a5c:	2005883a 	mov	r2,r4
 4002a60:	d8802a15 	stw	r2,168(sp)
 4002a64:	d8003215 	stw	zero,200(sp)
 4002a68:	e7003fcc 	andi	fp,fp,255
 4002a6c:	e700201c 	xori	fp,fp,128
 4002a70:	e73fe004 	addi	fp,fp,-128
 4002a74:	e0000326 	beq	fp,zero,4002a84 <___vfprintf_internal_r+0x750>
 4002a78:	d8c02a17 	ldw	r3,168(sp)
 4002a7c:	18c00044 	addi	r3,r3,1
 4002a80:	d8c02a15 	stw	r3,168(sp)
 4002a84:	90c0008c 	andi	r3,r18,2
 4002a88:	d8c02b15 	stw	r3,172(sp)
 4002a8c:	18000326 	beq	r3,zero,4002a9c <___vfprintf_internal_r+0x768>
 4002a90:	d8c02a17 	ldw	r3,168(sp)
 4002a94:	18c00084 	addi	r3,r3,2
 4002a98:	d8c02a15 	stw	r3,168(sp)
 4002a9c:	90c0210c 	andi	r3,r18,132
 4002aa0:	d8c03015 	stw	r3,192(sp)
 4002aa4:	1801a31e 	bne	r3,zero,4003134 <___vfprintf_internal_r+0xe00>
 4002aa8:	d9003117 	ldw	r4,196(sp)
 4002aac:	d8c02a17 	ldw	r3,168(sp)
 4002ab0:	20e7c83a 	sub	r19,r4,r3
 4002ab4:	04c19f0e 	bge	zero,r19,4003134 <___vfprintf_internal_r+0xe00>
 4002ab8:	02400404 	movi	r9,16
 4002abc:	d8c02017 	ldw	r3,128(sp)
 4002ac0:	d8801f17 	ldw	r2,124(sp)
 4002ac4:	4cc50d0e 	bge	r9,r19,4003efc <___vfprintf_internal_r+0x1bc8>
 4002ac8:	01410074 	movhi	r5,1025
 4002acc:	29539884 	addi	r5,r5,20066
 4002ad0:	dc403b15 	stw	r17,236(sp)
 4002ad4:	d9403515 	stw	r5,212(sp)
 4002ad8:	9823883a 	mov	r17,r19
 4002adc:	482d883a 	mov	r22,r9
 4002ae0:	9027883a 	mov	r19,r18
 4002ae4:	070001c4 	movi	fp,7
 4002ae8:	8025883a 	mov	r18,r16
 4002aec:	dc002c17 	ldw	r16,176(sp)
 4002af0:	00000306 	br	4002b00 <___vfprintf_internal_r+0x7cc>
 4002af4:	8c7ffc04 	addi	r17,r17,-16
 4002af8:	42000204 	addi	r8,r8,8
 4002afc:	b440130e 	bge	r22,r17,4002b4c <___vfprintf_internal_r+0x818>
 4002b00:	01010074 	movhi	r4,1025
 4002b04:	18c00404 	addi	r3,r3,16
 4002b08:	10800044 	addi	r2,r2,1
 4002b0c:	21139884 	addi	r4,r4,20066
 4002b10:	41000015 	stw	r4,0(r8)
 4002b14:	45800115 	stw	r22,4(r8)
 4002b18:	d8c02015 	stw	r3,128(sp)
 4002b1c:	d8801f15 	stw	r2,124(sp)
 4002b20:	e0bff40e 	bge	fp,r2,4002af4 <__reset+0xfa812af4>
 4002b24:	d9801e04 	addi	r6,sp,120
 4002b28:	b80b883a 	mov	r5,r23
 4002b2c:	8009883a 	mov	r4,r16
 4002b30:	40097e80 	call	40097e8 <__sprint_r>
 4002b34:	103f011e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4002b38:	8c7ffc04 	addi	r17,r17,-16
 4002b3c:	d8c02017 	ldw	r3,128(sp)
 4002b40:	d8801f17 	ldw	r2,124(sp)
 4002b44:	da000404 	addi	r8,sp,16
 4002b48:	b47fed16 	blt	r22,r17,4002b00 <__reset+0xfa812b00>
 4002b4c:	9021883a 	mov	r16,r18
 4002b50:	9825883a 	mov	r18,r19
 4002b54:	8827883a 	mov	r19,r17
 4002b58:	dc403b17 	ldw	r17,236(sp)
 4002b5c:	d9403517 	ldw	r5,212(sp)
 4002b60:	98c7883a 	add	r3,r19,r3
 4002b64:	10800044 	addi	r2,r2,1
 4002b68:	41400015 	stw	r5,0(r8)
 4002b6c:	44c00115 	stw	r19,4(r8)
 4002b70:	d8c02015 	stw	r3,128(sp)
 4002b74:	d8801f15 	stw	r2,124(sp)
 4002b78:	010001c4 	movi	r4,7
 4002b7c:	2082a316 	blt	r4,r2,400360c <___vfprintf_internal_r+0x12d8>
 4002b80:	df002787 	ldb	fp,158(sp)
 4002b84:	42000204 	addi	r8,r8,8
 4002b88:	e0000c26 	beq	fp,zero,4002bbc <___vfprintf_internal_r+0x888>
 4002b8c:	d8801f17 	ldw	r2,124(sp)
 4002b90:	d9002784 	addi	r4,sp,158
 4002b94:	18c00044 	addi	r3,r3,1
 4002b98:	10800044 	addi	r2,r2,1
 4002b9c:	41000015 	stw	r4,0(r8)
 4002ba0:	01000044 	movi	r4,1
 4002ba4:	41000115 	stw	r4,4(r8)
 4002ba8:	d8c02015 	stw	r3,128(sp)
 4002bac:	d8801f15 	stw	r2,124(sp)
 4002bb0:	010001c4 	movi	r4,7
 4002bb4:	20823c16 	blt	r4,r2,40034a8 <___vfprintf_internal_r+0x1174>
 4002bb8:	42000204 	addi	r8,r8,8
 4002bbc:	d8802b17 	ldw	r2,172(sp)
 4002bc0:	10000c26 	beq	r2,zero,4002bf4 <___vfprintf_internal_r+0x8c0>
 4002bc4:	d8801f17 	ldw	r2,124(sp)
 4002bc8:	d9002704 	addi	r4,sp,156
 4002bcc:	18c00084 	addi	r3,r3,2
 4002bd0:	10800044 	addi	r2,r2,1
 4002bd4:	41000015 	stw	r4,0(r8)
 4002bd8:	01000084 	movi	r4,2
 4002bdc:	41000115 	stw	r4,4(r8)
 4002be0:	d8c02015 	stw	r3,128(sp)
 4002be4:	d8801f15 	stw	r2,124(sp)
 4002be8:	010001c4 	movi	r4,7
 4002bec:	20823616 	blt	r4,r2,40034c8 <___vfprintf_internal_r+0x1194>
 4002bf0:	42000204 	addi	r8,r8,8
 4002bf4:	d9003017 	ldw	r4,192(sp)
 4002bf8:	00802004 	movi	r2,128
 4002bfc:	20819926 	beq	r4,r2,4003264 <___vfprintf_internal_r+0xf30>
 4002c00:	d9402917 	ldw	r5,164(sp)
 4002c04:	d8802e17 	ldw	r2,184(sp)
 4002c08:	28adc83a 	sub	r22,r5,r2
 4002c0c:	0580310e 	bge	zero,r22,4002cd4 <___vfprintf_internal_r+0x9a0>
 4002c10:	07000404 	movi	fp,16
 4002c14:	d8801f17 	ldw	r2,124(sp)
 4002c18:	e584140e 	bge	fp,r22,4003c6c <___vfprintf_internal_r+0x1938>
 4002c1c:	01410074 	movhi	r5,1025
 4002c20:	29539484 	addi	r5,r5,20050
 4002c24:	dc402915 	stw	r17,164(sp)
 4002c28:	d9402b15 	stw	r5,172(sp)
 4002c2c:	b023883a 	mov	r17,r22
 4002c30:	04c001c4 	movi	r19,7
 4002c34:	a82d883a 	mov	r22,r21
 4002c38:	902b883a 	mov	r21,r18
 4002c3c:	8025883a 	mov	r18,r16
 4002c40:	dc002c17 	ldw	r16,176(sp)
 4002c44:	00000306 	br	4002c54 <___vfprintf_internal_r+0x920>
 4002c48:	8c7ffc04 	addi	r17,r17,-16
 4002c4c:	42000204 	addi	r8,r8,8
 4002c50:	e440110e 	bge	fp,r17,4002c98 <___vfprintf_internal_r+0x964>
 4002c54:	18c00404 	addi	r3,r3,16
 4002c58:	10800044 	addi	r2,r2,1
 4002c5c:	45000015 	stw	r20,0(r8)
 4002c60:	47000115 	stw	fp,4(r8)
 4002c64:	d8c02015 	stw	r3,128(sp)
 4002c68:	d8801f15 	stw	r2,124(sp)
 4002c6c:	98bff60e 	bge	r19,r2,4002c48 <__reset+0xfa812c48>
 4002c70:	d9801e04 	addi	r6,sp,120
 4002c74:	b80b883a 	mov	r5,r23
 4002c78:	8009883a 	mov	r4,r16
 4002c7c:	40097e80 	call	40097e8 <__sprint_r>
 4002c80:	103eae1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4002c84:	8c7ffc04 	addi	r17,r17,-16
 4002c88:	d8c02017 	ldw	r3,128(sp)
 4002c8c:	d8801f17 	ldw	r2,124(sp)
 4002c90:	da000404 	addi	r8,sp,16
 4002c94:	e47fef16 	blt	fp,r17,4002c54 <__reset+0xfa812c54>
 4002c98:	9021883a 	mov	r16,r18
 4002c9c:	a825883a 	mov	r18,r21
 4002ca0:	b02b883a 	mov	r21,r22
 4002ca4:	882d883a 	mov	r22,r17
 4002ca8:	dc402917 	ldw	r17,164(sp)
 4002cac:	d9002b17 	ldw	r4,172(sp)
 4002cb0:	1d87883a 	add	r3,r3,r22
 4002cb4:	10800044 	addi	r2,r2,1
 4002cb8:	41000015 	stw	r4,0(r8)
 4002cbc:	45800115 	stw	r22,4(r8)
 4002cc0:	d8c02015 	stw	r3,128(sp)
 4002cc4:	d8801f15 	stw	r2,124(sp)
 4002cc8:	010001c4 	movi	r4,7
 4002ccc:	2081ee16 	blt	r4,r2,4003488 <___vfprintf_internal_r+0x1154>
 4002cd0:	42000204 	addi	r8,r8,8
 4002cd4:	9080400c 	andi	r2,r18,256
 4002cd8:	1001181e 	bne	r2,zero,400313c <___vfprintf_internal_r+0xe08>
 4002cdc:	d9402e17 	ldw	r5,184(sp)
 4002ce0:	d8801f17 	ldw	r2,124(sp)
 4002ce4:	44000015 	stw	r16,0(r8)
 4002ce8:	1947883a 	add	r3,r3,r5
 4002cec:	10800044 	addi	r2,r2,1
 4002cf0:	41400115 	stw	r5,4(r8)
 4002cf4:	d8c02015 	stw	r3,128(sp)
 4002cf8:	d8801f15 	stw	r2,124(sp)
 4002cfc:	010001c4 	movi	r4,7
 4002d00:	2081d316 	blt	r4,r2,4003450 <___vfprintf_internal_r+0x111c>
 4002d04:	42000204 	addi	r8,r8,8
 4002d08:	9480010c 	andi	r18,r18,4
 4002d0c:	90003226 	beq	r18,zero,4002dd8 <___vfprintf_internal_r+0xaa4>
 4002d10:	d9403117 	ldw	r5,196(sp)
 4002d14:	d8802a17 	ldw	r2,168(sp)
 4002d18:	28a1c83a 	sub	r16,r5,r2
 4002d1c:	04002e0e 	bge	zero,r16,4002dd8 <___vfprintf_internal_r+0xaa4>
 4002d20:	04400404 	movi	r17,16
 4002d24:	d8801f17 	ldw	r2,124(sp)
 4002d28:	8c04a20e 	bge	r17,r16,4003fb4 <___vfprintf_internal_r+0x1c80>
 4002d2c:	01410074 	movhi	r5,1025
 4002d30:	29539884 	addi	r5,r5,20066
 4002d34:	d9403515 	stw	r5,212(sp)
 4002d38:	048001c4 	movi	r18,7
 4002d3c:	dcc02c17 	ldw	r19,176(sp)
 4002d40:	00000306 	br	4002d50 <___vfprintf_internal_r+0xa1c>
 4002d44:	843ffc04 	addi	r16,r16,-16
 4002d48:	42000204 	addi	r8,r8,8
 4002d4c:	8c00130e 	bge	r17,r16,4002d9c <___vfprintf_internal_r+0xa68>
 4002d50:	01010074 	movhi	r4,1025
 4002d54:	18c00404 	addi	r3,r3,16
 4002d58:	10800044 	addi	r2,r2,1
 4002d5c:	21139884 	addi	r4,r4,20066
 4002d60:	41000015 	stw	r4,0(r8)
 4002d64:	44400115 	stw	r17,4(r8)
 4002d68:	d8c02015 	stw	r3,128(sp)
 4002d6c:	d8801f15 	stw	r2,124(sp)
 4002d70:	90bff40e 	bge	r18,r2,4002d44 <__reset+0xfa812d44>
 4002d74:	d9801e04 	addi	r6,sp,120
 4002d78:	b80b883a 	mov	r5,r23
 4002d7c:	9809883a 	mov	r4,r19
 4002d80:	40097e80 	call	40097e8 <__sprint_r>
 4002d84:	103e6d1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4002d88:	843ffc04 	addi	r16,r16,-16
 4002d8c:	d8c02017 	ldw	r3,128(sp)
 4002d90:	d8801f17 	ldw	r2,124(sp)
 4002d94:	da000404 	addi	r8,sp,16
 4002d98:	8c3fed16 	blt	r17,r16,4002d50 <__reset+0xfa812d50>
 4002d9c:	d9403517 	ldw	r5,212(sp)
 4002da0:	1c07883a 	add	r3,r3,r16
 4002da4:	10800044 	addi	r2,r2,1
 4002da8:	41400015 	stw	r5,0(r8)
 4002dac:	44000115 	stw	r16,4(r8)
 4002db0:	d8c02015 	stw	r3,128(sp)
 4002db4:	d8801f15 	stw	r2,124(sp)
 4002db8:	010001c4 	movi	r4,7
 4002dbc:	2080060e 	bge	r4,r2,4002dd8 <___vfprintf_internal_r+0xaa4>
 4002dc0:	d9002c17 	ldw	r4,176(sp)
 4002dc4:	d9801e04 	addi	r6,sp,120
 4002dc8:	b80b883a 	mov	r5,r23
 4002dcc:	40097e80 	call	40097e8 <__sprint_r>
 4002dd0:	103e5a1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4002dd4:	d8c02017 	ldw	r3,128(sp)
 4002dd8:	d8803117 	ldw	r2,196(sp)
 4002ddc:	d9002a17 	ldw	r4,168(sp)
 4002de0:	1100010e 	bge	r2,r4,4002de8 <___vfprintf_internal_r+0xab4>
 4002de4:	2005883a 	mov	r2,r4
 4002de8:	d9402f17 	ldw	r5,188(sp)
 4002dec:	288b883a 	add	r5,r5,r2
 4002df0:	d9402f15 	stw	r5,188(sp)
 4002df4:	18019e1e 	bne	r3,zero,4003470 <___vfprintf_internal_r+0x113c>
 4002df8:	a8800007 	ldb	r2,0(r21)
 4002dfc:	d8001f15 	stw	zero,124(sp)
 4002e00:	da000404 	addi	r8,sp,16
 4002e04:	103d851e 	bne	r2,zero,400241c <__reset+0xfa81241c>
 4002e08:	a821883a 	mov	r16,r21
 4002e0c:	003d9b06 	br	400247c <__reset+0xfa81247c>
 4002e10:	18c03fcc 	andi	r3,r3,255
 4002e14:	1805c11e 	bne	r3,zero,400451c <___vfprintf_internal_r+0x21e8>
 4002e18:	94800414 	ori	r18,r18,16
 4002e1c:	9080080c 	andi	r2,r18,32
 4002e20:	10020c26 	beq	r2,zero,4003654 <___vfprintf_internal_r+0x1320>
 4002e24:	d8802d17 	ldw	r2,180(sp)
 4002e28:	d9002917 	ldw	r4,164(sp)
 4002e2c:	d8002785 	stb	zero,158(sp)
 4002e30:	10c00204 	addi	r3,r2,8
 4002e34:	14c00017 	ldw	r19,0(r2)
 4002e38:	15800117 	ldw	r22,4(r2)
 4002e3c:	20040f16 	blt	r4,zero,4003e7c <___vfprintf_internal_r+0x1b48>
 4002e40:	013fdfc4 	movi	r4,-129
 4002e44:	9d84b03a 	or	r2,r19,r22
 4002e48:	d8c02d15 	stw	r3,180(sp)
 4002e4c:	9124703a 	and	r18,r18,r4
 4002e50:	0039883a 	mov	fp,zero
 4002e54:	103e891e 	bne	r2,zero,400287c <__reset+0xfa81287c>
 4002e58:	d9002917 	ldw	r4,164(sp)
 4002e5c:	2002c11e 	bne	r4,zero,4003964 <___vfprintf_internal_r+0x1630>
 4002e60:	d8002915 	stw	zero,164(sp)
 4002e64:	d8002e15 	stw	zero,184(sp)
 4002e68:	dc001e04 	addi	r16,sp,120
 4002e6c:	003ef806 	br	4002a50 <__reset+0xfa812a50>
 4002e70:	18c03fcc 	andi	r3,r3,255
 4002e74:	18059d1e 	bne	r3,zero,40044ec <___vfprintf_internal_r+0x21b8>
 4002e78:	01410074 	movhi	r5,1025
 4002e7c:	29538804 	addi	r5,r5,20000
 4002e80:	d9403915 	stw	r5,228(sp)
 4002e84:	9080080c 	andi	r2,r18,32
 4002e88:	10005226 	beq	r2,zero,4002fd4 <___vfprintf_internal_r+0xca0>
 4002e8c:	d8802d17 	ldw	r2,180(sp)
 4002e90:	14c00017 	ldw	r19,0(r2)
 4002e94:	15800117 	ldw	r22,4(r2)
 4002e98:	10800204 	addi	r2,r2,8
 4002e9c:	d8802d15 	stw	r2,180(sp)
 4002ea0:	9080004c 	andi	r2,r18,1
 4002ea4:	10019026 	beq	r2,zero,40034e8 <___vfprintf_internal_r+0x11b4>
 4002ea8:	9d84b03a 	or	r2,r19,r22
 4002eac:	10036926 	beq	r2,zero,4003c54 <___vfprintf_internal_r+0x1920>
 4002eb0:	d8c02917 	ldw	r3,164(sp)
 4002eb4:	00800c04 	movi	r2,48
 4002eb8:	d8802705 	stb	r2,156(sp)
 4002ebc:	dc402745 	stb	r17,157(sp)
 4002ec0:	d8002785 	stb	zero,158(sp)
 4002ec4:	90800094 	ori	r2,r18,2
 4002ec8:	18045d16 	blt	r3,zero,4004040 <___vfprintf_internal_r+0x1d0c>
 4002ecc:	00bfdfc4 	movi	r2,-129
 4002ed0:	90a4703a 	and	r18,r18,r2
 4002ed4:	94800094 	ori	r18,r18,2
 4002ed8:	0039883a 	mov	fp,zero
 4002edc:	d9003917 	ldw	r4,228(sp)
 4002ee0:	dc001e04 	addi	r16,sp,120
 4002ee4:	988003cc 	andi	r2,r19,15
 4002ee8:	b006973a 	slli	r3,r22,28
 4002eec:	2085883a 	add	r2,r4,r2
 4002ef0:	9826d13a 	srli	r19,r19,4
 4002ef4:	10800003 	ldbu	r2,0(r2)
 4002ef8:	b02cd13a 	srli	r22,r22,4
 4002efc:	843fffc4 	addi	r16,r16,-1
 4002f00:	1ce6b03a 	or	r19,r3,r19
 4002f04:	80800005 	stb	r2,0(r16)
 4002f08:	9d84b03a 	or	r2,r19,r22
 4002f0c:	103ff51e 	bne	r2,zero,4002ee4 <__reset+0xfa812ee4>
 4002f10:	d8c02817 	ldw	r3,160(sp)
 4002f14:	1c07c83a 	sub	r3,r3,r16
 4002f18:	d8c02e15 	stw	r3,184(sp)
 4002f1c:	003ecc06 	br	4002a50 <__reset+0xfa812a50>
 4002f20:	18c03fcc 	andi	r3,r3,255
 4002f24:	183e9f26 	beq	r3,zero,40029a4 <__reset+0xfa8129a4>
 4002f28:	d9c02785 	stb	r7,158(sp)
 4002f2c:	003e9d06 	br	40029a4 <__reset+0xfa8129a4>
 4002f30:	00c00044 	movi	r3,1
 4002f34:	01c00ac4 	movi	r7,43
 4002f38:	ac400007 	ldb	r17,0(r21)
 4002f3c:	003d5e06 	br	40024b8 <__reset+0xfa8124b8>
 4002f40:	94800814 	ori	r18,r18,32
 4002f44:	ac400007 	ldb	r17,0(r21)
 4002f48:	003d5b06 	br	40024b8 <__reset+0xfa8124b8>
 4002f4c:	d8c02d17 	ldw	r3,180(sp)
 4002f50:	d8002785 	stb	zero,158(sp)
 4002f54:	1c000017 	ldw	r16,0(r3)
 4002f58:	1cc00104 	addi	r19,r3,4
 4002f5c:	80041926 	beq	r16,zero,4003fc4 <___vfprintf_internal_r+0x1c90>
 4002f60:	d9002917 	ldw	r4,164(sp)
 4002f64:	2003d016 	blt	r4,zero,4003ea8 <___vfprintf_internal_r+0x1b74>
 4002f68:	200d883a 	mov	r6,r4
 4002f6c:	000b883a 	mov	r5,zero
 4002f70:	8009883a 	mov	r4,r16
 4002f74:	da003d15 	stw	r8,244(sp)
 4002f78:	4007b440 	call	4007b44 <memchr>
 4002f7c:	da003d17 	ldw	r8,244(sp)
 4002f80:	10045426 	beq	r2,zero,40040d4 <___vfprintf_internal_r+0x1da0>
 4002f84:	1405c83a 	sub	r2,r2,r16
 4002f88:	d8802e15 	stw	r2,184(sp)
 4002f8c:	1003cc16 	blt	r2,zero,4003ec0 <___vfprintf_internal_r+0x1b8c>
 4002f90:	df002783 	ldbu	fp,158(sp)
 4002f94:	d8802a15 	stw	r2,168(sp)
 4002f98:	dcc02d15 	stw	r19,180(sp)
 4002f9c:	d8002915 	stw	zero,164(sp)
 4002fa0:	d8003215 	stw	zero,200(sp)
 4002fa4:	003eb006 	br	4002a68 <__reset+0xfa812a68>
 4002fa8:	18c03fcc 	andi	r3,r3,255
 4002fac:	183f9b26 	beq	r3,zero,4002e1c <__reset+0xfa812e1c>
 4002fb0:	d9c02785 	stb	r7,158(sp)
 4002fb4:	003f9906 	br	4002e1c <__reset+0xfa812e1c>
 4002fb8:	18c03fcc 	andi	r3,r3,255
 4002fbc:	1805551e 	bne	r3,zero,4004514 <___vfprintf_internal_r+0x21e0>
 4002fc0:	01410074 	movhi	r5,1025
 4002fc4:	29538d04 	addi	r5,r5,20020
 4002fc8:	d9403915 	stw	r5,228(sp)
 4002fcc:	9080080c 	andi	r2,r18,32
 4002fd0:	103fae1e 	bne	r2,zero,4002e8c <__reset+0xfa812e8c>
 4002fd4:	9080040c 	andi	r2,r18,16
 4002fd8:	1002de26 	beq	r2,zero,4003b54 <___vfprintf_internal_r+0x1820>
 4002fdc:	d8c02d17 	ldw	r3,180(sp)
 4002fe0:	002d883a 	mov	r22,zero
 4002fe4:	1cc00017 	ldw	r19,0(r3)
 4002fe8:	18c00104 	addi	r3,r3,4
 4002fec:	d8c02d15 	stw	r3,180(sp)
 4002ff0:	003fab06 	br	4002ea0 <__reset+0xfa812ea0>
 4002ff4:	38803fcc 	andi	r2,r7,255
 4002ff8:	1080201c 	xori	r2,r2,128
 4002ffc:	10bfe004 	addi	r2,r2,-128
 4003000:	1002d21e 	bne	r2,zero,4003b4c <___vfprintf_internal_r+0x1818>
 4003004:	00c00044 	movi	r3,1
 4003008:	01c00804 	movi	r7,32
 400300c:	ac400007 	ldb	r17,0(r21)
 4003010:	003d2906 	br	40024b8 <__reset+0xfa8124b8>
 4003014:	94800054 	ori	r18,r18,1
 4003018:	ac400007 	ldb	r17,0(r21)
 400301c:	003d2606 	br	40024b8 <__reset+0xfa8124b8>
 4003020:	18c03fcc 	andi	r3,r3,255
 4003024:	183e0526 	beq	r3,zero,400283c <__reset+0xfa81283c>
 4003028:	d9c02785 	stb	r7,158(sp)
 400302c:	003e0306 	br	400283c <__reset+0xfa81283c>
 4003030:	94801014 	ori	r18,r18,64
 4003034:	ac400007 	ldb	r17,0(r21)
 4003038:	003d1f06 	br	40024b8 <__reset+0xfa8124b8>
 400303c:	ac400007 	ldb	r17,0(r21)
 4003040:	8a438726 	beq	r17,r9,4003e60 <___vfprintf_internal_r+0x1b2c>
 4003044:	94800414 	ori	r18,r18,16
 4003048:	003d1b06 	br	40024b8 <__reset+0xfa8124b8>
 400304c:	18c03fcc 	andi	r3,r3,255
 4003050:	1805341e 	bne	r3,zero,4004524 <___vfprintf_internal_r+0x21f0>
 4003054:	9080080c 	andi	r2,r18,32
 4003058:	1002cd26 	beq	r2,zero,4003b90 <___vfprintf_internal_r+0x185c>
 400305c:	d9402d17 	ldw	r5,180(sp)
 4003060:	d9002f17 	ldw	r4,188(sp)
 4003064:	28800017 	ldw	r2,0(r5)
 4003068:	2007d7fa 	srai	r3,r4,31
 400306c:	29400104 	addi	r5,r5,4
 4003070:	d9402d15 	stw	r5,180(sp)
 4003074:	11000015 	stw	r4,0(r2)
 4003078:	10c00115 	stw	r3,4(r2)
 400307c:	003ce506 	br	4002414 <__reset+0xfa812414>
 4003080:	d8c02d17 	ldw	r3,180(sp)
 4003084:	d9002d17 	ldw	r4,180(sp)
 4003088:	d8002785 	stb	zero,158(sp)
 400308c:	18800017 	ldw	r2,0(r3)
 4003090:	21000104 	addi	r4,r4,4
 4003094:	00c00044 	movi	r3,1
 4003098:	d8c02a15 	stw	r3,168(sp)
 400309c:	d8801405 	stb	r2,80(sp)
 40030a0:	d9002d15 	stw	r4,180(sp)
 40030a4:	d8c02e15 	stw	r3,184(sp)
 40030a8:	d8002915 	stw	zero,164(sp)
 40030ac:	d8003215 	stw	zero,200(sp)
 40030b0:	dc001404 	addi	r16,sp,80
 40030b4:	0039883a 	mov	fp,zero
 40030b8:	003e7206 	br	4002a84 <__reset+0xfa812a84>
 40030bc:	01010074 	movhi	r4,1025
 40030c0:	21138d04 	addi	r4,r4,20020
 40030c4:	0039883a 	mov	fp,zero
 40030c8:	d9003915 	stw	r4,228(sp)
 40030cc:	04401e04 	movi	r17,120
 40030d0:	003f8206 	br	4002edc <__reset+0xfa812edc>
 40030d4:	18c03fcc 	andi	r3,r3,255
 40030d8:	1805061e 	bne	r3,zero,40044f4 <___vfprintf_internal_r+0x21c0>
 40030dc:	883d9126 	beq	r17,zero,4002724 <__reset+0xfa812724>
 40030e0:	00c00044 	movi	r3,1
 40030e4:	d8c02a15 	stw	r3,168(sp)
 40030e8:	dc401405 	stb	r17,80(sp)
 40030ec:	d8002785 	stb	zero,158(sp)
 40030f0:	003fec06 	br	40030a4 <__reset+0xfa8130a4>
 40030f4:	01410074 	movhi	r5,1025
 40030f8:	29538d04 	addi	r5,r5,20020
 40030fc:	d9403915 	stw	r5,228(sp)
 4003100:	d8c02d15 	stw	r3,180(sp)
 4003104:	1025883a 	mov	r18,r2
 4003108:	04401e04 	movi	r17,120
 400310c:	9d84b03a 	or	r2,r19,r22
 4003110:	1000fc1e 	bne	r2,zero,4003504 <___vfprintf_internal_r+0x11d0>
 4003114:	0039883a 	mov	fp,zero
 4003118:	00800084 	movi	r2,2
 400311c:	10803fcc 	andi	r2,r2,255
 4003120:	00c00044 	movi	r3,1
 4003124:	10c20f26 	beq	r2,r3,4003964 <___vfprintf_internal_r+0x1630>
 4003128:	00c00084 	movi	r3,2
 400312c:	10fd6326 	beq	r2,r3,40026bc <__reset+0xfa8126bc>
 4003130:	003e2d06 	br	40029e8 <__reset+0xfa8129e8>
 4003134:	d8c02017 	ldw	r3,128(sp)
 4003138:	003e9306 	br	4002b88 <__reset+0xfa812b88>
 400313c:	00801944 	movi	r2,101
 4003140:	14407e0e 	bge	r2,r17,400333c <___vfprintf_internal_r+0x1008>
 4003144:	d9003617 	ldw	r4,216(sp)
 4003148:	d9403817 	ldw	r5,224(sp)
 400314c:	000d883a 	mov	r6,zero
 4003150:	000f883a 	mov	r7,zero
 4003154:	d8c03c15 	stw	r3,240(sp)
 4003158:	da003d15 	stw	r8,244(sp)
 400315c:	400d4600 	call	400d460 <__eqdf2>
 4003160:	d8c03c17 	ldw	r3,240(sp)
 4003164:	da003d17 	ldw	r8,244(sp)
 4003168:	1000f71e 	bne	r2,zero,4003548 <___vfprintf_internal_r+0x1214>
 400316c:	d8801f17 	ldw	r2,124(sp)
 4003170:	01010074 	movhi	r4,1025
 4003174:	21139404 	addi	r4,r4,20048
 4003178:	18c00044 	addi	r3,r3,1
 400317c:	10800044 	addi	r2,r2,1
 4003180:	41000015 	stw	r4,0(r8)
 4003184:	01000044 	movi	r4,1
 4003188:	41000115 	stw	r4,4(r8)
 400318c:	d8c02015 	stw	r3,128(sp)
 4003190:	d8801f15 	stw	r2,124(sp)
 4003194:	010001c4 	movi	r4,7
 4003198:	2082b816 	blt	r4,r2,4003c7c <___vfprintf_internal_r+0x1948>
 400319c:	42000204 	addi	r8,r8,8
 40031a0:	d8802617 	ldw	r2,152(sp)
 40031a4:	d9403317 	ldw	r5,204(sp)
 40031a8:	11400216 	blt	r2,r5,40031b4 <___vfprintf_internal_r+0xe80>
 40031ac:	9080004c 	andi	r2,r18,1
 40031b0:	103ed526 	beq	r2,zero,4002d08 <__reset+0xfa812d08>
 40031b4:	d8803717 	ldw	r2,220(sp)
 40031b8:	d9003417 	ldw	r4,208(sp)
 40031bc:	d9403717 	ldw	r5,220(sp)
 40031c0:	1887883a 	add	r3,r3,r2
 40031c4:	d8801f17 	ldw	r2,124(sp)
 40031c8:	41000015 	stw	r4,0(r8)
 40031cc:	41400115 	stw	r5,4(r8)
 40031d0:	10800044 	addi	r2,r2,1
 40031d4:	d8c02015 	stw	r3,128(sp)
 40031d8:	d8801f15 	stw	r2,124(sp)
 40031dc:	010001c4 	movi	r4,7
 40031e0:	20832916 	blt	r4,r2,4003e88 <___vfprintf_internal_r+0x1b54>
 40031e4:	42000204 	addi	r8,r8,8
 40031e8:	d8803317 	ldw	r2,204(sp)
 40031ec:	143fffc4 	addi	r16,r2,-1
 40031f0:	043ec50e 	bge	zero,r16,4002d08 <__reset+0xfa812d08>
 40031f4:	04400404 	movi	r17,16
 40031f8:	d8801f17 	ldw	r2,124(sp)
 40031fc:	8c00880e 	bge	r17,r16,4003420 <___vfprintf_internal_r+0x10ec>
 4003200:	01410074 	movhi	r5,1025
 4003204:	29539484 	addi	r5,r5,20050
 4003208:	d9402b15 	stw	r5,172(sp)
 400320c:	058001c4 	movi	r22,7
 4003210:	dcc02c17 	ldw	r19,176(sp)
 4003214:	00000306 	br	4003224 <___vfprintf_internal_r+0xef0>
 4003218:	42000204 	addi	r8,r8,8
 400321c:	843ffc04 	addi	r16,r16,-16
 4003220:	8c00820e 	bge	r17,r16,400342c <___vfprintf_internal_r+0x10f8>
 4003224:	18c00404 	addi	r3,r3,16
 4003228:	10800044 	addi	r2,r2,1
 400322c:	45000015 	stw	r20,0(r8)
 4003230:	44400115 	stw	r17,4(r8)
 4003234:	d8c02015 	stw	r3,128(sp)
 4003238:	d8801f15 	stw	r2,124(sp)
 400323c:	b0bff60e 	bge	r22,r2,4003218 <__reset+0xfa813218>
 4003240:	d9801e04 	addi	r6,sp,120
 4003244:	b80b883a 	mov	r5,r23
 4003248:	9809883a 	mov	r4,r19
 400324c:	40097e80 	call	40097e8 <__sprint_r>
 4003250:	103d3a1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003254:	d8c02017 	ldw	r3,128(sp)
 4003258:	d8801f17 	ldw	r2,124(sp)
 400325c:	da000404 	addi	r8,sp,16
 4003260:	003fee06 	br	400321c <__reset+0xfa81321c>
 4003264:	d9403117 	ldw	r5,196(sp)
 4003268:	d8802a17 	ldw	r2,168(sp)
 400326c:	28adc83a 	sub	r22,r5,r2
 4003270:	05be630e 	bge	zero,r22,4002c00 <__reset+0xfa812c00>
 4003274:	07000404 	movi	fp,16
 4003278:	d8801f17 	ldw	r2,124(sp)
 400327c:	e5838f0e 	bge	fp,r22,40040bc <___vfprintf_internal_r+0x1d88>
 4003280:	01410074 	movhi	r5,1025
 4003284:	29539484 	addi	r5,r5,20050
 4003288:	dc403015 	stw	r17,192(sp)
 400328c:	d9402b15 	stw	r5,172(sp)
 4003290:	b023883a 	mov	r17,r22
 4003294:	04c001c4 	movi	r19,7
 4003298:	a82d883a 	mov	r22,r21
 400329c:	902b883a 	mov	r21,r18
 40032a0:	8025883a 	mov	r18,r16
 40032a4:	dc002c17 	ldw	r16,176(sp)
 40032a8:	00000306 	br	40032b8 <___vfprintf_internal_r+0xf84>
 40032ac:	8c7ffc04 	addi	r17,r17,-16
 40032b0:	42000204 	addi	r8,r8,8
 40032b4:	e440110e 	bge	fp,r17,40032fc <___vfprintf_internal_r+0xfc8>
 40032b8:	18c00404 	addi	r3,r3,16
 40032bc:	10800044 	addi	r2,r2,1
 40032c0:	45000015 	stw	r20,0(r8)
 40032c4:	47000115 	stw	fp,4(r8)
 40032c8:	d8c02015 	stw	r3,128(sp)
 40032cc:	d8801f15 	stw	r2,124(sp)
 40032d0:	98bff60e 	bge	r19,r2,40032ac <__reset+0xfa8132ac>
 40032d4:	d9801e04 	addi	r6,sp,120
 40032d8:	b80b883a 	mov	r5,r23
 40032dc:	8009883a 	mov	r4,r16
 40032e0:	40097e80 	call	40097e8 <__sprint_r>
 40032e4:	103d151e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 40032e8:	8c7ffc04 	addi	r17,r17,-16
 40032ec:	d8c02017 	ldw	r3,128(sp)
 40032f0:	d8801f17 	ldw	r2,124(sp)
 40032f4:	da000404 	addi	r8,sp,16
 40032f8:	e47fef16 	blt	fp,r17,40032b8 <__reset+0xfa8132b8>
 40032fc:	9021883a 	mov	r16,r18
 4003300:	a825883a 	mov	r18,r21
 4003304:	b02b883a 	mov	r21,r22
 4003308:	882d883a 	mov	r22,r17
 400330c:	dc403017 	ldw	r17,192(sp)
 4003310:	d9002b17 	ldw	r4,172(sp)
 4003314:	1d87883a 	add	r3,r3,r22
 4003318:	10800044 	addi	r2,r2,1
 400331c:	41000015 	stw	r4,0(r8)
 4003320:	45800115 	stw	r22,4(r8)
 4003324:	d8c02015 	stw	r3,128(sp)
 4003328:	d8801f15 	stw	r2,124(sp)
 400332c:	010001c4 	movi	r4,7
 4003330:	20818e16 	blt	r4,r2,400396c <___vfprintf_internal_r+0x1638>
 4003334:	42000204 	addi	r8,r8,8
 4003338:	003e3106 	br	4002c00 <__reset+0xfa812c00>
 400333c:	d9403317 	ldw	r5,204(sp)
 4003340:	00800044 	movi	r2,1
 4003344:	18c00044 	addi	r3,r3,1
 4003348:	1141530e 	bge	r2,r5,4003898 <___vfprintf_internal_r+0x1564>
 400334c:	dc401f17 	ldw	r17,124(sp)
 4003350:	00800044 	movi	r2,1
 4003354:	40800115 	stw	r2,4(r8)
 4003358:	8c400044 	addi	r17,r17,1
 400335c:	44000015 	stw	r16,0(r8)
 4003360:	d8c02015 	stw	r3,128(sp)
 4003364:	dc401f15 	stw	r17,124(sp)
 4003368:	008001c4 	movi	r2,7
 400336c:	14416b16 	blt	r2,r17,400391c <___vfprintf_internal_r+0x15e8>
 4003370:	42000204 	addi	r8,r8,8
 4003374:	d8803717 	ldw	r2,220(sp)
 4003378:	d9003417 	ldw	r4,208(sp)
 400337c:	8c400044 	addi	r17,r17,1
 4003380:	10c7883a 	add	r3,r2,r3
 4003384:	40800115 	stw	r2,4(r8)
 4003388:	41000015 	stw	r4,0(r8)
 400338c:	d8c02015 	stw	r3,128(sp)
 4003390:	dc401f15 	stw	r17,124(sp)
 4003394:	008001c4 	movi	r2,7
 4003398:	14416916 	blt	r2,r17,4003940 <___vfprintf_internal_r+0x160c>
 400339c:	45800204 	addi	r22,r8,8
 40033a0:	d9003617 	ldw	r4,216(sp)
 40033a4:	d9403817 	ldw	r5,224(sp)
 40033a8:	000d883a 	mov	r6,zero
 40033ac:	000f883a 	mov	r7,zero
 40033b0:	d8c03c15 	stw	r3,240(sp)
 40033b4:	400d4600 	call	400d460 <__eqdf2>
 40033b8:	d8c03c17 	ldw	r3,240(sp)
 40033bc:	1000bc26 	beq	r2,zero,40036b0 <___vfprintf_internal_r+0x137c>
 40033c0:	d9403317 	ldw	r5,204(sp)
 40033c4:	84000044 	addi	r16,r16,1
 40033c8:	8c400044 	addi	r17,r17,1
 40033cc:	28bfffc4 	addi	r2,r5,-1
 40033d0:	1887883a 	add	r3,r3,r2
 40033d4:	b0800115 	stw	r2,4(r22)
 40033d8:	b4000015 	stw	r16,0(r22)
 40033dc:	d8c02015 	stw	r3,128(sp)
 40033e0:	dc401f15 	stw	r17,124(sp)
 40033e4:	008001c4 	movi	r2,7
 40033e8:	14414316 	blt	r2,r17,40038f8 <___vfprintf_internal_r+0x15c4>
 40033ec:	b5800204 	addi	r22,r22,8
 40033f0:	d9003a17 	ldw	r4,232(sp)
 40033f4:	df0022c4 	addi	fp,sp,139
 40033f8:	8c400044 	addi	r17,r17,1
 40033fc:	20c7883a 	add	r3,r4,r3
 4003400:	b7000015 	stw	fp,0(r22)
 4003404:	b1000115 	stw	r4,4(r22)
 4003408:	d8c02015 	stw	r3,128(sp)
 400340c:	dc401f15 	stw	r17,124(sp)
 4003410:	008001c4 	movi	r2,7
 4003414:	14400e16 	blt	r2,r17,4003450 <___vfprintf_internal_r+0x111c>
 4003418:	b2000204 	addi	r8,r22,8
 400341c:	003e3a06 	br	4002d08 <__reset+0xfa812d08>
 4003420:	01010074 	movhi	r4,1025
 4003424:	21139484 	addi	r4,r4,20050
 4003428:	d9002b15 	stw	r4,172(sp)
 400342c:	d9002b17 	ldw	r4,172(sp)
 4003430:	1c07883a 	add	r3,r3,r16
 4003434:	44000115 	stw	r16,4(r8)
 4003438:	41000015 	stw	r4,0(r8)
 400343c:	10800044 	addi	r2,r2,1
 4003440:	d8c02015 	stw	r3,128(sp)
 4003444:	d8801f15 	stw	r2,124(sp)
 4003448:	010001c4 	movi	r4,7
 400344c:	20be2d0e 	bge	r4,r2,4002d04 <__reset+0xfa812d04>
 4003450:	d9002c17 	ldw	r4,176(sp)
 4003454:	d9801e04 	addi	r6,sp,120
 4003458:	b80b883a 	mov	r5,r23
 400345c:	40097e80 	call	40097e8 <__sprint_r>
 4003460:	103cb61e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003464:	d8c02017 	ldw	r3,128(sp)
 4003468:	da000404 	addi	r8,sp,16
 400346c:	003e2606 	br	4002d08 <__reset+0xfa812d08>
 4003470:	d9002c17 	ldw	r4,176(sp)
 4003474:	d9801e04 	addi	r6,sp,120
 4003478:	b80b883a 	mov	r5,r23
 400347c:	40097e80 	call	40097e8 <__sprint_r>
 4003480:	103e5d26 	beq	r2,zero,4002df8 <__reset+0xfa812df8>
 4003484:	003cad06 	br	400273c <__reset+0xfa81273c>
 4003488:	d9002c17 	ldw	r4,176(sp)
 400348c:	d9801e04 	addi	r6,sp,120
 4003490:	b80b883a 	mov	r5,r23
 4003494:	40097e80 	call	40097e8 <__sprint_r>
 4003498:	103ca81e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 400349c:	d8c02017 	ldw	r3,128(sp)
 40034a0:	da000404 	addi	r8,sp,16
 40034a4:	003e0b06 	br	4002cd4 <__reset+0xfa812cd4>
 40034a8:	d9002c17 	ldw	r4,176(sp)
 40034ac:	d9801e04 	addi	r6,sp,120
 40034b0:	b80b883a 	mov	r5,r23
 40034b4:	40097e80 	call	40097e8 <__sprint_r>
 40034b8:	103ca01e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 40034bc:	d8c02017 	ldw	r3,128(sp)
 40034c0:	da000404 	addi	r8,sp,16
 40034c4:	003dbd06 	br	4002bbc <__reset+0xfa812bbc>
 40034c8:	d9002c17 	ldw	r4,176(sp)
 40034cc:	d9801e04 	addi	r6,sp,120
 40034d0:	b80b883a 	mov	r5,r23
 40034d4:	40097e80 	call	40097e8 <__sprint_r>
 40034d8:	103c981e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 40034dc:	d8c02017 	ldw	r3,128(sp)
 40034e0:	da000404 	addi	r8,sp,16
 40034e4:	003dc306 	br	4002bf4 <__reset+0xfa812bf4>
 40034e8:	d8802917 	ldw	r2,164(sp)
 40034ec:	d8002785 	stb	zero,158(sp)
 40034f0:	103f0616 	blt	r2,zero,400310c <__reset+0xfa81310c>
 40034f4:	00ffdfc4 	movi	r3,-129
 40034f8:	9d84b03a 	or	r2,r19,r22
 40034fc:	90e4703a 	and	r18,r18,r3
 4003500:	103c6b26 	beq	r2,zero,40026b0 <__reset+0xfa8126b0>
 4003504:	0039883a 	mov	fp,zero
 4003508:	003e7406 	br	4002edc <__reset+0xfa812edc>
 400350c:	9080040c 	andi	r2,r18,16
 4003510:	1001b326 	beq	r2,zero,4003be0 <___vfprintf_internal_r+0x18ac>
 4003514:	d9002d17 	ldw	r4,180(sp)
 4003518:	d9402917 	ldw	r5,164(sp)
 400351c:	d8002785 	stb	zero,158(sp)
 4003520:	20800104 	addi	r2,r4,4
 4003524:	24c00017 	ldw	r19,0(r4)
 4003528:	002d883a 	mov	r22,zero
 400352c:	2801b516 	blt	r5,zero,4003c04 <___vfprintf_internal_r+0x18d0>
 4003530:	00ffdfc4 	movi	r3,-129
 4003534:	d8802d15 	stw	r2,180(sp)
 4003538:	90e4703a 	and	r18,r18,r3
 400353c:	983d2726 	beq	r19,zero,40029dc <__reset+0xfa8129dc>
 4003540:	0039883a 	mov	fp,zero
 4003544:	003d2a06 	br	40029f0 <__reset+0xfa8129f0>
 4003548:	dc402617 	ldw	r17,152(sp)
 400354c:	0441d30e 	bge	zero,r17,4003c9c <___vfprintf_internal_r+0x1968>
 4003550:	dc403217 	ldw	r17,200(sp)
 4003554:	d8803317 	ldw	r2,204(sp)
 4003558:	1440010e 	bge	r2,r17,4003560 <___vfprintf_internal_r+0x122c>
 400355c:	1023883a 	mov	r17,r2
 4003560:	04400a0e 	bge	zero,r17,400358c <___vfprintf_internal_r+0x1258>
 4003564:	d8801f17 	ldw	r2,124(sp)
 4003568:	1c47883a 	add	r3,r3,r17
 400356c:	44000015 	stw	r16,0(r8)
 4003570:	10800044 	addi	r2,r2,1
 4003574:	44400115 	stw	r17,4(r8)
 4003578:	d8c02015 	stw	r3,128(sp)
 400357c:	d8801f15 	stw	r2,124(sp)
 4003580:	010001c4 	movi	r4,7
 4003584:	20826516 	blt	r4,r2,4003f1c <___vfprintf_internal_r+0x1be8>
 4003588:	42000204 	addi	r8,r8,8
 400358c:	88026116 	blt	r17,zero,4003f14 <___vfprintf_internal_r+0x1be0>
 4003590:	d9003217 	ldw	r4,200(sp)
 4003594:	2463c83a 	sub	r17,r4,r17
 4003598:	04407b0e 	bge	zero,r17,4003788 <___vfprintf_internal_r+0x1454>
 400359c:	05800404 	movi	r22,16
 40035a0:	d8801f17 	ldw	r2,124(sp)
 40035a4:	b4419d0e 	bge	r22,r17,4003c1c <___vfprintf_internal_r+0x18e8>
 40035a8:	01010074 	movhi	r4,1025
 40035ac:	21139484 	addi	r4,r4,20050
 40035b0:	d9002b15 	stw	r4,172(sp)
 40035b4:	070001c4 	movi	fp,7
 40035b8:	dcc02c17 	ldw	r19,176(sp)
 40035bc:	00000306 	br	40035cc <___vfprintf_internal_r+0x1298>
 40035c0:	42000204 	addi	r8,r8,8
 40035c4:	8c7ffc04 	addi	r17,r17,-16
 40035c8:	b441970e 	bge	r22,r17,4003c28 <___vfprintf_internal_r+0x18f4>
 40035cc:	18c00404 	addi	r3,r3,16
 40035d0:	10800044 	addi	r2,r2,1
 40035d4:	45000015 	stw	r20,0(r8)
 40035d8:	45800115 	stw	r22,4(r8)
 40035dc:	d8c02015 	stw	r3,128(sp)
 40035e0:	d8801f15 	stw	r2,124(sp)
 40035e4:	e0bff60e 	bge	fp,r2,40035c0 <__reset+0xfa8135c0>
 40035e8:	d9801e04 	addi	r6,sp,120
 40035ec:	b80b883a 	mov	r5,r23
 40035f0:	9809883a 	mov	r4,r19
 40035f4:	40097e80 	call	40097e8 <__sprint_r>
 40035f8:	103c501e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 40035fc:	d8c02017 	ldw	r3,128(sp)
 4003600:	d8801f17 	ldw	r2,124(sp)
 4003604:	da000404 	addi	r8,sp,16
 4003608:	003fee06 	br	40035c4 <__reset+0xfa8135c4>
 400360c:	d9002c17 	ldw	r4,176(sp)
 4003610:	d9801e04 	addi	r6,sp,120
 4003614:	b80b883a 	mov	r5,r23
 4003618:	40097e80 	call	40097e8 <__sprint_r>
 400361c:	103c471e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003620:	d8c02017 	ldw	r3,128(sp)
 4003624:	df002787 	ldb	fp,158(sp)
 4003628:	da000404 	addi	r8,sp,16
 400362c:	003d5606 	br	4002b88 <__reset+0xfa812b88>
 4003630:	9080040c 	andi	r2,r18,16
 4003634:	10016126 	beq	r2,zero,4003bbc <___vfprintf_internal_r+0x1888>
 4003638:	d8802d17 	ldw	r2,180(sp)
 400363c:	14c00017 	ldw	r19,0(r2)
 4003640:	10800104 	addi	r2,r2,4
 4003644:	d8802d15 	stw	r2,180(sp)
 4003648:	982dd7fa 	srai	r22,r19,31
 400364c:	b005883a 	mov	r2,r22
 4003650:	003c8206 	br	400285c <__reset+0xfa81285c>
 4003654:	9080040c 	andi	r2,r18,16
 4003658:	10003526 	beq	r2,zero,4003730 <___vfprintf_internal_r+0x13fc>
 400365c:	d9402d17 	ldw	r5,180(sp)
 4003660:	d8c02917 	ldw	r3,164(sp)
 4003664:	d8002785 	stb	zero,158(sp)
 4003668:	28800104 	addi	r2,r5,4
 400366c:	2cc00017 	ldw	r19,0(r5)
 4003670:	002d883a 	mov	r22,zero
 4003674:	18003716 	blt	r3,zero,4003754 <___vfprintf_internal_r+0x1420>
 4003678:	00ffdfc4 	movi	r3,-129
 400367c:	d8802d15 	stw	r2,180(sp)
 4003680:	90e4703a 	and	r18,r18,r3
 4003684:	0039883a 	mov	fp,zero
 4003688:	983df326 	beq	r19,zero,4002e58 <__reset+0xfa812e58>
 400368c:	00800244 	movi	r2,9
 4003690:	14fc7b36 	bltu	r2,r19,4002880 <__reset+0xfa812880>
 4003694:	d8c02817 	ldw	r3,160(sp)
 4003698:	dc001dc4 	addi	r16,sp,119
 400369c:	9cc00c04 	addi	r19,r19,48
 40036a0:	1c07c83a 	sub	r3,r3,r16
 40036a4:	dcc01dc5 	stb	r19,119(sp)
 40036a8:	d8c02e15 	stw	r3,184(sp)
 40036ac:	003ce806 	br	4002a50 <__reset+0xfa812a50>
 40036b0:	d8803317 	ldw	r2,204(sp)
 40036b4:	143fffc4 	addi	r16,r2,-1
 40036b8:	043f4d0e 	bge	zero,r16,40033f0 <__reset+0xfa8133f0>
 40036bc:	07000404 	movi	fp,16
 40036c0:	e400810e 	bge	fp,r16,40038c8 <___vfprintf_internal_r+0x1594>
 40036c4:	01410074 	movhi	r5,1025
 40036c8:	29539484 	addi	r5,r5,20050
 40036cc:	d9402b15 	stw	r5,172(sp)
 40036d0:	01c001c4 	movi	r7,7
 40036d4:	dcc02c17 	ldw	r19,176(sp)
 40036d8:	00000306 	br	40036e8 <___vfprintf_internal_r+0x13b4>
 40036dc:	b5800204 	addi	r22,r22,8
 40036e0:	843ffc04 	addi	r16,r16,-16
 40036e4:	e4007b0e 	bge	fp,r16,40038d4 <___vfprintf_internal_r+0x15a0>
 40036e8:	18c00404 	addi	r3,r3,16
 40036ec:	8c400044 	addi	r17,r17,1
 40036f0:	b5000015 	stw	r20,0(r22)
 40036f4:	b7000115 	stw	fp,4(r22)
 40036f8:	d8c02015 	stw	r3,128(sp)
 40036fc:	dc401f15 	stw	r17,124(sp)
 4003700:	3c7ff60e 	bge	r7,r17,40036dc <__reset+0xfa8136dc>
 4003704:	d9801e04 	addi	r6,sp,120
 4003708:	b80b883a 	mov	r5,r23
 400370c:	9809883a 	mov	r4,r19
 4003710:	d9c03c15 	stw	r7,240(sp)
 4003714:	40097e80 	call	40097e8 <__sprint_r>
 4003718:	d9c03c17 	ldw	r7,240(sp)
 400371c:	103c071e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003720:	d8c02017 	ldw	r3,128(sp)
 4003724:	dc401f17 	ldw	r17,124(sp)
 4003728:	dd800404 	addi	r22,sp,16
 400372c:	003fec06 	br	40036e0 <__reset+0xfa8136e0>
 4003730:	9080100c 	andi	r2,r18,64
 4003734:	d8002785 	stb	zero,158(sp)
 4003738:	10010e26 	beq	r2,zero,4003b74 <___vfprintf_internal_r+0x1840>
 400373c:	d9002d17 	ldw	r4,180(sp)
 4003740:	d9402917 	ldw	r5,164(sp)
 4003744:	002d883a 	mov	r22,zero
 4003748:	20800104 	addi	r2,r4,4
 400374c:	24c0000b 	ldhu	r19,0(r4)
 4003750:	283fc90e 	bge	r5,zero,4003678 <__reset+0xfa813678>
 4003754:	d8802d15 	stw	r2,180(sp)
 4003758:	0039883a 	mov	fp,zero
 400375c:	9d84b03a 	or	r2,r19,r22
 4003760:	103c461e 	bne	r2,zero,400287c <__reset+0xfa81287c>
 4003764:	00800044 	movi	r2,1
 4003768:	003e6c06 	br	400311c <__reset+0xfa81311c>
 400376c:	d9002c17 	ldw	r4,176(sp)
 4003770:	d9801e04 	addi	r6,sp,120
 4003774:	b80b883a 	mov	r5,r23
 4003778:	40097e80 	call	40097e8 <__sprint_r>
 400377c:	103bef1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003780:	d8c02017 	ldw	r3,128(sp)
 4003784:	da000404 	addi	r8,sp,16
 4003788:	d9003217 	ldw	r4,200(sp)
 400378c:	d8802617 	ldw	r2,152(sp)
 4003790:	d9403317 	ldw	r5,204(sp)
 4003794:	8123883a 	add	r17,r16,r4
 4003798:	11400216 	blt	r2,r5,40037a4 <___vfprintf_internal_r+0x1470>
 400379c:	9100004c 	andi	r4,r18,1
 40037a0:	20000d26 	beq	r4,zero,40037d8 <___vfprintf_internal_r+0x14a4>
 40037a4:	d9003717 	ldw	r4,220(sp)
 40037a8:	d9403417 	ldw	r5,208(sp)
 40037ac:	1907883a 	add	r3,r3,r4
 40037b0:	d9001f17 	ldw	r4,124(sp)
 40037b4:	41400015 	stw	r5,0(r8)
 40037b8:	d9403717 	ldw	r5,220(sp)
 40037bc:	21000044 	addi	r4,r4,1
 40037c0:	d8c02015 	stw	r3,128(sp)
 40037c4:	41400115 	stw	r5,4(r8)
 40037c8:	d9001f15 	stw	r4,124(sp)
 40037cc:	014001c4 	movi	r5,7
 40037d0:	2901e816 	blt	r5,r4,4003f74 <___vfprintf_internal_r+0x1c40>
 40037d4:	42000204 	addi	r8,r8,8
 40037d8:	d9003317 	ldw	r4,204(sp)
 40037dc:	8121883a 	add	r16,r16,r4
 40037e0:	2085c83a 	sub	r2,r4,r2
 40037e4:	8461c83a 	sub	r16,r16,r17
 40037e8:	1400010e 	bge	r2,r16,40037f0 <___vfprintf_internal_r+0x14bc>
 40037ec:	1021883a 	mov	r16,r2
 40037f0:	04000a0e 	bge	zero,r16,400381c <___vfprintf_internal_r+0x14e8>
 40037f4:	d9001f17 	ldw	r4,124(sp)
 40037f8:	1c07883a 	add	r3,r3,r16
 40037fc:	44400015 	stw	r17,0(r8)
 4003800:	21000044 	addi	r4,r4,1
 4003804:	44000115 	stw	r16,4(r8)
 4003808:	d8c02015 	stw	r3,128(sp)
 400380c:	d9001f15 	stw	r4,124(sp)
 4003810:	014001c4 	movi	r5,7
 4003814:	2901fb16 	blt	r5,r4,4004004 <___vfprintf_internal_r+0x1cd0>
 4003818:	42000204 	addi	r8,r8,8
 400381c:	8001f716 	blt	r16,zero,4003ffc <___vfprintf_internal_r+0x1cc8>
 4003820:	1421c83a 	sub	r16,r2,r16
 4003824:	043d380e 	bge	zero,r16,4002d08 <__reset+0xfa812d08>
 4003828:	04400404 	movi	r17,16
 400382c:	d8801f17 	ldw	r2,124(sp)
 4003830:	8c3efb0e 	bge	r17,r16,4003420 <__reset+0xfa813420>
 4003834:	01410074 	movhi	r5,1025
 4003838:	29539484 	addi	r5,r5,20050
 400383c:	d9402b15 	stw	r5,172(sp)
 4003840:	058001c4 	movi	r22,7
 4003844:	dcc02c17 	ldw	r19,176(sp)
 4003848:	00000306 	br	4003858 <___vfprintf_internal_r+0x1524>
 400384c:	42000204 	addi	r8,r8,8
 4003850:	843ffc04 	addi	r16,r16,-16
 4003854:	8c3ef50e 	bge	r17,r16,400342c <__reset+0xfa81342c>
 4003858:	18c00404 	addi	r3,r3,16
 400385c:	10800044 	addi	r2,r2,1
 4003860:	45000015 	stw	r20,0(r8)
 4003864:	44400115 	stw	r17,4(r8)
 4003868:	d8c02015 	stw	r3,128(sp)
 400386c:	d8801f15 	stw	r2,124(sp)
 4003870:	b0bff60e 	bge	r22,r2,400384c <__reset+0xfa81384c>
 4003874:	d9801e04 	addi	r6,sp,120
 4003878:	b80b883a 	mov	r5,r23
 400387c:	9809883a 	mov	r4,r19
 4003880:	40097e80 	call	40097e8 <__sprint_r>
 4003884:	103bad1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003888:	d8c02017 	ldw	r3,128(sp)
 400388c:	d8801f17 	ldw	r2,124(sp)
 4003890:	da000404 	addi	r8,sp,16
 4003894:	003fee06 	br	4003850 <__reset+0xfa813850>
 4003898:	9088703a 	and	r4,r18,r2
 400389c:	203eab1e 	bne	r4,zero,400334c <__reset+0xfa81334c>
 40038a0:	dc401f17 	ldw	r17,124(sp)
 40038a4:	40800115 	stw	r2,4(r8)
 40038a8:	44000015 	stw	r16,0(r8)
 40038ac:	8c400044 	addi	r17,r17,1
 40038b0:	d8c02015 	stw	r3,128(sp)
 40038b4:	dc401f15 	stw	r17,124(sp)
 40038b8:	008001c4 	movi	r2,7
 40038bc:	14400e16 	blt	r2,r17,40038f8 <___vfprintf_internal_r+0x15c4>
 40038c0:	45800204 	addi	r22,r8,8
 40038c4:	003eca06 	br	40033f0 <__reset+0xfa8133f0>
 40038c8:	01010074 	movhi	r4,1025
 40038cc:	21139484 	addi	r4,r4,20050
 40038d0:	d9002b15 	stw	r4,172(sp)
 40038d4:	d8802b17 	ldw	r2,172(sp)
 40038d8:	1c07883a 	add	r3,r3,r16
 40038dc:	8c400044 	addi	r17,r17,1
 40038e0:	b0800015 	stw	r2,0(r22)
 40038e4:	b4000115 	stw	r16,4(r22)
 40038e8:	d8c02015 	stw	r3,128(sp)
 40038ec:	dc401f15 	stw	r17,124(sp)
 40038f0:	008001c4 	movi	r2,7
 40038f4:	147ebd0e 	bge	r2,r17,40033ec <__reset+0xfa8133ec>
 40038f8:	d9002c17 	ldw	r4,176(sp)
 40038fc:	d9801e04 	addi	r6,sp,120
 4003900:	b80b883a 	mov	r5,r23
 4003904:	40097e80 	call	40097e8 <__sprint_r>
 4003908:	103b8c1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 400390c:	d8c02017 	ldw	r3,128(sp)
 4003910:	dc401f17 	ldw	r17,124(sp)
 4003914:	dd800404 	addi	r22,sp,16
 4003918:	003eb506 	br	40033f0 <__reset+0xfa8133f0>
 400391c:	d9002c17 	ldw	r4,176(sp)
 4003920:	d9801e04 	addi	r6,sp,120
 4003924:	b80b883a 	mov	r5,r23
 4003928:	40097e80 	call	40097e8 <__sprint_r>
 400392c:	103b831e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003930:	d8c02017 	ldw	r3,128(sp)
 4003934:	dc401f17 	ldw	r17,124(sp)
 4003938:	da000404 	addi	r8,sp,16
 400393c:	003e8d06 	br	4003374 <__reset+0xfa813374>
 4003940:	d9002c17 	ldw	r4,176(sp)
 4003944:	d9801e04 	addi	r6,sp,120
 4003948:	b80b883a 	mov	r5,r23
 400394c:	40097e80 	call	40097e8 <__sprint_r>
 4003950:	103b7a1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003954:	d8c02017 	ldw	r3,128(sp)
 4003958:	dc401f17 	ldw	r17,124(sp)
 400395c:	dd800404 	addi	r22,sp,16
 4003960:	003e8f06 	br	40033a0 <__reset+0xfa8133a0>
 4003964:	0027883a 	mov	r19,zero
 4003968:	003f4a06 	br	4003694 <__reset+0xfa813694>
 400396c:	d9002c17 	ldw	r4,176(sp)
 4003970:	d9801e04 	addi	r6,sp,120
 4003974:	b80b883a 	mov	r5,r23
 4003978:	40097e80 	call	40097e8 <__sprint_r>
 400397c:	103b6f1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003980:	d8c02017 	ldw	r3,128(sp)
 4003984:	da000404 	addi	r8,sp,16
 4003988:	003c9d06 	br	4002c00 <__reset+0xfa812c00>
 400398c:	04e7c83a 	sub	r19,zero,r19
 4003990:	9804c03a 	cmpne	r2,r19,zero
 4003994:	05adc83a 	sub	r22,zero,r22
 4003998:	b0adc83a 	sub	r22,r22,r2
 400399c:	d8802917 	ldw	r2,164(sp)
 40039a0:	07000b44 	movi	fp,45
 40039a4:	df002785 	stb	fp,158(sp)
 40039a8:	10017b16 	blt	r2,zero,4003f98 <___vfprintf_internal_r+0x1c64>
 40039ac:	00bfdfc4 	movi	r2,-129
 40039b0:	90a4703a 	and	r18,r18,r2
 40039b4:	003bb106 	br	400287c <__reset+0xfa81287c>
 40039b8:	d9003617 	ldw	r4,216(sp)
 40039bc:	d9403817 	ldw	r5,224(sp)
 40039c0:	da003d15 	stw	r8,244(sp)
 40039c4:	400940c0 	call	400940c <__fpclassifyd>
 40039c8:	da003d17 	ldw	r8,244(sp)
 40039cc:	1000f026 	beq	r2,zero,4003d90 <___vfprintf_internal_r+0x1a5c>
 40039d0:	d9002917 	ldw	r4,164(sp)
 40039d4:	05bff7c4 	movi	r22,-33
 40039d8:	00bfffc4 	movi	r2,-1
 40039dc:	8dac703a 	and	r22,r17,r22
 40039e0:	20820026 	beq	r4,r2,40041e4 <___vfprintf_internal_r+0x1eb0>
 40039e4:	008011c4 	movi	r2,71
 40039e8:	b081f726 	beq	r22,r2,40041c8 <___vfprintf_internal_r+0x1e94>
 40039ec:	d9003817 	ldw	r4,224(sp)
 40039f0:	90c04014 	ori	r3,r18,256
 40039f4:	d8c02b15 	stw	r3,172(sp)
 40039f8:	20021516 	blt	r4,zero,4004250 <___vfprintf_internal_r+0x1f1c>
 40039fc:	dcc03817 	ldw	r19,224(sp)
 4003a00:	d8002a05 	stb	zero,168(sp)
 4003a04:	00801984 	movi	r2,102
 4003a08:	8881f926 	beq	r17,r2,40041f0 <___vfprintf_internal_r+0x1ebc>
 4003a0c:	00801184 	movi	r2,70
 4003a10:	88821c26 	beq	r17,r2,4004284 <___vfprintf_internal_r+0x1f50>
 4003a14:	00801144 	movi	r2,69
 4003a18:	b081ef26 	beq	r22,r2,40041d8 <___vfprintf_internal_r+0x1ea4>
 4003a1c:	d8c02917 	ldw	r3,164(sp)
 4003a20:	d8802104 	addi	r2,sp,132
 4003a24:	d8800315 	stw	r2,12(sp)
 4003a28:	d9403617 	ldw	r5,216(sp)
 4003a2c:	d8802504 	addi	r2,sp,148
 4003a30:	d9002c17 	ldw	r4,176(sp)
 4003a34:	d8800215 	stw	r2,8(sp)
 4003a38:	d8802604 	addi	r2,sp,152
 4003a3c:	d8c00015 	stw	r3,0(sp)
 4003a40:	d8800115 	stw	r2,4(sp)
 4003a44:	01c00084 	movi	r7,2
 4003a48:	980d883a 	mov	r6,r19
 4003a4c:	d8c03c15 	stw	r3,240(sp)
 4003a50:	da003d15 	stw	r8,244(sp)
 4003a54:	40049580 	call	4004958 <_dtoa_r>
 4003a58:	1021883a 	mov	r16,r2
 4003a5c:	008019c4 	movi	r2,103
 4003a60:	d8c03c17 	ldw	r3,240(sp)
 4003a64:	da003d17 	ldw	r8,244(sp)
 4003a68:	88817126 	beq	r17,r2,4004030 <___vfprintf_internal_r+0x1cfc>
 4003a6c:	008011c4 	movi	r2,71
 4003a70:	88829226 	beq	r17,r2,40044bc <___vfprintf_internal_r+0x2188>
 4003a74:	80f9883a 	add	fp,r16,r3
 4003a78:	d9003617 	ldw	r4,216(sp)
 4003a7c:	000d883a 	mov	r6,zero
 4003a80:	000f883a 	mov	r7,zero
 4003a84:	980b883a 	mov	r5,r19
 4003a88:	da003d15 	stw	r8,244(sp)
 4003a8c:	400d4600 	call	400d460 <__eqdf2>
 4003a90:	da003d17 	ldw	r8,244(sp)
 4003a94:	10018d26 	beq	r2,zero,40040cc <___vfprintf_internal_r+0x1d98>
 4003a98:	d8802117 	ldw	r2,132(sp)
 4003a9c:	1700062e 	bgeu	r2,fp,4003ab8 <___vfprintf_internal_r+0x1784>
 4003aa0:	01000c04 	movi	r4,48
 4003aa4:	10c00044 	addi	r3,r2,1
 4003aa8:	d8c02115 	stw	r3,132(sp)
 4003aac:	11000005 	stb	r4,0(r2)
 4003ab0:	d8802117 	ldw	r2,132(sp)
 4003ab4:	173ffb36 	bltu	r2,fp,4003aa4 <__reset+0xfa813aa4>
 4003ab8:	1405c83a 	sub	r2,r2,r16
 4003abc:	d8803315 	stw	r2,204(sp)
 4003ac0:	008011c4 	movi	r2,71
 4003ac4:	b0817626 	beq	r22,r2,40040a0 <___vfprintf_internal_r+0x1d6c>
 4003ac8:	00801944 	movi	r2,101
 4003acc:	1442810e 	bge	r2,r17,40044d4 <___vfprintf_internal_r+0x21a0>
 4003ad0:	d8c02617 	ldw	r3,152(sp)
 4003ad4:	00801984 	movi	r2,102
 4003ad8:	d8c03215 	stw	r3,200(sp)
 4003adc:	8881fe26 	beq	r17,r2,40042d8 <___vfprintf_internal_r+0x1fa4>
 4003ae0:	d8c03217 	ldw	r3,200(sp)
 4003ae4:	d9003317 	ldw	r4,204(sp)
 4003ae8:	1901dd16 	blt	r3,r4,4004260 <___vfprintf_internal_r+0x1f2c>
 4003aec:	9480004c 	andi	r18,r18,1
 4003af0:	90022b1e 	bne	r18,zero,40043a0 <___vfprintf_internal_r+0x206c>
 4003af4:	1805883a 	mov	r2,r3
 4003af8:	18028016 	blt	r3,zero,40044fc <___vfprintf_internal_r+0x21c8>
 4003afc:	d8c03217 	ldw	r3,200(sp)
 4003b00:	044019c4 	movi	r17,103
 4003b04:	d8c02e15 	stw	r3,184(sp)
 4003b08:	df002a07 	ldb	fp,168(sp)
 4003b0c:	e001531e 	bne	fp,zero,400405c <___vfprintf_internal_r+0x1d28>
 4003b10:	df002783 	ldbu	fp,158(sp)
 4003b14:	d8802a15 	stw	r2,168(sp)
 4003b18:	dc802b17 	ldw	r18,172(sp)
 4003b1c:	d8002915 	stw	zero,164(sp)
 4003b20:	003bd106 	br	4002a68 <__reset+0xfa812a68>
 4003b24:	d8802d17 	ldw	r2,180(sp)
 4003b28:	d8c02d17 	ldw	r3,180(sp)
 4003b2c:	d9002d17 	ldw	r4,180(sp)
 4003b30:	10800017 	ldw	r2,0(r2)
 4003b34:	18c00117 	ldw	r3,4(r3)
 4003b38:	21000204 	addi	r4,r4,8
 4003b3c:	d8803615 	stw	r2,216(sp)
 4003b40:	d8c03815 	stw	r3,224(sp)
 4003b44:	d9002d15 	stw	r4,180(sp)
 4003b48:	003b7506 	br	4002920 <__reset+0xfa812920>
 4003b4c:	ac400007 	ldb	r17,0(r21)
 4003b50:	003a5906 	br	40024b8 <__reset+0xfa8124b8>
 4003b54:	9080100c 	andi	r2,r18,64
 4003b58:	1000a826 	beq	r2,zero,4003dfc <___vfprintf_internal_r+0x1ac8>
 4003b5c:	d9002d17 	ldw	r4,180(sp)
 4003b60:	002d883a 	mov	r22,zero
 4003b64:	24c0000b 	ldhu	r19,0(r4)
 4003b68:	21000104 	addi	r4,r4,4
 4003b6c:	d9002d15 	stw	r4,180(sp)
 4003b70:	003ccb06 	br	4002ea0 <__reset+0xfa812ea0>
 4003b74:	d8c02d17 	ldw	r3,180(sp)
 4003b78:	d9002917 	ldw	r4,164(sp)
 4003b7c:	002d883a 	mov	r22,zero
 4003b80:	18800104 	addi	r2,r3,4
 4003b84:	1cc00017 	ldw	r19,0(r3)
 4003b88:	203ebb0e 	bge	r4,zero,4003678 <__reset+0xfa813678>
 4003b8c:	003ef106 	br	4003754 <__reset+0xfa813754>
 4003b90:	9080040c 	andi	r2,r18,16
 4003b94:	1000921e 	bne	r2,zero,4003de0 <___vfprintf_internal_r+0x1aac>
 4003b98:	9480100c 	andi	r18,r18,64
 4003b9c:	90013926 	beq	r18,zero,4004084 <___vfprintf_internal_r+0x1d50>
 4003ba0:	d9002d17 	ldw	r4,180(sp)
 4003ba4:	d9402f17 	ldw	r5,188(sp)
 4003ba8:	20800017 	ldw	r2,0(r4)
 4003bac:	21000104 	addi	r4,r4,4
 4003bb0:	d9002d15 	stw	r4,180(sp)
 4003bb4:	1140000d 	sth	r5,0(r2)
 4003bb8:	003a1606 	br	4002414 <__reset+0xfa812414>
 4003bbc:	9080100c 	andi	r2,r18,64
 4003bc0:	10008026 	beq	r2,zero,4003dc4 <___vfprintf_internal_r+0x1a90>
 4003bc4:	d8c02d17 	ldw	r3,180(sp)
 4003bc8:	1cc0000f 	ldh	r19,0(r3)
 4003bcc:	18c00104 	addi	r3,r3,4
 4003bd0:	d8c02d15 	stw	r3,180(sp)
 4003bd4:	982dd7fa 	srai	r22,r19,31
 4003bd8:	b005883a 	mov	r2,r22
 4003bdc:	003b1f06 	br	400285c <__reset+0xfa81285c>
 4003be0:	9080100c 	andi	r2,r18,64
 4003be4:	d8002785 	stb	zero,158(sp)
 4003be8:	10008a1e 	bne	r2,zero,4003e14 <___vfprintf_internal_r+0x1ae0>
 4003bec:	d9402d17 	ldw	r5,180(sp)
 4003bf0:	d8c02917 	ldw	r3,164(sp)
 4003bf4:	002d883a 	mov	r22,zero
 4003bf8:	28800104 	addi	r2,r5,4
 4003bfc:	2cc00017 	ldw	r19,0(r5)
 4003c00:	183e4b0e 	bge	r3,zero,4003530 <__reset+0xfa813530>
 4003c04:	9d86b03a 	or	r3,r19,r22
 4003c08:	d8802d15 	stw	r2,180(sp)
 4003c0c:	183e4c1e 	bne	r3,zero,4003540 <__reset+0xfa813540>
 4003c10:	0039883a 	mov	fp,zero
 4003c14:	0005883a 	mov	r2,zero
 4003c18:	003d4006 	br	400311c <__reset+0xfa81311c>
 4003c1c:	01410074 	movhi	r5,1025
 4003c20:	29539484 	addi	r5,r5,20050
 4003c24:	d9402b15 	stw	r5,172(sp)
 4003c28:	d9402b17 	ldw	r5,172(sp)
 4003c2c:	1c47883a 	add	r3,r3,r17
 4003c30:	10800044 	addi	r2,r2,1
 4003c34:	41400015 	stw	r5,0(r8)
 4003c38:	44400115 	stw	r17,4(r8)
 4003c3c:	d8c02015 	stw	r3,128(sp)
 4003c40:	d8801f15 	stw	r2,124(sp)
 4003c44:	010001c4 	movi	r4,7
 4003c48:	20bec816 	blt	r4,r2,400376c <__reset+0xfa81376c>
 4003c4c:	42000204 	addi	r8,r8,8
 4003c50:	003ecd06 	br	4003788 <__reset+0xfa813788>
 4003c54:	d9002917 	ldw	r4,164(sp)
 4003c58:	d8002785 	stb	zero,158(sp)
 4003c5c:	203d2d16 	blt	r4,zero,4003114 <__reset+0xfa813114>
 4003c60:	00bfdfc4 	movi	r2,-129
 4003c64:	90a4703a 	and	r18,r18,r2
 4003c68:	003a9106 	br	40026b0 <__reset+0xfa8126b0>
 4003c6c:	01010074 	movhi	r4,1025
 4003c70:	21139484 	addi	r4,r4,20050
 4003c74:	d9002b15 	stw	r4,172(sp)
 4003c78:	003c0c06 	br	4002cac <__reset+0xfa812cac>
 4003c7c:	d9002c17 	ldw	r4,176(sp)
 4003c80:	d9801e04 	addi	r6,sp,120
 4003c84:	b80b883a 	mov	r5,r23
 4003c88:	40097e80 	call	40097e8 <__sprint_r>
 4003c8c:	103aab1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003c90:	d8c02017 	ldw	r3,128(sp)
 4003c94:	da000404 	addi	r8,sp,16
 4003c98:	003d4106 	br	40031a0 <__reset+0xfa8131a0>
 4003c9c:	d8801f17 	ldw	r2,124(sp)
 4003ca0:	01410074 	movhi	r5,1025
 4003ca4:	01000044 	movi	r4,1
 4003ca8:	18c00044 	addi	r3,r3,1
 4003cac:	10800044 	addi	r2,r2,1
 4003cb0:	29539404 	addi	r5,r5,20048
 4003cb4:	41000115 	stw	r4,4(r8)
 4003cb8:	41400015 	stw	r5,0(r8)
 4003cbc:	d8c02015 	stw	r3,128(sp)
 4003cc0:	d8801f15 	stw	r2,124(sp)
 4003cc4:	010001c4 	movi	r4,7
 4003cc8:	20805c16 	blt	r4,r2,4003e3c <___vfprintf_internal_r+0x1b08>
 4003ccc:	42000204 	addi	r8,r8,8
 4003cd0:	8800041e 	bne	r17,zero,4003ce4 <___vfprintf_internal_r+0x19b0>
 4003cd4:	d8803317 	ldw	r2,204(sp)
 4003cd8:	1000021e 	bne	r2,zero,4003ce4 <___vfprintf_internal_r+0x19b0>
 4003cdc:	9080004c 	andi	r2,r18,1
 4003ce0:	103c0926 	beq	r2,zero,4002d08 <__reset+0xfa812d08>
 4003ce4:	d9003717 	ldw	r4,220(sp)
 4003ce8:	d8801f17 	ldw	r2,124(sp)
 4003cec:	d9403417 	ldw	r5,208(sp)
 4003cf0:	20c7883a 	add	r3,r4,r3
 4003cf4:	10800044 	addi	r2,r2,1
 4003cf8:	41000115 	stw	r4,4(r8)
 4003cfc:	41400015 	stw	r5,0(r8)
 4003d00:	d8c02015 	stw	r3,128(sp)
 4003d04:	d8801f15 	stw	r2,124(sp)
 4003d08:	010001c4 	movi	r4,7
 4003d0c:	20812116 	blt	r4,r2,4004194 <___vfprintf_internal_r+0x1e60>
 4003d10:	42000204 	addi	r8,r8,8
 4003d14:	0463c83a 	sub	r17,zero,r17
 4003d18:	0440730e 	bge	zero,r17,4003ee8 <___vfprintf_internal_r+0x1bb4>
 4003d1c:	05800404 	movi	r22,16
 4003d20:	b440860e 	bge	r22,r17,4003f3c <___vfprintf_internal_r+0x1c08>
 4003d24:	01410074 	movhi	r5,1025
 4003d28:	29539484 	addi	r5,r5,20050
 4003d2c:	d9402b15 	stw	r5,172(sp)
 4003d30:	070001c4 	movi	fp,7
 4003d34:	dcc02c17 	ldw	r19,176(sp)
 4003d38:	00000306 	br	4003d48 <___vfprintf_internal_r+0x1a14>
 4003d3c:	42000204 	addi	r8,r8,8
 4003d40:	8c7ffc04 	addi	r17,r17,-16
 4003d44:	b440800e 	bge	r22,r17,4003f48 <___vfprintf_internal_r+0x1c14>
 4003d48:	18c00404 	addi	r3,r3,16
 4003d4c:	10800044 	addi	r2,r2,1
 4003d50:	45000015 	stw	r20,0(r8)
 4003d54:	45800115 	stw	r22,4(r8)
 4003d58:	d8c02015 	stw	r3,128(sp)
 4003d5c:	d8801f15 	stw	r2,124(sp)
 4003d60:	e0bff60e 	bge	fp,r2,4003d3c <__reset+0xfa813d3c>
 4003d64:	d9801e04 	addi	r6,sp,120
 4003d68:	b80b883a 	mov	r5,r23
 4003d6c:	9809883a 	mov	r4,r19
 4003d70:	40097e80 	call	40097e8 <__sprint_r>
 4003d74:	103a711e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003d78:	d8c02017 	ldw	r3,128(sp)
 4003d7c:	d8801f17 	ldw	r2,124(sp)
 4003d80:	da000404 	addi	r8,sp,16
 4003d84:	003fee06 	br	4003d40 <__reset+0xfa813d40>
 4003d88:	00bfffc4 	movi	r2,-1
 4003d8c:	003a6f06 	br	400274c <__reset+0xfa81274c>
 4003d90:	008011c4 	movi	r2,71
 4003d94:	1440b816 	blt	r2,r17,4004078 <___vfprintf_internal_r+0x1d44>
 4003d98:	04010074 	movhi	r16,1025
 4003d9c:	84138604 	addi	r16,r16,19992
 4003da0:	00c000c4 	movi	r3,3
 4003da4:	00bfdfc4 	movi	r2,-129
 4003da8:	d8c02a15 	stw	r3,168(sp)
 4003dac:	90a4703a 	and	r18,r18,r2
 4003db0:	df002783 	ldbu	fp,158(sp)
 4003db4:	d8c02e15 	stw	r3,184(sp)
 4003db8:	d8002915 	stw	zero,164(sp)
 4003dbc:	d8003215 	stw	zero,200(sp)
 4003dc0:	003b2906 	br	4002a68 <__reset+0xfa812a68>
 4003dc4:	d9002d17 	ldw	r4,180(sp)
 4003dc8:	24c00017 	ldw	r19,0(r4)
 4003dcc:	21000104 	addi	r4,r4,4
 4003dd0:	d9002d15 	stw	r4,180(sp)
 4003dd4:	982dd7fa 	srai	r22,r19,31
 4003dd8:	b005883a 	mov	r2,r22
 4003ddc:	003a9f06 	br	400285c <__reset+0xfa81285c>
 4003de0:	d9402d17 	ldw	r5,180(sp)
 4003de4:	d8c02f17 	ldw	r3,188(sp)
 4003de8:	28800017 	ldw	r2,0(r5)
 4003dec:	29400104 	addi	r5,r5,4
 4003df0:	d9402d15 	stw	r5,180(sp)
 4003df4:	10c00015 	stw	r3,0(r2)
 4003df8:	00398606 	br	4002414 <__reset+0xfa812414>
 4003dfc:	d9402d17 	ldw	r5,180(sp)
 4003e00:	002d883a 	mov	r22,zero
 4003e04:	2cc00017 	ldw	r19,0(r5)
 4003e08:	29400104 	addi	r5,r5,4
 4003e0c:	d9402d15 	stw	r5,180(sp)
 4003e10:	003c2306 	br	4002ea0 <__reset+0xfa812ea0>
 4003e14:	d8c02d17 	ldw	r3,180(sp)
 4003e18:	d9002917 	ldw	r4,164(sp)
 4003e1c:	002d883a 	mov	r22,zero
 4003e20:	18800104 	addi	r2,r3,4
 4003e24:	1cc0000b 	ldhu	r19,0(r3)
 4003e28:	203dc10e 	bge	r4,zero,4003530 <__reset+0xfa813530>
 4003e2c:	003f7506 	br	4003c04 <__reset+0xfa813c04>
 4003e30:	04010074 	movhi	r16,1025
 4003e34:	84138404 	addi	r16,r16,19984
 4003e38:	003acc06 	br	400296c <__reset+0xfa81296c>
 4003e3c:	d9002c17 	ldw	r4,176(sp)
 4003e40:	d9801e04 	addi	r6,sp,120
 4003e44:	b80b883a 	mov	r5,r23
 4003e48:	40097e80 	call	40097e8 <__sprint_r>
 4003e4c:	103a3b1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003e50:	dc402617 	ldw	r17,152(sp)
 4003e54:	d8c02017 	ldw	r3,128(sp)
 4003e58:	da000404 	addi	r8,sp,16
 4003e5c:	003f9c06 	br	4003cd0 <__reset+0xfa813cd0>
 4003e60:	ac400043 	ldbu	r17,1(r21)
 4003e64:	94800814 	ori	r18,r18,32
 4003e68:	ad400044 	addi	r21,r21,1
 4003e6c:	8c403fcc 	andi	r17,r17,255
 4003e70:	8c40201c 	xori	r17,r17,128
 4003e74:	8c7fe004 	addi	r17,r17,-128
 4003e78:	00398f06 	br	40024b8 <__reset+0xfa8124b8>
 4003e7c:	d8c02d15 	stw	r3,180(sp)
 4003e80:	0039883a 	mov	fp,zero
 4003e84:	003e3506 	br	400375c <__reset+0xfa81375c>
 4003e88:	d9002c17 	ldw	r4,176(sp)
 4003e8c:	d9801e04 	addi	r6,sp,120
 4003e90:	b80b883a 	mov	r5,r23
 4003e94:	40097e80 	call	40097e8 <__sprint_r>
 4003e98:	103a281e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003e9c:	d8c02017 	ldw	r3,128(sp)
 4003ea0:	da000404 	addi	r8,sp,16
 4003ea4:	003cd006 	br	40031e8 <__reset+0xfa8131e8>
 4003ea8:	8009883a 	mov	r4,r16
 4003eac:	da003d15 	stw	r8,244(sp)
 4003eb0:	400229c0 	call	400229c <strlen>
 4003eb4:	d8802e15 	stw	r2,184(sp)
 4003eb8:	da003d17 	ldw	r8,244(sp)
 4003ebc:	103c340e 	bge	r2,zero,4002f90 <__reset+0xfa812f90>
 4003ec0:	0005883a 	mov	r2,zero
 4003ec4:	003c3206 	br	4002f90 <__reset+0xfa812f90>
 4003ec8:	d9002c17 	ldw	r4,176(sp)
 4003ecc:	d9801e04 	addi	r6,sp,120
 4003ed0:	b80b883a 	mov	r5,r23
 4003ed4:	40097e80 	call	40097e8 <__sprint_r>
 4003ed8:	103a181e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003edc:	d8c02017 	ldw	r3,128(sp)
 4003ee0:	d8801f17 	ldw	r2,124(sp)
 4003ee4:	da000404 	addi	r8,sp,16
 4003ee8:	d9403317 	ldw	r5,204(sp)
 4003eec:	10800044 	addi	r2,r2,1
 4003ef0:	44000015 	stw	r16,0(r8)
 4003ef4:	28c7883a 	add	r3,r5,r3
 4003ef8:	003b7d06 	br	4002cf0 <__reset+0xfa812cf0>
 4003efc:	01010074 	movhi	r4,1025
 4003f00:	21139884 	addi	r4,r4,20066
 4003f04:	d9003515 	stw	r4,212(sp)
 4003f08:	003b1406 	br	4002b5c <__reset+0xfa812b5c>
 4003f0c:	013fffc4 	movi	r4,-1
 4003f10:	003a3506 	br	40027e8 <__reset+0xfa8127e8>
 4003f14:	0023883a 	mov	r17,zero
 4003f18:	003d9d06 	br	4003590 <__reset+0xfa813590>
 4003f1c:	d9002c17 	ldw	r4,176(sp)
 4003f20:	d9801e04 	addi	r6,sp,120
 4003f24:	b80b883a 	mov	r5,r23
 4003f28:	40097e80 	call	40097e8 <__sprint_r>
 4003f2c:	103a031e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003f30:	d8c02017 	ldw	r3,128(sp)
 4003f34:	da000404 	addi	r8,sp,16
 4003f38:	003d9406 	br	400358c <__reset+0xfa81358c>
 4003f3c:	01010074 	movhi	r4,1025
 4003f40:	21139484 	addi	r4,r4,20050
 4003f44:	d9002b15 	stw	r4,172(sp)
 4003f48:	d9002b17 	ldw	r4,172(sp)
 4003f4c:	1c47883a 	add	r3,r3,r17
 4003f50:	10800044 	addi	r2,r2,1
 4003f54:	41000015 	stw	r4,0(r8)
 4003f58:	44400115 	stw	r17,4(r8)
 4003f5c:	d8c02015 	stw	r3,128(sp)
 4003f60:	d8801f15 	stw	r2,124(sp)
 4003f64:	010001c4 	movi	r4,7
 4003f68:	20bfd716 	blt	r4,r2,4003ec8 <__reset+0xfa813ec8>
 4003f6c:	42000204 	addi	r8,r8,8
 4003f70:	003fdd06 	br	4003ee8 <__reset+0xfa813ee8>
 4003f74:	d9002c17 	ldw	r4,176(sp)
 4003f78:	d9801e04 	addi	r6,sp,120
 4003f7c:	b80b883a 	mov	r5,r23
 4003f80:	40097e80 	call	40097e8 <__sprint_r>
 4003f84:	1039ed1e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4003f88:	d8802617 	ldw	r2,152(sp)
 4003f8c:	d8c02017 	ldw	r3,128(sp)
 4003f90:	da000404 	addi	r8,sp,16
 4003f94:	003e1006 	br	40037d8 <__reset+0xfa8137d8>
 4003f98:	00800044 	movi	r2,1
 4003f9c:	10803fcc 	andi	r2,r2,255
 4003fa0:	00c00044 	movi	r3,1
 4003fa4:	10fa3526 	beq	r2,r3,400287c <__reset+0xfa81287c>
 4003fa8:	00c00084 	movi	r3,2
 4003fac:	10fbcb26 	beq	r2,r3,4002edc <__reset+0xfa812edc>
 4003fb0:	003a8f06 	br	40029f0 <__reset+0xfa8129f0>
 4003fb4:	01010074 	movhi	r4,1025
 4003fb8:	21139884 	addi	r4,r4,20066
 4003fbc:	d9003515 	stw	r4,212(sp)
 4003fc0:	003b7606 	br	4002d9c <__reset+0xfa812d9c>
 4003fc4:	d8802917 	ldw	r2,164(sp)
 4003fc8:	00c00184 	movi	r3,6
 4003fcc:	1880012e 	bgeu	r3,r2,4003fd4 <___vfprintf_internal_r+0x1ca0>
 4003fd0:	1805883a 	mov	r2,r3
 4003fd4:	d8802e15 	stw	r2,184(sp)
 4003fd8:	1000ef16 	blt	r2,zero,4004398 <___vfprintf_internal_r+0x2064>
 4003fdc:	04010074 	movhi	r16,1025
 4003fe0:	d8802a15 	stw	r2,168(sp)
 4003fe4:	dcc02d15 	stw	r19,180(sp)
 4003fe8:	d8002915 	stw	zero,164(sp)
 4003fec:	d8003215 	stw	zero,200(sp)
 4003ff0:	84139204 	addi	r16,r16,20040
 4003ff4:	0039883a 	mov	fp,zero
 4003ff8:	003aa206 	br	4002a84 <__reset+0xfa812a84>
 4003ffc:	0021883a 	mov	r16,zero
 4004000:	003e0706 	br	4003820 <__reset+0xfa813820>
 4004004:	d9002c17 	ldw	r4,176(sp)
 4004008:	d9801e04 	addi	r6,sp,120
 400400c:	b80b883a 	mov	r5,r23
 4004010:	40097e80 	call	40097e8 <__sprint_r>
 4004014:	1039c91e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 4004018:	d8802617 	ldw	r2,152(sp)
 400401c:	d9403317 	ldw	r5,204(sp)
 4004020:	d8c02017 	ldw	r3,128(sp)
 4004024:	da000404 	addi	r8,sp,16
 4004028:	2885c83a 	sub	r2,r5,r2
 400402c:	003dfb06 	br	400381c <__reset+0xfa81381c>
 4004030:	9080004c 	andi	r2,r18,1
 4004034:	103e8f1e 	bne	r2,zero,4003a74 <__reset+0xfa813a74>
 4004038:	d8802117 	ldw	r2,132(sp)
 400403c:	003e9e06 	br	4003ab8 <__reset+0xfa813ab8>
 4004040:	1025883a 	mov	r18,r2
 4004044:	0039883a 	mov	fp,zero
 4004048:	00800084 	movi	r2,2
 400404c:	003fd306 	br	4003f9c <__reset+0xfa813f9c>
 4004050:	07000b44 	movi	fp,45
 4004054:	df002785 	stb	fp,158(sp)
 4004058:	003a4006 	br	400295c <__reset+0xfa81295c>
 400405c:	00c00b44 	movi	r3,45
 4004060:	d8c02785 	stb	r3,158(sp)
 4004064:	d8802a15 	stw	r2,168(sp)
 4004068:	dc802b17 	ldw	r18,172(sp)
 400406c:	d8002915 	stw	zero,164(sp)
 4004070:	07000b44 	movi	fp,45
 4004074:	003a8006 	br	4002a78 <__reset+0xfa812a78>
 4004078:	04010074 	movhi	r16,1025
 400407c:	84138704 	addi	r16,r16,19996
 4004080:	003f4706 	br	4003da0 <__reset+0xfa813da0>
 4004084:	d8c02d17 	ldw	r3,180(sp)
 4004088:	d9002f17 	ldw	r4,188(sp)
 400408c:	18800017 	ldw	r2,0(r3)
 4004090:	18c00104 	addi	r3,r3,4
 4004094:	d8c02d15 	stw	r3,180(sp)
 4004098:	11000015 	stw	r4,0(r2)
 400409c:	0038dd06 	br	4002414 <__reset+0xfa812414>
 40040a0:	dd802617 	ldw	r22,152(sp)
 40040a4:	00bfff44 	movi	r2,-3
 40040a8:	b0801c16 	blt	r22,r2,400411c <___vfprintf_internal_r+0x1de8>
 40040ac:	d9402917 	ldw	r5,164(sp)
 40040b0:	2d801a16 	blt	r5,r22,400411c <___vfprintf_internal_r+0x1de8>
 40040b4:	dd803215 	stw	r22,200(sp)
 40040b8:	003e8906 	br	4003ae0 <__reset+0xfa813ae0>
 40040bc:	01010074 	movhi	r4,1025
 40040c0:	21139484 	addi	r4,r4,20050
 40040c4:	d9002b15 	stw	r4,172(sp)
 40040c8:	003c9106 	br	4003310 <__reset+0xfa813310>
 40040cc:	e005883a 	mov	r2,fp
 40040d0:	003e7906 	br	4003ab8 <__reset+0xfa813ab8>
 40040d4:	d9402917 	ldw	r5,164(sp)
 40040d8:	df002783 	ldbu	fp,158(sp)
 40040dc:	dcc02d15 	stw	r19,180(sp)
 40040e0:	d9402a15 	stw	r5,168(sp)
 40040e4:	d9402e15 	stw	r5,184(sp)
 40040e8:	d8002915 	stw	zero,164(sp)
 40040ec:	d8003215 	stw	zero,200(sp)
 40040f0:	003a5d06 	br	4002a68 <__reset+0xfa812a68>
 40040f4:	9080004c 	andi	r2,r18,1
 40040f8:	0039883a 	mov	fp,zero
 40040fc:	10000426 	beq	r2,zero,4004110 <___vfprintf_internal_r+0x1ddc>
 4004100:	00800c04 	movi	r2,48
 4004104:	dc001dc4 	addi	r16,sp,119
 4004108:	d8801dc5 	stb	r2,119(sp)
 400410c:	003b8006 	br	4002f10 <__reset+0xfa812f10>
 4004110:	d8002e15 	stw	zero,184(sp)
 4004114:	dc001e04 	addi	r16,sp,120
 4004118:	003a4d06 	br	4002a50 <__reset+0xfa812a50>
 400411c:	8c7fff84 	addi	r17,r17,-2
 4004120:	b5bfffc4 	addi	r22,r22,-1
 4004124:	dd802615 	stw	r22,152(sp)
 4004128:	dc4022c5 	stb	r17,139(sp)
 400412c:	b000bf16 	blt	r22,zero,400442c <___vfprintf_internal_r+0x20f8>
 4004130:	00800ac4 	movi	r2,43
 4004134:	d8802305 	stb	r2,140(sp)
 4004138:	00800244 	movi	r2,9
 400413c:	15807016 	blt	r2,r22,4004300 <___vfprintf_internal_r+0x1fcc>
 4004140:	00800c04 	movi	r2,48
 4004144:	b5800c04 	addi	r22,r22,48
 4004148:	d8802345 	stb	r2,141(sp)
 400414c:	dd802385 	stb	r22,142(sp)
 4004150:	d88023c4 	addi	r2,sp,143
 4004154:	df0022c4 	addi	fp,sp,139
 4004158:	d8c03317 	ldw	r3,204(sp)
 400415c:	1739c83a 	sub	fp,r2,fp
 4004160:	d9003317 	ldw	r4,204(sp)
 4004164:	e0c7883a 	add	r3,fp,r3
 4004168:	df003a15 	stw	fp,232(sp)
 400416c:	d8c02e15 	stw	r3,184(sp)
 4004170:	00800044 	movi	r2,1
 4004174:	1100b30e 	bge	r2,r4,4004444 <___vfprintf_internal_r+0x2110>
 4004178:	d8c02e17 	ldw	r3,184(sp)
 400417c:	18c00044 	addi	r3,r3,1
 4004180:	d8c02e15 	stw	r3,184(sp)
 4004184:	1805883a 	mov	r2,r3
 4004188:	1800ac16 	blt	r3,zero,400443c <___vfprintf_internal_r+0x2108>
 400418c:	d8003215 	stw	zero,200(sp)
 4004190:	003e5d06 	br	4003b08 <__reset+0xfa813b08>
 4004194:	d9002c17 	ldw	r4,176(sp)
 4004198:	d9801e04 	addi	r6,sp,120
 400419c:	b80b883a 	mov	r5,r23
 40041a0:	40097e80 	call	40097e8 <__sprint_r>
 40041a4:	1039651e 	bne	r2,zero,400273c <__reset+0xfa81273c>
 40041a8:	dc402617 	ldw	r17,152(sp)
 40041ac:	d8c02017 	ldw	r3,128(sp)
 40041b0:	d8801f17 	ldw	r2,124(sp)
 40041b4:	da000404 	addi	r8,sp,16
 40041b8:	003ed606 	br	4003d14 <__reset+0xfa813d14>
 40041bc:	582b883a 	mov	r21,r11
 40041c0:	d8002915 	stw	zero,164(sp)
 40041c4:	0038bd06 	br	40024bc <__reset+0xfa8124bc>
 40041c8:	d8802917 	ldw	r2,164(sp)
 40041cc:	103e071e 	bne	r2,zero,40039ec <__reset+0xfa8139ec>
 40041d0:	dc002915 	stw	r16,164(sp)
 40041d4:	003e0506 	br	40039ec <__reset+0xfa8139ec>
 40041d8:	d9002917 	ldw	r4,164(sp)
 40041dc:	20c00044 	addi	r3,r4,1
 40041e0:	003e0f06 	br	4003a20 <__reset+0xfa813a20>
 40041e4:	01400184 	movi	r5,6
 40041e8:	d9402915 	stw	r5,164(sp)
 40041ec:	003dff06 	br	40039ec <__reset+0xfa8139ec>
 40041f0:	d8802104 	addi	r2,sp,132
 40041f4:	d8800315 	stw	r2,12(sp)
 40041f8:	d8802504 	addi	r2,sp,148
 40041fc:	d8800215 	stw	r2,8(sp)
 4004200:	d8802604 	addi	r2,sp,152
 4004204:	d8800115 	stw	r2,4(sp)
 4004208:	d8802917 	ldw	r2,164(sp)
 400420c:	d9403617 	ldw	r5,216(sp)
 4004210:	d9002c17 	ldw	r4,176(sp)
 4004214:	d8800015 	stw	r2,0(sp)
 4004218:	01c000c4 	movi	r7,3
 400421c:	980d883a 	mov	r6,r19
 4004220:	da003d15 	stw	r8,244(sp)
 4004224:	40049580 	call	4004958 <_dtoa_r>
 4004228:	d8c02917 	ldw	r3,164(sp)
 400422c:	da003d17 	ldw	r8,244(sp)
 4004230:	1021883a 	mov	r16,r2
 4004234:	10f9883a 	add	fp,r2,r3
 4004238:	81000007 	ldb	r4,0(r16)
 400423c:	00800c04 	movi	r2,48
 4004240:	20805e26 	beq	r4,r2,40043bc <___vfprintf_internal_r+0x2088>
 4004244:	d8c02617 	ldw	r3,152(sp)
 4004248:	e0f9883a 	add	fp,fp,r3
 400424c:	003e0a06 	br	4003a78 <__reset+0xfa813a78>
 4004250:	00c00b44 	movi	r3,45
 4004254:	24e0003c 	xorhi	r19,r4,32768
 4004258:	d8c02a05 	stb	r3,168(sp)
 400425c:	003de906 	br	4003a04 <__reset+0xfa813a04>
 4004260:	d8c03217 	ldw	r3,200(sp)
 4004264:	00c07a0e 	bge	zero,r3,4004450 <___vfprintf_internal_r+0x211c>
 4004268:	00800044 	movi	r2,1
 400426c:	d9003317 	ldw	r4,204(sp)
 4004270:	1105883a 	add	r2,r2,r4
 4004274:	d8802e15 	stw	r2,184(sp)
 4004278:	10004e16 	blt	r2,zero,40043b4 <___vfprintf_internal_r+0x2080>
 400427c:	044019c4 	movi	r17,103
 4004280:	003e2106 	br	4003b08 <__reset+0xfa813b08>
 4004284:	d9002917 	ldw	r4,164(sp)
 4004288:	d8802104 	addi	r2,sp,132
 400428c:	d8800315 	stw	r2,12(sp)
 4004290:	d9000015 	stw	r4,0(sp)
 4004294:	d8802504 	addi	r2,sp,148
 4004298:	d9403617 	ldw	r5,216(sp)
 400429c:	d9002c17 	ldw	r4,176(sp)
 40042a0:	d8800215 	stw	r2,8(sp)
 40042a4:	d8802604 	addi	r2,sp,152
 40042a8:	d8800115 	stw	r2,4(sp)
 40042ac:	01c000c4 	movi	r7,3
 40042b0:	980d883a 	mov	r6,r19
 40042b4:	da003d15 	stw	r8,244(sp)
 40042b8:	40049580 	call	4004958 <_dtoa_r>
 40042bc:	d8c02917 	ldw	r3,164(sp)
 40042c0:	da003d17 	ldw	r8,244(sp)
 40042c4:	1021883a 	mov	r16,r2
 40042c8:	00801184 	movi	r2,70
 40042cc:	80f9883a 	add	fp,r16,r3
 40042d0:	88bfd926 	beq	r17,r2,4004238 <__reset+0xfa814238>
 40042d4:	003de806 	br	4003a78 <__reset+0xfa813a78>
 40042d8:	d9002917 	ldw	r4,164(sp)
 40042dc:	00c04d0e 	bge	zero,r3,4004414 <___vfprintf_internal_r+0x20e0>
 40042e0:	2000441e 	bne	r4,zero,40043f4 <___vfprintf_internal_r+0x20c0>
 40042e4:	9480004c 	andi	r18,r18,1
 40042e8:	9000421e 	bne	r18,zero,40043f4 <___vfprintf_internal_r+0x20c0>
 40042ec:	1805883a 	mov	r2,r3
 40042f0:	18007016 	blt	r3,zero,40044b4 <___vfprintf_internal_r+0x2180>
 40042f4:	d8c03217 	ldw	r3,200(sp)
 40042f8:	d8c02e15 	stw	r3,184(sp)
 40042fc:	003e0206 	br	4003b08 <__reset+0xfa813b08>
 4004300:	df0022c4 	addi	fp,sp,139
 4004304:	dc002915 	stw	r16,164(sp)
 4004308:	4027883a 	mov	r19,r8
 400430c:	e021883a 	mov	r16,fp
 4004310:	b009883a 	mov	r4,r22
 4004314:	01400284 	movi	r5,10
 4004318:	400c19c0 	call	400c19c <__modsi3>
 400431c:	10800c04 	addi	r2,r2,48
 4004320:	843fffc4 	addi	r16,r16,-1
 4004324:	b009883a 	mov	r4,r22
 4004328:	01400284 	movi	r5,10
 400432c:	80800005 	stb	r2,0(r16)
 4004330:	400c1180 	call	400c118 <__divsi3>
 4004334:	102d883a 	mov	r22,r2
 4004338:	00800244 	movi	r2,9
 400433c:	15bff416 	blt	r2,r22,4004310 <__reset+0xfa814310>
 4004340:	9811883a 	mov	r8,r19
 4004344:	b0800c04 	addi	r2,r22,48
 4004348:	8027883a 	mov	r19,r16
 400434c:	997fffc4 	addi	r5,r19,-1
 4004350:	98bfffc5 	stb	r2,-1(r19)
 4004354:	dc002917 	ldw	r16,164(sp)
 4004358:	2f006a2e 	bgeu	r5,fp,4004504 <___vfprintf_internal_r+0x21d0>
 400435c:	d9c02384 	addi	r7,sp,142
 4004360:	3ccfc83a 	sub	r7,r7,r19
 4004364:	d9002344 	addi	r4,sp,141
 4004368:	e1cf883a 	add	r7,fp,r7
 400436c:	00000106 	br	4004374 <___vfprintf_internal_r+0x2040>
 4004370:	28800003 	ldbu	r2,0(r5)
 4004374:	20800005 	stb	r2,0(r4)
 4004378:	21000044 	addi	r4,r4,1
 400437c:	29400044 	addi	r5,r5,1
 4004380:	393ffb1e 	bne	r7,r4,4004370 <__reset+0xfa814370>
 4004384:	d8802304 	addi	r2,sp,140
 4004388:	14c5c83a 	sub	r2,r2,r19
 400438c:	d8c02344 	addi	r3,sp,141
 4004390:	1885883a 	add	r2,r3,r2
 4004394:	003f7006 	br	4004158 <__reset+0xfa814158>
 4004398:	0005883a 	mov	r2,zero
 400439c:	003f0f06 	br	4003fdc <__reset+0xfa813fdc>
 40043a0:	d8c03217 	ldw	r3,200(sp)
 40043a4:	18c00044 	addi	r3,r3,1
 40043a8:	d8c02e15 	stw	r3,184(sp)
 40043ac:	1805883a 	mov	r2,r3
 40043b0:	183fb20e 	bge	r3,zero,400427c <__reset+0xfa81427c>
 40043b4:	0005883a 	mov	r2,zero
 40043b8:	003fb006 	br	400427c <__reset+0xfa81427c>
 40043bc:	d9003617 	ldw	r4,216(sp)
 40043c0:	000d883a 	mov	r6,zero
 40043c4:	000f883a 	mov	r7,zero
 40043c8:	980b883a 	mov	r5,r19
 40043cc:	d8c03c15 	stw	r3,240(sp)
 40043d0:	da003d15 	stw	r8,244(sp)
 40043d4:	400d4600 	call	400d460 <__eqdf2>
 40043d8:	d8c03c17 	ldw	r3,240(sp)
 40043dc:	da003d17 	ldw	r8,244(sp)
 40043e0:	103f9826 	beq	r2,zero,4004244 <__reset+0xfa814244>
 40043e4:	00800044 	movi	r2,1
 40043e8:	10c7c83a 	sub	r3,r2,r3
 40043ec:	d8c02615 	stw	r3,152(sp)
 40043f0:	003f9506 	br	4004248 <__reset+0xfa814248>
 40043f4:	d9002917 	ldw	r4,164(sp)
 40043f8:	d8c03217 	ldw	r3,200(sp)
 40043fc:	20800044 	addi	r2,r4,1
 4004400:	1885883a 	add	r2,r3,r2
 4004404:	d8802e15 	stw	r2,184(sp)
 4004408:	103dbf0e 	bge	r2,zero,4003b08 <__reset+0xfa813b08>
 400440c:	0005883a 	mov	r2,zero
 4004410:	003dbd06 	br	4003b08 <__reset+0xfa813b08>
 4004414:	2000211e 	bne	r4,zero,400449c <___vfprintf_internal_r+0x2168>
 4004418:	9480004c 	andi	r18,r18,1
 400441c:	90001f1e 	bne	r18,zero,400449c <___vfprintf_internal_r+0x2168>
 4004420:	00800044 	movi	r2,1
 4004424:	d8802e15 	stw	r2,184(sp)
 4004428:	003db706 	br	4003b08 <__reset+0xfa813b08>
 400442c:	00800b44 	movi	r2,45
 4004430:	05adc83a 	sub	r22,zero,r22
 4004434:	d8802305 	stb	r2,140(sp)
 4004438:	003f3f06 	br	4004138 <__reset+0xfa814138>
 400443c:	0005883a 	mov	r2,zero
 4004440:	003f5206 	br	400418c <__reset+0xfa81418c>
 4004444:	90a4703a 	and	r18,r18,r2
 4004448:	903f4e26 	beq	r18,zero,4004184 <__reset+0xfa814184>
 400444c:	003f4a06 	br	4004178 <__reset+0xfa814178>
 4004450:	00800084 	movi	r2,2
 4004454:	10c5c83a 	sub	r2,r2,r3
 4004458:	003f8406 	br	400426c <__reset+0xfa81426c>
 400445c:	d8802d17 	ldw	r2,180(sp)
 4004460:	d9002d17 	ldw	r4,180(sp)
 4004464:	ac400043 	ldbu	r17,1(r21)
 4004468:	10800017 	ldw	r2,0(r2)
 400446c:	582b883a 	mov	r21,r11
 4004470:	d8802915 	stw	r2,164(sp)
 4004474:	20800104 	addi	r2,r4,4
 4004478:	d9002917 	ldw	r4,164(sp)
 400447c:	d8802d15 	stw	r2,180(sp)
 4004480:	203e7a0e 	bge	r4,zero,4003e6c <__reset+0xfa813e6c>
 4004484:	8c403fcc 	andi	r17,r17,255
 4004488:	00bfffc4 	movi	r2,-1
 400448c:	8c40201c 	xori	r17,r17,128
 4004490:	d8802915 	stw	r2,164(sp)
 4004494:	8c7fe004 	addi	r17,r17,-128
 4004498:	00380706 	br	40024b8 <__reset+0xfa8124b8>
 400449c:	d8c02917 	ldw	r3,164(sp)
 40044a0:	18c00084 	addi	r3,r3,2
 40044a4:	d8c02e15 	stw	r3,184(sp)
 40044a8:	1805883a 	mov	r2,r3
 40044ac:	183d960e 	bge	r3,zero,4003b08 <__reset+0xfa813b08>
 40044b0:	003fd606 	br	400440c <__reset+0xfa81440c>
 40044b4:	0005883a 	mov	r2,zero
 40044b8:	003f8e06 	br	40042f4 <__reset+0xfa8142f4>
 40044bc:	9080004c 	andi	r2,r18,1
 40044c0:	103f811e 	bne	r2,zero,40042c8 <__reset+0xfa8142c8>
 40044c4:	d8802117 	ldw	r2,132(sp)
 40044c8:	1405c83a 	sub	r2,r2,r16
 40044cc:	d8803315 	stw	r2,204(sp)
 40044d0:	b47ef326 	beq	r22,r17,40040a0 <__reset+0xfa8140a0>
 40044d4:	dd802617 	ldw	r22,152(sp)
 40044d8:	003f1106 	br	4004120 <__reset+0xfa814120>
 40044dc:	d9c02785 	stb	r7,158(sp)
 40044e0:	00390406 	br	40028f4 <__reset+0xfa8128f4>
 40044e4:	d9c02785 	stb	r7,158(sp)
 40044e8:	0038d306 	br	4002838 <__reset+0xfa812838>
 40044ec:	d9c02785 	stb	r7,158(sp)
 40044f0:	003a6106 	br	4002e78 <__reset+0xfa812e78>
 40044f4:	d9c02785 	stb	r7,158(sp)
 40044f8:	003af806 	br	40030dc <__reset+0xfa8130dc>
 40044fc:	0005883a 	mov	r2,zero
 4004500:	003d7e06 	br	4003afc <__reset+0xfa813afc>
 4004504:	d8802344 	addi	r2,sp,141
 4004508:	003f1306 	br	4004158 <__reset+0xfa814158>
 400450c:	d9c02785 	stb	r7,158(sp)
 4004510:	00392306 	br	40029a0 <__reset+0xfa8129a0>
 4004514:	d9c02785 	stb	r7,158(sp)
 4004518:	003aa906 	br	4002fc0 <__reset+0xfa812fc0>
 400451c:	d9c02785 	stb	r7,158(sp)
 4004520:	003a3d06 	br	4002e18 <__reset+0xfa812e18>
 4004524:	d9c02785 	stb	r7,158(sp)
 4004528:	003aca06 	br	4003054 <__reset+0xfa813054>

0400452c <__vfprintf_internal>:
 400452c:	00810074 	movhi	r2,1025
 4004530:	109c0f04 	addi	r2,r2,28732
 4004534:	300f883a 	mov	r7,r6
 4004538:	280d883a 	mov	r6,r5
 400453c:	200b883a 	mov	r5,r4
 4004540:	11000017 	ldw	r4,0(r2)
 4004544:	40023341 	jmpi	4002334 <___vfprintf_internal_r>

04004548 <__sbprintf>:
 4004548:	2880030b 	ldhu	r2,12(r5)
 400454c:	2ac01917 	ldw	r11,100(r5)
 4004550:	2a80038b 	ldhu	r10,14(r5)
 4004554:	2a400717 	ldw	r9,28(r5)
 4004558:	2a000917 	ldw	r8,36(r5)
 400455c:	defee204 	addi	sp,sp,-1144
 4004560:	00c10004 	movi	r3,1024
 4004564:	dc011a15 	stw	r16,1128(sp)
 4004568:	10bfff4c 	andi	r2,r2,65533
 400456c:	2821883a 	mov	r16,r5
 4004570:	d8cb883a 	add	r5,sp,r3
 4004574:	dc811c15 	stw	r18,1136(sp)
 4004578:	dc411b15 	stw	r17,1132(sp)
 400457c:	dfc11d15 	stw	ra,1140(sp)
 4004580:	2025883a 	mov	r18,r4
 4004584:	d881030d 	sth	r2,1036(sp)
 4004588:	dac11915 	stw	r11,1124(sp)
 400458c:	da81038d 	sth	r10,1038(sp)
 4004590:	da410715 	stw	r9,1052(sp)
 4004594:	da010915 	stw	r8,1060(sp)
 4004598:	dec10015 	stw	sp,1024(sp)
 400459c:	dec10415 	stw	sp,1040(sp)
 40045a0:	d8c10215 	stw	r3,1032(sp)
 40045a4:	d8c10515 	stw	r3,1044(sp)
 40045a8:	d8010615 	stw	zero,1048(sp)
 40045ac:	40023340 	call	4002334 <___vfprintf_internal_r>
 40045b0:	1023883a 	mov	r17,r2
 40045b4:	10000416 	blt	r2,zero,40045c8 <__sbprintf+0x80>
 40045b8:	d9410004 	addi	r5,sp,1024
 40045bc:	9009883a 	mov	r4,r18
 40045c0:	40061fc0 	call	40061fc <_fflush_r>
 40045c4:	10000d1e 	bne	r2,zero,40045fc <__sbprintf+0xb4>
 40045c8:	d881030b 	ldhu	r2,1036(sp)
 40045cc:	1080100c 	andi	r2,r2,64
 40045d0:	10000326 	beq	r2,zero,40045e0 <__sbprintf+0x98>
 40045d4:	8080030b 	ldhu	r2,12(r16)
 40045d8:	10801014 	ori	r2,r2,64
 40045dc:	8080030d 	sth	r2,12(r16)
 40045e0:	8805883a 	mov	r2,r17
 40045e4:	dfc11d17 	ldw	ra,1140(sp)
 40045e8:	dc811c17 	ldw	r18,1136(sp)
 40045ec:	dc411b17 	ldw	r17,1132(sp)
 40045f0:	dc011a17 	ldw	r16,1128(sp)
 40045f4:	dec11e04 	addi	sp,sp,1144
 40045f8:	f800283a 	ret
 40045fc:	047fffc4 	movi	r17,-1
 4004600:	003ff106 	br	40045c8 <__reset+0xfa8145c8>

04004604 <__swsetup_r>:
 4004604:	00810074 	movhi	r2,1025
 4004608:	defffd04 	addi	sp,sp,-12
 400460c:	109c0f04 	addi	r2,r2,28732
 4004610:	dc400115 	stw	r17,4(sp)
 4004614:	2023883a 	mov	r17,r4
 4004618:	11000017 	ldw	r4,0(r2)
 400461c:	dc000015 	stw	r16,0(sp)
 4004620:	dfc00215 	stw	ra,8(sp)
 4004624:	2821883a 	mov	r16,r5
 4004628:	20000226 	beq	r4,zero,4004634 <__swsetup_r+0x30>
 400462c:	20800e17 	ldw	r2,56(r4)
 4004630:	10003126 	beq	r2,zero,40046f8 <__swsetup_r+0xf4>
 4004634:	8080030b 	ldhu	r2,12(r16)
 4004638:	10c0020c 	andi	r3,r2,8
 400463c:	1009883a 	mov	r4,r2
 4004640:	18000f26 	beq	r3,zero,4004680 <__swsetup_r+0x7c>
 4004644:	80c00417 	ldw	r3,16(r16)
 4004648:	18001526 	beq	r3,zero,40046a0 <__swsetup_r+0x9c>
 400464c:	1100004c 	andi	r4,r2,1
 4004650:	20001c1e 	bne	r4,zero,40046c4 <__swsetup_r+0xc0>
 4004654:	1080008c 	andi	r2,r2,2
 4004658:	1000291e 	bne	r2,zero,4004700 <__swsetup_r+0xfc>
 400465c:	80800517 	ldw	r2,20(r16)
 4004660:	80800215 	stw	r2,8(r16)
 4004664:	18001c26 	beq	r3,zero,40046d8 <__swsetup_r+0xd4>
 4004668:	0005883a 	mov	r2,zero
 400466c:	dfc00217 	ldw	ra,8(sp)
 4004670:	dc400117 	ldw	r17,4(sp)
 4004674:	dc000017 	ldw	r16,0(sp)
 4004678:	dec00304 	addi	sp,sp,12
 400467c:	f800283a 	ret
 4004680:	2080040c 	andi	r2,r4,16
 4004684:	10002e26 	beq	r2,zero,4004740 <__swsetup_r+0x13c>
 4004688:	2080010c 	andi	r2,r4,4
 400468c:	10001e1e 	bne	r2,zero,4004708 <__swsetup_r+0x104>
 4004690:	80c00417 	ldw	r3,16(r16)
 4004694:	20800214 	ori	r2,r4,8
 4004698:	8080030d 	sth	r2,12(r16)
 400469c:	183feb1e 	bne	r3,zero,400464c <__reset+0xfa81464c>
 40046a0:	1100a00c 	andi	r4,r2,640
 40046a4:	01408004 	movi	r5,512
 40046a8:	217fe826 	beq	r4,r5,400464c <__reset+0xfa81464c>
 40046ac:	800b883a 	mov	r5,r16
 40046b0:	8809883a 	mov	r4,r17
 40046b4:	400717c0 	call	400717c <__smakebuf_r>
 40046b8:	8080030b 	ldhu	r2,12(r16)
 40046bc:	80c00417 	ldw	r3,16(r16)
 40046c0:	003fe206 	br	400464c <__reset+0xfa81464c>
 40046c4:	80800517 	ldw	r2,20(r16)
 40046c8:	80000215 	stw	zero,8(r16)
 40046cc:	0085c83a 	sub	r2,zero,r2
 40046d0:	80800615 	stw	r2,24(r16)
 40046d4:	183fe41e 	bne	r3,zero,4004668 <__reset+0xfa814668>
 40046d8:	80c0030b 	ldhu	r3,12(r16)
 40046dc:	0005883a 	mov	r2,zero
 40046e0:	1900200c 	andi	r4,r3,128
 40046e4:	203fe126 	beq	r4,zero,400466c <__reset+0xfa81466c>
 40046e8:	18c01014 	ori	r3,r3,64
 40046ec:	80c0030d 	sth	r3,12(r16)
 40046f0:	00bfffc4 	movi	r2,-1
 40046f4:	003fdd06 	br	400466c <__reset+0xfa81466c>
 40046f8:	40065d80 	call	40065d8 <__sinit>
 40046fc:	003fcd06 	br	4004634 <__reset+0xfa814634>
 4004700:	0005883a 	mov	r2,zero
 4004704:	003fd606 	br	4004660 <__reset+0xfa814660>
 4004708:	81400c17 	ldw	r5,48(r16)
 400470c:	28000626 	beq	r5,zero,4004728 <__swsetup_r+0x124>
 4004710:	80801004 	addi	r2,r16,64
 4004714:	28800326 	beq	r5,r2,4004724 <__swsetup_r+0x120>
 4004718:	8809883a 	mov	r4,r17
 400471c:	400674c0 	call	400674c <_free_r>
 4004720:	8100030b 	ldhu	r4,12(r16)
 4004724:	80000c15 	stw	zero,48(r16)
 4004728:	80c00417 	ldw	r3,16(r16)
 400472c:	00bff6c4 	movi	r2,-37
 4004730:	1108703a 	and	r4,r2,r4
 4004734:	80000115 	stw	zero,4(r16)
 4004738:	80c00015 	stw	r3,0(r16)
 400473c:	003fd506 	br	4004694 <__reset+0xfa814694>
 4004740:	00800244 	movi	r2,9
 4004744:	88800015 	stw	r2,0(r17)
 4004748:	20801014 	ori	r2,r4,64
 400474c:	8080030d 	sth	r2,12(r16)
 4004750:	00bfffc4 	movi	r2,-1
 4004754:	003fc506 	br	400466c <__reset+0xfa81466c>

04004758 <quorem>:
 4004758:	defff704 	addi	sp,sp,-36
 400475c:	dc800215 	stw	r18,8(sp)
 4004760:	20800417 	ldw	r2,16(r4)
 4004764:	2c800417 	ldw	r18,16(r5)
 4004768:	dfc00815 	stw	ra,32(sp)
 400476c:	ddc00715 	stw	r23,28(sp)
 4004770:	dd800615 	stw	r22,24(sp)
 4004774:	dd400515 	stw	r21,20(sp)
 4004778:	dd000415 	stw	r20,16(sp)
 400477c:	dcc00315 	stw	r19,12(sp)
 4004780:	dc400115 	stw	r17,4(sp)
 4004784:	dc000015 	stw	r16,0(sp)
 4004788:	14807116 	blt	r2,r18,4004950 <quorem+0x1f8>
 400478c:	94bfffc4 	addi	r18,r18,-1
 4004790:	94ad883a 	add	r22,r18,r18
 4004794:	b5ad883a 	add	r22,r22,r22
 4004798:	2c400504 	addi	r17,r5,20
 400479c:	8da9883a 	add	r20,r17,r22
 40047a0:	25400504 	addi	r21,r4,20
 40047a4:	282f883a 	mov	r23,r5
 40047a8:	adad883a 	add	r22,r21,r22
 40047ac:	a1400017 	ldw	r5,0(r20)
 40047b0:	2021883a 	mov	r16,r4
 40047b4:	b1000017 	ldw	r4,0(r22)
 40047b8:	29400044 	addi	r5,r5,1
 40047bc:	400c2100 	call	400c210 <__udivsi3>
 40047c0:	1027883a 	mov	r19,r2
 40047c4:	10002c26 	beq	r2,zero,4004878 <quorem+0x120>
 40047c8:	a813883a 	mov	r9,r21
 40047cc:	880b883a 	mov	r5,r17
 40047d0:	0009883a 	mov	r4,zero
 40047d4:	000d883a 	mov	r6,zero
 40047d8:	2a000017 	ldw	r8,0(r5)
 40047dc:	49c00017 	ldw	r7,0(r9)
 40047e0:	29400104 	addi	r5,r5,4
 40047e4:	40bfffcc 	andi	r2,r8,65535
 40047e8:	14c5383a 	mul	r2,r2,r19
 40047ec:	4010d43a 	srli	r8,r8,16
 40047f0:	38ffffcc 	andi	r3,r7,65535
 40047f4:	1105883a 	add	r2,r2,r4
 40047f8:	1008d43a 	srli	r4,r2,16
 40047fc:	44d1383a 	mul	r8,r8,r19
 4004800:	198d883a 	add	r6,r3,r6
 4004804:	10ffffcc 	andi	r3,r2,65535
 4004808:	30c7c83a 	sub	r3,r6,r3
 400480c:	380ed43a 	srli	r7,r7,16
 4004810:	4105883a 	add	r2,r8,r4
 4004814:	180dd43a 	srai	r6,r3,16
 4004818:	113fffcc 	andi	r4,r2,65535
 400481c:	390fc83a 	sub	r7,r7,r4
 4004820:	398d883a 	add	r6,r7,r6
 4004824:	300e943a 	slli	r7,r6,16
 4004828:	18ffffcc 	andi	r3,r3,65535
 400482c:	1008d43a 	srli	r4,r2,16
 4004830:	38ceb03a 	or	r7,r7,r3
 4004834:	49c00015 	stw	r7,0(r9)
 4004838:	300dd43a 	srai	r6,r6,16
 400483c:	4a400104 	addi	r9,r9,4
 4004840:	a17fe52e 	bgeu	r20,r5,40047d8 <__reset+0xfa8147d8>
 4004844:	b0800017 	ldw	r2,0(r22)
 4004848:	10000b1e 	bne	r2,zero,4004878 <quorem+0x120>
 400484c:	b0bfff04 	addi	r2,r22,-4
 4004850:	a880082e 	bgeu	r21,r2,4004874 <quorem+0x11c>
 4004854:	b0ffff17 	ldw	r3,-4(r22)
 4004858:	18000326 	beq	r3,zero,4004868 <quorem+0x110>
 400485c:	00000506 	br	4004874 <quorem+0x11c>
 4004860:	10c00017 	ldw	r3,0(r2)
 4004864:	1800031e 	bne	r3,zero,4004874 <quorem+0x11c>
 4004868:	10bfff04 	addi	r2,r2,-4
 400486c:	94bfffc4 	addi	r18,r18,-1
 4004870:	a8bffb36 	bltu	r21,r2,4004860 <__reset+0xfa814860>
 4004874:	84800415 	stw	r18,16(r16)
 4004878:	b80b883a 	mov	r5,r23
 400487c:	8009883a 	mov	r4,r16
 4004880:	40087740 	call	4008774 <__mcmp>
 4004884:	10002616 	blt	r2,zero,4004920 <quorem+0x1c8>
 4004888:	9cc00044 	addi	r19,r19,1
 400488c:	a805883a 	mov	r2,r21
 4004890:	000b883a 	mov	r5,zero
 4004894:	11000017 	ldw	r4,0(r2)
 4004898:	89800017 	ldw	r6,0(r17)
 400489c:	10800104 	addi	r2,r2,4
 40048a0:	20ffffcc 	andi	r3,r4,65535
 40048a4:	194b883a 	add	r5,r3,r5
 40048a8:	30ffffcc 	andi	r3,r6,65535
 40048ac:	28c7c83a 	sub	r3,r5,r3
 40048b0:	300cd43a 	srli	r6,r6,16
 40048b4:	2008d43a 	srli	r4,r4,16
 40048b8:	180bd43a 	srai	r5,r3,16
 40048bc:	18ffffcc 	andi	r3,r3,65535
 40048c0:	2189c83a 	sub	r4,r4,r6
 40048c4:	2149883a 	add	r4,r4,r5
 40048c8:	200c943a 	slli	r6,r4,16
 40048cc:	8c400104 	addi	r17,r17,4
 40048d0:	200bd43a 	srai	r5,r4,16
 40048d4:	30c6b03a 	or	r3,r6,r3
 40048d8:	10ffff15 	stw	r3,-4(r2)
 40048dc:	a47fed2e 	bgeu	r20,r17,4004894 <__reset+0xfa814894>
 40048e0:	9485883a 	add	r2,r18,r18
 40048e4:	1085883a 	add	r2,r2,r2
 40048e8:	a887883a 	add	r3,r21,r2
 40048ec:	18800017 	ldw	r2,0(r3)
 40048f0:	10000b1e 	bne	r2,zero,4004920 <quorem+0x1c8>
 40048f4:	18bfff04 	addi	r2,r3,-4
 40048f8:	a880082e 	bgeu	r21,r2,400491c <quorem+0x1c4>
 40048fc:	18ffff17 	ldw	r3,-4(r3)
 4004900:	18000326 	beq	r3,zero,4004910 <quorem+0x1b8>
 4004904:	00000506 	br	400491c <quorem+0x1c4>
 4004908:	10c00017 	ldw	r3,0(r2)
 400490c:	1800031e 	bne	r3,zero,400491c <quorem+0x1c4>
 4004910:	10bfff04 	addi	r2,r2,-4
 4004914:	94bfffc4 	addi	r18,r18,-1
 4004918:	a8bffb36 	bltu	r21,r2,4004908 <__reset+0xfa814908>
 400491c:	84800415 	stw	r18,16(r16)
 4004920:	9805883a 	mov	r2,r19
 4004924:	dfc00817 	ldw	ra,32(sp)
 4004928:	ddc00717 	ldw	r23,28(sp)
 400492c:	dd800617 	ldw	r22,24(sp)
 4004930:	dd400517 	ldw	r21,20(sp)
 4004934:	dd000417 	ldw	r20,16(sp)
 4004938:	dcc00317 	ldw	r19,12(sp)
 400493c:	dc800217 	ldw	r18,8(sp)
 4004940:	dc400117 	ldw	r17,4(sp)
 4004944:	dc000017 	ldw	r16,0(sp)
 4004948:	dec00904 	addi	sp,sp,36
 400494c:	f800283a 	ret
 4004950:	0005883a 	mov	r2,zero
 4004954:	003ff306 	br	4004924 <__reset+0xfa814924>

04004958 <_dtoa_r>:
 4004958:	20801017 	ldw	r2,64(r4)
 400495c:	deffde04 	addi	sp,sp,-136
 4004960:	df002015 	stw	fp,128(sp)
 4004964:	dcc01b15 	stw	r19,108(sp)
 4004968:	dc801a15 	stw	r18,104(sp)
 400496c:	dc401915 	stw	r17,100(sp)
 4004970:	dc001815 	stw	r16,96(sp)
 4004974:	dfc02115 	stw	ra,132(sp)
 4004978:	ddc01f15 	stw	r23,124(sp)
 400497c:	dd801e15 	stw	r22,120(sp)
 4004980:	dd401d15 	stw	r21,116(sp)
 4004984:	dd001c15 	stw	r20,112(sp)
 4004988:	d9c00315 	stw	r7,12(sp)
 400498c:	2039883a 	mov	fp,r4
 4004990:	3023883a 	mov	r17,r6
 4004994:	2825883a 	mov	r18,r5
 4004998:	dc002417 	ldw	r16,144(sp)
 400499c:	3027883a 	mov	r19,r6
 40049a0:	10000826 	beq	r2,zero,40049c4 <_dtoa_r+0x6c>
 40049a4:	21801117 	ldw	r6,68(r4)
 40049a8:	00c00044 	movi	r3,1
 40049ac:	100b883a 	mov	r5,r2
 40049b0:	1986983a 	sll	r3,r3,r6
 40049b4:	11800115 	stw	r6,4(r2)
 40049b8:	10c00215 	stw	r3,8(r2)
 40049bc:	4007f540 	call	4007f54 <_Bfree>
 40049c0:	e0001015 	stw	zero,64(fp)
 40049c4:	88002e16 	blt	r17,zero,4004a80 <_dtoa_r+0x128>
 40049c8:	80000015 	stw	zero,0(r16)
 40049cc:	889ffc2c 	andhi	r2,r17,32752
 40049d0:	00dffc34 	movhi	r3,32752
 40049d4:	10c01c26 	beq	r2,r3,4004a48 <_dtoa_r+0xf0>
 40049d8:	000d883a 	mov	r6,zero
 40049dc:	000f883a 	mov	r7,zero
 40049e0:	9009883a 	mov	r4,r18
 40049e4:	980b883a 	mov	r5,r19
 40049e8:	400d4600 	call	400d460 <__eqdf2>
 40049ec:	10002b1e 	bne	r2,zero,4004a9c <_dtoa_r+0x144>
 40049f0:	d9c02317 	ldw	r7,140(sp)
 40049f4:	00800044 	movi	r2,1
 40049f8:	38800015 	stw	r2,0(r7)
 40049fc:	d8802517 	ldw	r2,148(sp)
 4004a00:	10019e26 	beq	r2,zero,400507c <_dtoa_r+0x724>
 4004a04:	d8c02517 	ldw	r3,148(sp)
 4004a08:	00810074 	movhi	r2,1025
 4004a0c:	10939444 	addi	r2,r2,20049
 4004a10:	18800015 	stw	r2,0(r3)
 4004a14:	10bfffc4 	addi	r2,r2,-1
 4004a18:	dfc02117 	ldw	ra,132(sp)
 4004a1c:	df002017 	ldw	fp,128(sp)
 4004a20:	ddc01f17 	ldw	r23,124(sp)
 4004a24:	dd801e17 	ldw	r22,120(sp)
 4004a28:	dd401d17 	ldw	r21,116(sp)
 4004a2c:	dd001c17 	ldw	r20,112(sp)
 4004a30:	dcc01b17 	ldw	r19,108(sp)
 4004a34:	dc801a17 	ldw	r18,104(sp)
 4004a38:	dc401917 	ldw	r17,100(sp)
 4004a3c:	dc001817 	ldw	r16,96(sp)
 4004a40:	dec02204 	addi	sp,sp,136
 4004a44:	f800283a 	ret
 4004a48:	d8c02317 	ldw	r3,140(sp)
 4004a4c:	0089c3c4 	movi	r2,9999
 4004a50:	18800015 	stw	r2,0(r3)
 4004a54:	90017726 	beq	r18,zero,4005034 <_dtoa_r+0x6dc>
 4004a58:	00810074 	movhi	r2,1025
 4004a5c:	1093a004 	addi	r2,r2,20096
 4004a60:	d9002517 	ldw	r4,148(sp)
 4004a64:	203fec26 	beq	r4,zero,4004a18 <__reset+0xfa814a18>
 4004a68:	10c000c7 	ldb	r3,3(r2)
 4004a6c:	1801781e 	bne	r3,zero,4005050 <_dtoa_r+0x6f8>
 4004a70:	10c000c4 	addi	r3,r2,3
 4004a74:	d9802517 	ldw	r6,148(sp)
 4004a78:	30c00015 	stw	r3,0(r6)
 4004a7c:	003fe606 	br	4004a18 <__reset+0xfa814a18>
 4004a80:	04e00034 	movhi	r19,32768
 4004a84:	9cffffc4 	addi	r19,r19,-1
 4004a88:	00800044 	movi	r2,1
 4004a8c:	8ce6703a 	and	r19,r17,r19
 4004a90:	80800015 	stw	r2,0(r16)
 4004a94:	9823883a 	mov	r17,r19
 4004a98:	003fcc06 	br	40049cc <__reset+0xfa8149cc>
 4004a9c:	d8800204 	addi	r2,sp,8
 4004aa0:	d8800015 	stw	r2,0(sp)
 4004aa4:	d9c00104 	addi	r7,sp,4
 4004aa8:	900b883a 	mov	r5,r18
 4004aac:	980d883a 	mov	r6,r19
 4004ab0:	e009883a 	mov	r4,fp
 4004ab4:	8820d53a 	srli	r16,r17,20
 4004ab8:	4008b400 	call	4008b40 <__d2b>
 4004abc:	d8800915 	stw	r2,36(sp)
 4004ac0:	8001651e 	bne	r16,zero,4005058 <_dtoa_r+0x700>
 4004ac4:	dd800217 	ldw	r22,8(sp)
 4004ac8:	dc000117 	ldw	r16,4(sp)
 4004acc:	00800804 	movi	r2,32
 4004ad0:	b421883a 	add	r16,r22,r16
 4004ad4:	80c10c84 	addi	r3,r16,1074
 4004ad8:	10c2d10e 	bge	r2,r3,4005620 <_dtoa_r+0xcc8>
 4004adc:	00801004 	movi	r2,64
 4004ae0:	81010484 	addi	r4,r16,1042
 4004ae4:	10c7c83a 	sub	r3,r2,r3
 4004ae8:	9108d83a 	srl	r4,r18,r4
 4004aec:	88e2983a 	sll	r17,r17,r3
 4004af0:	2448b03a 	or	r4,r4,r17
 4004af4:	400e8280 	call	400e828 <__floatunsidf>
 4004af8:	017f8434 	movhi	r5,65040
 4004afc:	01800044 	movi	r6,1
 4004b00:	1009883a 	mov	r4,r2
 4004b04:	194b883a 	add	r5,r3,r5
 4004b08:	843fffc4 	addi	r16,r16,-1
 4004b0c:	d9801115 	stw	r6,68(sp)
 4004b10:	000d883a 	mov	r6,zero
 4004b14:	01cffe34 	movhi	r7,16376
 4004b18:	400ddd00 	call	400ddd0 <__subdf3>
 4004b1c:	0198dbf4 	movhi	r6,25455
 4004b20:	01cff4f4 	movhi	r7,16339
 4004b24:	3190d844 	addi	r6,r6,17249
 4004b28:	39e1e9c4 	addi	r7,r7,-30809
 4004b2c:	1009883a 	mov	r4,r2
 4004b30:	180b883a 	mov	r5,r3
 4004b34:	400d6b80 	call	400d6b8 <__muldf3>
 4004b38:	01a2d874 	movhi	r6,35681
 4004b3c:	01cff1f4 	movhi	r7,16327
 4004b40:	31b22cc4 	addi	r6,r6,-14157
 4004b44:	39e28a04 	addi	r7,r7,-30168
 4004b48:	180b883a 	mov	r5,r3
 4004b4c:	1009883a 	mov	r4,r2
 4004b50:	400c2cc0 	call	400c2cc <__adddf3>
 4004b54:	8009883a 	mov	r4,r16
 4004b58:	1029883a 	mov	r20,r2
 4004b5c:	1823883a 	mov	r17,r3
 4004b60:	400e74c0 	call	400e74c <__floatsidf>
 4004b64:	019427f4 	movhi	r6,20639
 4004b68:	01cff4f4 	movhi	r7,16339
 4004b6c:	319e7ec4 	addi	r6,r6,31227
 4004b70:	39d104c4 	addi	r7,r7,17427
 4004b74:	1009883a 	mov	r4,r2
 4004b78:	180b883a 	mov	r5,r3
 4004b7c:	400d6b80 	call	400d6b8 <__muldf3>
 4004b80:	100d883a 	mov	r6,r2
 4004b84:	180f883a 	mov	r7,r3
 4004b88:	a009883a 	mov	r4,r20
 4004b8c:	880b883a 	mov	r5,r17
 4004b90:	400c2cc0 	call	400c2cc <__adddf3>
 4004b94:	1009883a 	mov	r4,r2
 4004b98:	180b883a 	mov	r5,r3
 4004b9c:	1029883a 	mov	r20,r2
 4004ba0:	1823883a 	mov	r17,r3
 4004ba4:	400e6cc0 	call	400e6cc <__fixdfsi>
 4004ba8:	000d883a 	mov	r6,zero
 4004bac:	000f883a 	mov	r7,zero
 4004bb0:	a009883a 	mov	r4,r20
 4004bb4:	880b883a 	mov	r5,r17
 4004bb8:	d8800515 	stw	r2,20(sp)
 4004bbc:	400d5c40 	call	400d5c4 <__ledf2>
 4004bc0:	10028716 	blt	r2,zero,40055e0 <_dtoa_r+0xc88>
 4004bc4:	d8c00517 	ldw	r3,20(sp)
 4004bc8:	00800584 	movi	r2,22
 4004bcc:	10c27536 	bltu	r2,r3,40055a4 <_dtoa_r+0xc4c>
 4004bd0:	180490fa 	slli	r2,r3,3
 4004bd4:	00c10074 	movhi	r3,1025
 4004bd8:	18d3bc04 	addi	r3,r3,20208
 4004bdc:	1885883a 	add	r2,r3,r2
 4004be0:	11000017 	ldw	r4,0(r2)
 4004be4:	11400117 	ldw	r5,4(r2)
 4004be8:	900d883a 	mov	r6,r18
 4004bec:	980f883a 	mov	r7,r19
 4004bf0:	400d4e80 	call	400d4e8 <__gedf2>
 4004bf4:	00828d0e 	bge	zero,r2,400562c <_dtoa_r+0xcd4>
 4004bf8:	d9000517 	ldw	r4,20(sp)
 4004bfc:	d8000e15 	stw	zero,56(sp)
 4004c00:	213fffc4 	addi	r4,r4,-1
 4004c04:	d9000515 	stw	r4,20(sp)
 4004c08:	b42dc83a 	sub	r22,r22,r16
 4004c0c:	b5bfffc4 	addi	r22,r22,-1
 4004c10:	b0026f16 	blt	r22,zero,40055d0 <_dtoa_r+0xc78>
 4004c14:	d8000815 	stw	zero,32(sp)
 4004c18:	d9c00517 	ldw	r7,20(sp)
 4004c1c:	38026416 	blt	r7,zero,40055b0 <_dtoa_r+0xc58>
 4004c20:	b1ed883a 	add	r22,r22,r7
 4004c24:	d9c00d15 	stw	r7,52(sp)
 4004c28:	d8000a15 	stw	zero,40(sp)
 4004c2c:	d9800317 	ldw	r6,12(sp)
 4004c30:	00800244 	movi	r2,9
 4004c34:	11811436 	bltu	r2,r6,4005088 <_dtoa_r+0x730>
 4004c38:	00800144 	movi	r2,5
 4004c3c:	1184e10e 	bge	r2,r6,4005fc4 <_dtoa_r+0x166c>
 4004c40:	31bfff04 	addi	r6,r6,-4
 4004c44:	d9800315 	stw	r6,12(sp)
 4004c48:	0023883a 	mov	r17,zero
 4004c4c:	d9800317 	ldw	r6,12(sp)
 4004c50:	008000c4 	movi	r2,3
 4004c54:	30836726 	beq	r6,r2,40059f4 <_dtoa_r+0x109c>
 4004c58:	1183410e 	bge	r2,r6,4005960 <_dtoa_r+0x1008>
 4004c5c:	d9c00317 	ldw	r7,12(sp)
 4004c60:	00800104 	movi	r2,4
 4004c64:	38827c26 	beq	r7,r2,4005658 <_dtoa_r+0xd00>
 4004c68:	00800144 	movi	r2,5
 4004c6c:	3884c41e 	bne	r7,r2,4005f80 <_dtoa_r+0x1628>
 4004c70:	00800044 	movi	r2,1
 4004c74:	d8800b15 	stw	r2,44(sp)
 4004c78:	d8c00517 	ldw	r3,20(sp)
 4004c7c:	d9002217 	ldw	r4,136(sp)
 4004c80:	1907883a 	add	r3,r3,r4
 4004c84:	19800044 	addi	r6,r3,1
 4004c88:	d8c00c15 	stw	r3,48(sp)
 4004c8c:	d9800615 	stw	r6,24(sp)
 4004c90:	0183a40e 	bge	zero,r6,4005b24 <_dtoa_r+0x11cc>
 4004c94:	d9800617 	ldw	r6,24(sp)
 4004c98:	3021883a 	mov	r16,r6
 4004c9c:	e0001115 	stw	zero,68(fp)
 4004ca0:	008005c4 	movi	r2,23
 4004ca4:	1184c92e 	bgeu	r2,r6,4005fcc <_dtoa_r+0x1674>
 4004ca8:	00c00044 	movi	r3,1
 4004cac:	00800104 	movi	r2,4
 4004cb0:	1085883a 	add	r2,r2,r2
 4004cb4:	11000504 	addi	r4,r2,20
 4004cb8:	180b883a 	mov	r5,r3
 4004cbc:	18c00044 	addi	r3,r3,1
 4004cc0:	313ffb2e 	bgeu	r6,r4,4004cb0 <__reset+0xfa814cb0>
 4004cc4:	e1401115 	stw	r5,68(fp)
 4004cc8:	e009883a 	mov	r4,fp
 4004ccc:	4007eac0 	call	4007eac <_Balloc>
 4004cd0:	d8800715 	stw	r2,28(sp)
 4004cd4:	e0801015 	stw	r2,64(fp)
 4004cd8:	00800384 	movi	r2,14
 4004cdc:	1400f736 	bltu	r2,r16,40050bc <_dtoa_r+0x764>
 4004ce0:	8800f626 	beq	r17,zero,40050bc <_dtoa_r+0x764>
 4004ce4:	d9c00517 	ldw	r7,20(sp)
 4004ce8:	01c39a0e 	bge	zero,r7,4005b54 <_dtoa_r+0x11fc>
 4004cec:	388003cc 	andi	r2,r7,15
 4004cf0:	100490fa 	slli	r2,r2,3
 4004cf4:	382bd13a 	srai	r21,r7,4
 4004cf8:	00c10074 	movhi	r3,1025
 4004cfc:	18d3bc04 	addi	r3,r3,20208
 4004d00:	1885883a 	add	r2,r3,r2
 4004d04:	a8c0040c 	andi	r3,r21,16
 4004d08:	12400017 	ldw	r9,0(r2)
 4004d0c:	12000117 	ldw	r8,4(r2)
 4004d10:	18037926 	beq	r3,zero,4005af8 <_dtoa_r+0x11a0>
 4004d14:	00810074 	movhi	r2,1025
 4004d18:	1093b204 	addi	r2,r2,20168
 4004d1c:	11800817 	ldw	r6,32(r2)
 4004d20:	11c00917 	ldw	r7,36(r2)
 4004d24:	9009883a 	mov	r4,r18
 4004d28:	980b883a 	mov	r5,r19
 4004d2c:	da001715 	stw	r8,92(sp)
 4004d30:	da401615 	stw	r9,88(sp)
 4004d34:	400cb780 	call	400cb78 <__divdf3>
 4004d38:	da001717 	ldw	r8,92(sp)
 4004d3c:	da401617 	ldw	r9,88(sp)
 4004d40:	ad4003cc 	andi	r21,r21,15
 4004d44:	040000c4 	movi	r16,3
 4004d48:	1023883a 	mov	r17,r2
 4004d4c:	1829883a 	mov	r20,r3
 4004d50:	a8001126 	beq	r21,zero,4004d98 <_dtoa_r+0x440>
 4004d54:	05c10074 	movhi	r23,1025
 4004d58:	bdd3b204 	addi	r23,r23,20168
 4004d5c:	4805883a 	mov	r2,r9
 4004d60:	4007883a 	mov	r3,r8
 4004d64:	a980004c 	andi	r6,r21,1
 4004d68:	1009883a 	mov	r4,r2
 4004d6c:	a82bd07a 	srai	r21,r21,1
 4004d70:	180b883a 	mov	r5,r3
 4004d74:	30000426 	beq	r6,zero,4004d88 <_dtoa_r+0x430>
 4004d78:	b9800017 	ldw	r6,0(r23)
 4004d7c:	b9c00117 	ldw	r7,4(r23)
 4004d80:	84000044 	addi	r16,r16,1
 4004d84:	400d6b80 	call	400d6b8 <__muldf3>
 4004d88:	bdc00204 	addi	r23,r23,8
 4004d8c:	a83ff51e 	bne	r21,zero,4004d64 <__reset+0xfa814d64>
 4004d90:	1013883a 	mov	r9,r2
 4004d94:	1811883a 	mov	r8,r3
 4004d98:	480d883a 	mov	r6,r9
 4004d9c:	400f883a 	mov	r7,r8
 4004da0:	8809883a 	mov	r4,r17
 4004da4:	a00b883a 	mov	r5,r20
 4004da8:	400cb780 	call	400cb78 <__divdf3>
 4004dac:	d8800f15 	stw	r2,60(sp)
 4004db0:	d8c01015 	stw	r3,64(sp)
 4004db4:	d8c00e17 	ldw	r3,56(sp)
 4004db8:	18000626 	beq	r3,zero,4004dd4 <_dtoa_r+0x47c>
 4004dbc:	d9000f17 	ldw	r4,60(sp)
 4004dc0:	d9401017 	ldw	r5,64(sp)
 4004dc4:	000d883a 	mov	r6,zero
 4004dc8:	01cffc34 	movhi	r7,16368
 4004dcc:	400d5c40 	call	400d5c4 <__ledf2>
 4004dd0:	10040b16 	blt	r2,zero,4005e00 <_dtoa_r+0x14a8>
 4004dd4:	8009883a 	mov	r4,r16
 4004dd8:	400e74c0 	call	400e74c <__floatsidf>
 4004ddc:	d9800f17 	ldw	r6,60(sp)
 4004de0:	d9c01017 	ldw	r7,64(sp)
 4004de4:	1009883a 	mov	r4,r2
 4004de8:	180b883a 	mov	r5,r3
 4004dec:	400d6b80 	call	400d6b8 <__muldf3>
 4004df0:	000d883a 	mov	r6,zero
 4004df4:	01d00734 	movhi	r7,16412
 4004df8:	1009883a 	mov	r4,r2
 4004dfc:	180b883a 	mov	r5,r3
 4004e00:	400c2cc0 	call	400c2cc <__adddf3>
 4004e04:	1021883a 	mov	r16,r2
 4004e08:	d8800617 	ldw	r2,24(sp)
 4004e0c:	047f3034 	movhi	r17,64704
 4004e10:	1c63883a 	add	r17,r3,r17
 4004e14:	10031826 	beq	r2,zero,4005a78 <_dtoa_r+0x1120>
 4004e18:	d8c00517 	ldw	r3,20(sp)
 4004e1c:	db000617 	ldw	r12,24(sp)
 4004e20:	d8c01315 	stw	r3,76(sp)
 4004e24:	d9000b17 	ldw	r4,44(sp)
 4004e28:	20038f26 	beq	r4,zero,4005c68 <_dtoa_r+0x1310>
 4004e2c:	60bfffc4 	addi	r2,r12,-1
 4004e30:	100490fa 	slli	r2,r2,3
 4004e34:	00c10074 	movhi	r3,1025
 4004e38:	18d3bc04 	addi	r3,r3,20208
 4004e3c:	1885883a 	add	r2,r3,r2
 4004e40:	11800017 	ldw	r6,0(r2)
 4004e44:	11c00117 	ldw	r7,4(r2)
 4004e48:	d8800717 	ldw	r2,28(sp)
 4004e4c:	0009883a 	mov	r4,zero
 4004e50:	014ff834 	movhi	r5,16352
 4004e54:	db001615 	stw	r12,88(sp)
 4004e58:	15c00044 	addi	r23,r2,1
 4004e5c:	400cb780 	call	400cb78 <__divdf3>
 4004e60:	800d883a 	mov	r6,r16
 4004e64:	880f883a 	mov	r7,r17
 4004e68:	1009883a 	mov	r4,r2
 4004e6c:	180b883a 	mov	r5,r3
 4004e70:	400ddd00 	call	400ddd0 <__subdf3>
 4004e74:	d9401017 	ldw	r5,64(sp)
 4004e78:	d9000f17 	ldw	r4,60(sp)
 4004e7c:	102b883a 	mov	r21,r2
 4004e80:	d8c01215 	stw	r3,72(sp)
 4004e84:	400e6cc0 	call	400e6cc <__fixdfsi>
 4004e88:	1009883a 	mov	r4,r2
 4004e8c:	1029883a 	mov	r20,r2
 4004e90:	400e74c0 	call	400e74c <__floatsidf>
 4004e94:	d9000f17 	ldw	r4,60(sp)
 4004e98:	d9401017 	ldw	r5,64(sp)
 4004e9c:	100d883a 	mov	r6,r2
 4004ea0:	180f883a 	mov	r7,r3
 4004ea4:	400ddd00 	call	400ddd0 <__subdf3>
 4004ea8:	1823883a 	mov	r17,r3
 4004eac:	d8c00717 	ldw	r3,28(sp)
 4004eb0:	d9401217 	ldw	r5,72(sp)
 4004eb4:	a2000c04 	addi	r8,r20,48
 4004eb8:	1021883a 	mov	r16,r2
 4004ebc:	1a000005 	stb	r8,0(r3)
 4004ec0:	800d883a 	mov	r6,r16
 4004ec4:	880f883a 	mov	r7,r17
 4004ec8:	a809883a 	mov	r4,r21
 4004ecc:	4029883a 	mov	r20,r8
 4004ed0:	400d4e80 	call	400d4e8 <__gedf2>
 4004ed4:	00841d16 	blt	zero,r2,4005f4c <_dtoa_r+0x15f4>
 4004ed8:	800d883a 	mov	r6,r16
 4004edc:	880f883a 	mov	r7,r17
 4004ee0:	0009883a 	mov	r4,zero
 4004ee4:	014ffc34 	movhi	r5,16368
 4004ee8:	400ddd00 	call	400ddd0 <__subdf3>
 4004eec:	d9401217 	ldw	r5,72(sp)
 4004ef0:	100d883a 	mov	r6,r2
 4004ef4:	180f883a 	mov	r7,r3
 4004ef8:	a809883a 	mov	r4,r21
 4004efc:	400d4e80 	call	400d4e8 <__gedf2>
 4004f00:	db001617 	ldw	r12,88(sp)
 4004f04:	00840e16 	blt	zero,r2,4005f40 <_dtoa_r+0x15e8>
 4004f08:	00800044 	movi	r2,1
 4004f0c:	13006b0e 	bge	r2,r12,40050bc <_dtoa_r+0x764>
 4004f10:	d9000717 	ldw	r4,28(sp)
 4004f14:	dd800f15 	stw	r22,60(sp)
 4004f18:	dcc01015 	stw	r19,64(sp)
 4004f1c:	2319883a 	add	r12,r4,r12
 4004f20:	dcc01217 	ldw	r19,72(sp)
 4004f24:	602d883a 	mov	r22,r12
 4004f28:	dc801215 	stw	r18,72(sp)
 4004f2c:	b825883a 	mov	r18,r23
 4004f30:	00000906 	br	4004f58 <_dtoa_r+0x600>
 4004f34:	400ddd00 	call	400ddd0 <__subdf3>
 4004f38:	a80d883a 	mov	r6,r21
 4004f3c:	980f883a 	mov	r7,r19
 4004f40:	1009883a 	mov	r4,r2
 4004f44:	180b883a 	mov	r5,r3
 4004f48:	400d5c40 	call	400d5c4 <__ledf2>
 4004f4c:	1003e816 	blt	r2,zero,4005ef0 <_dtoa_r+0x1598>
 4004f50:	b825883a 	mov	r18,r23
 4004f54:	bd83e926 	beq	r23,r22,4005efc <_dtoa_r+0x15a4>
 4004f58:	a809883a 	mov	r4,r21
 4004f5c:	980b883a 	mov	r5,r19
 4004f60:	000d883a 	mov	r6,zero
 4004f64:	01d00934 	movhi	r7,16420
 4004f68:	400d6b80 	call	400d6b8 <__muldf3>
 4004f6c:	000d883a 	mov	r6,zero
 4004f70:	01d00934 	movhi	r7,16420
 4004f74:	8009883a 	mov	r4,r16
 4004f78:	880b883a 	mov	r5,r17
 4004f7c:	102b883a 	mov	r21,r2
 4004f80:	1827883a 	mov	r19,r3
 4004f84:	400d6b80 	call	400d6b8 <__muldf3>
 4004f88:	180b883a 	mov	r5,r3
 4004f8c:	1009883a 	mov	r4,r2
 4004f90:	1821883a 	mov	r16,r3
 4004f94:	1023883a 	mov	r17,r2
 4004f98:	400e6cc0 	call	400e6cc <__fixdfsi>
 4004f9c:	1009883a 	mov	r4,r2
 4004fa0:	1029883a 	mov	r20,r2
 4004fa4:	400e74c0 	call	400e74c <__floatsidf>
 4004fa8:	8809883a 	mov	r4,r17
 4004fac:	800b883a 	mov	r5,r16
 4004fb0:	100d883a 	mov	r6,r2
 4004fb4:	180f883a 	mov	r7,r3
 4004fb8:	400ddd00 	call	400ddd0 <__subdf3>
 4004fbc:	a5000c04 	addi	r20,r20,48
 4004fc0:	a80d883a 	mov	r6,r21
 4004fc4:	980f883a 	mov	r7,r19
 4004fc8:	1009883a 	mov	r4,r2
 4004fcc:	180b883a 	mov	r5,r3
 4004fd0:	95000005 	stb	r20,0(r18)
 4004fd4:	1021883a 	mov	r16,r2
 4004fd8:	1823883a 	mov	r17,r3
 4004fdc:	400d5c40 	call	400d5c4 <__ledf2>
 4004fe0:	bdc00044 	addi	r23,r23,1
 4004fe4:	800d883a 	mov	r6,r16
 4004fe8:	880f883a 	mov	r7,r17
 4004fec:	0009883a 	mov	r4,zero
 4004ff0:	014ffc34 	movhi	r5,16368
 4004ff4:	103fcf0e 	bge	r2,zero,4004f34 <__reset+0xfa814f34>
 4004ff8:	d8c01317 	ldw	r3,76(sp)
 4004ffc:	d8c00515 	stw	r3,20(sp)
 4005000:	d9400917 	ldw	r5,36(sp)
 4005004:	e009883a 	mov	r4,fp
 4005008:	4007f540 	call	4007f54 <_Bfree>
 400500c:	d9000517 	ldw	r4,20(sp)
 4005010:	d9802317 	ldw	r6,140(sp)
 4005014:	d9c02517 	ldw	r7,148(sp)
 4005018:	b8000005 	stb	zero,0(r23)
 400501c:	20800044 	addi	r2,r4,1
 4005020:	30800015 	stw	r2,0(r6)
 4005024:	3802aa26 	beq	r7,zero,4005ad0 <_dtoa_r+0x1178>
 4005028:	3dc00015 	stw	r23,0(r7)
 400502c:	d8800717 	ldw	r2,28(sp)
 4005030:	003e7906 	br	4004a18 <__reset+0xfa814a18>
 4005034:	00800434 	movhi	r2,16
 4005038:	10bfffc4 	addi	r2,r2,-1
 400503c:	88a2703a 	and	r17,r17,r2
 4005040:	883e851e 	bne	r17,zero,4004a58 <__reset+0xfa814a58>
 4005044:	00810074 	movhi	r2,1025
 4005048:	10939d04 	addi	r2,r2,20084
 400504c:	003e8406 	br	4004a60 <__reset+0xfa814a60>
 4005050:	10c00204 	addi	r3,r2,8
 4005054:	003e8706 	br	4004a74 <__reset+0xfa814a74>
 4005058:	01400434 	movhi	r5,16
 400505c:	297fffc4 	addi	r5,r5,-1
 4005060:	994a703a 	and	r5,r19,r5
 4005064:	9009883a 	mov	r4,r18
 4005068:	843f0044 	addi	r16,r16,-1023
 400506c:	294ffc34 	orhi	r5,r5,16368
 4005070:	dd800217 	ldw	r22,8(sp)
 4005074:	d8001115 	stw	zero,68(sp)
 4005078:	003ea506 	br	4004b10 <__reset+0xfa814b10>
 400507c:	00810074 	movhi	r2,1025
 4005080:	10939404 	addi	r2,r2,20048
 4005084:	003e6406 	br	4004a18 <__reset+0xfa814a18>
 4005088:	e0001115 	stw	zero,68(fp)
 400508c:	000b883a 	mov	r5,zero
 4005090:	e009883a 	mov	r4,fp
 4005094:	4007eac0 	call	4007eac <_Balloc>
 4005098:	01bfffc4 	movi	r6,-1
 400509c:	01c00044 	movi	r7,1
 40050a0:	d8800715 	stw	r2,28(sp)
 40050a4:	d9800c15 	stw	r6,48(sp)
 40050a8:	e0801015 	stw	r2,64(fp)
 40050ac:	d8000315 	stw	zero,12(sp)
 40050b0:	d9c00b15 	stw	r7,44(sp)
 40050b4:	d9800615 	stw	r6,24(sp)
 40050b8:	d8002215 	stw	zero,136(sp)
 40050bc:	d8800117 	ldw	r2,4(sp)
 40050c0:	10008916 	blt	r2,zero,40052e8 <_dtoa_r+0x990>
 40050c4:	d9000517 	ldw	r4,20(sp)
 40050c8:	00c00384 	movi	r3,14
 40050cc:	19008616 	blt	r3,r4,40052e8 <_dtoa_r+0x990>
 40050d0:	200490fa 	slli	r2,r4,3
 40050d4:	00c10074 	movhi	r3,1025
 40050d8:	d9802217 	ldw	r6,136(sp)
 40050dc:	18d3bc04 	addi	r3,r3,20208
 40050e0:	1885883a 	add	r2,r3,r2
 40050e4:	14000017 	ldw	r16,0(r2)
 40050e8:	14400117 	ldw	r17,4(r2)
 40050ec:	30016316 	blt	r6,zero,400567c <_dtoa_r+0xd24>
 40050f0:	800d883a 	mov	r6,r16
 40050f4:	880f883a 	mov	r7,r17
 40050f8:	9009883a 	mov	r4,r18
 40050fc:	980b883a 	mov	r5,r19
 4005100:	400cb780 	call	400cb78 <__divdf3>
 4005104:	180b883a 	mov	r5,r3
 4005108:	1009883a 	mov	r4,r2
 400510c:	400e6cc0 	call	400e6cc <__fixdfsi>
 4005110:	1009883a 	mov	r4,r2
 4005114:	102b883a 	mov	r21,r2
 4005118:	400e74c0 	call	400e74c <__floatsidf>
 400511c:	800d883a 	mov	r6,r16
 4005120:	880f883a 	mov	r7,r17
 4005124:	1009883a 	mov	r4,r2
 4005128:	180b883a 	mov	r5,r3
 400512c:	400d6b80 	call	400d6b8 <__muldf3>
 4005130:	100d883a 	mov	r6,r2
 4005134:	180f883a 	mov	r7,r3
 4005138:	9009883a 	mov	r4,r18
 400513c:	980b883a 	mov	r5,r19
 4005140:	400ddd00 	call	400ddd0 <__subdf3>
 4005144:	d9c00717 	ldw	r7,28(sp)
 4005148:	1009883a 	mov	r4,r2
 400514c:	a8800c04 	addi	r2,r21,48
 4005150:	38800005 	stb	r2,0(r7)
 4005154:	3dc00044 	addi	r23,r7,1
 4005158:	d9c00617 	ldw	r7,24(sp)
 400515c:	01800044 	movi	r6,1
 4005160:	180b883a 	mov	r5,r3
 4005164:	2005883a 	mov	r2,r4
 4005168:	39803826 	beq	r7,r6,400524c <_dtoa_r+0x8f4>
 400516c:	000d883a 	mov	r6,zero
 4005170:	01d00934 	movhi	r7,16420
 4005174:	400d6b80 	call	400d6b8 <__muldf3>
 4005178:	000d883a 	mov	r6,zero
 400517c:	000f883a 	mov	r7,zero
 4005180:	1009883a 	mov	r4,r2
 4005184:	180b883a 	mov	r5,r3
 4005188:	1025883a 	mov	r18,r2
 400518c:	1827883a 	mov	r19,r3
 4005190:	400d4600 	call	400d460 <__eqdf2>
 4005194:	103f9a26 	beq	r2,zero,4005000 <__reset+0xfa815000>
 4005198:	d9c00617 	ldw	r7,24(sp)
 400519c:	d8c00717 	ldw	r3,28(sp)
 40051a0:	b829883a 	mov	r20,r23
 40051a4:	38bfffc4 	addi	r2,r7,-1
 40051a8:	18ad883a 	add	r22,r3,r2
 40051ac:	00000a06 	br	40051d8 <_dtoa_r+0x880>
 40051b0:	400d6b80 	call	400d6b8 <__muldf3>
 40051b4:	000d883a 	mov	r6,zero
 40051b8:	000f883a 	mov	r7,zero
 40051bc:	1009883a 	mov	r4,r2
 40051c0:	180b883a 	mov	r5,r3
 40051c4:	1025883a 	mov	r18,r2
 40051c8:	1827883a 	mov	r19,r3
 40051cc:	b829883a 	mov	r20,r23
 40051d0:	400d4600 	call	400d460 <__eqdf2>
 40051d4:	103f8a26 	beq	r2,zero,4005000 <__reset+0xfa815000>
 40051d8:	800d883a 	mov	r6,r16
 40051dc:	880f883a 	mov	r7,r17
 40051e0:	9009883a 	mov	r4,r18
 40051e4:	980b883a 	mov	r5,r19
 40051e8:	400cb780 	call	400cb78 <__divdf3>
 40051ec:	180b883a 	mov	r5,r3
 40051f0:	1009883a 	mov	r4,r2
 40051f4:	400e6cc0 	call	400e6cc <__fixdfsi>
 40051f8:	1009883a 	mov	r4,r2
 40051fc:	102b883a 	mov	r21,r2
 4005200:	400e74c0 	call	400e74c <__floatsidf>
 4005204:	800d883a 	mov	r6,r16
 4005208:	880f883a 	mov	r7,r17
 400520c:	1009883a 	mov	r4,r2
 4005210:	180b883a 	mov	r5,r3
 4005214:	400d6b80 	call	400d6b8 <__muldf3>
 4005218:	100d883a 	mov	r6,r2
 400521c:	180f883a 	mov	r7,r3
 4005220:	9009883a 	mov	r4,r18
 4005224:	980b883a 	mov	r5,r19
 4005228:	400ddd00 	call	400ddd0 <__subdf3>
 400522c:	aa000c04 	addi	r8,r21,48
 4005230:	a2000005 	stb	r8,0(r20)
 4005234:	000d883a 	mov	r6,zero
 4005238:	01d00934 	movhi	r7,16420
 400523c:	1009883a 	mov	r4,r2
 4005240:	180b883a 	mov	r5,r3
 4005244:	a5c00044 	addi	r23,r20,1
 4005248:	b53fd91e 	bne	r22,r20,40051b0 <__reset+0xfa8151b0>
 400524c:	100d883a 	mov	r6,r2
 4005250:	180f883a 	mov	r7,r3
 4005254:	1009883a 	mov	r4,r2
 4005258:	180b883a 	mov	r5,r3
 400525c:	400c2cc0 	call	400c2cc <__adddf3>
 4005260:	100d883a 	mov	r6,r2
 4005264:	180f883a 	mov	r7,r3
 4005268:	8009883a 	mov	r4,r16
 400526c:	880b883a 	mov	r5,r17
 4005270:	1027883a 	mov	r19,r2
 4005274:	1825883a 	mov	r18,r3
 4005278:	400d5c40 	call	400d5c4 <__ledf2>
 400527c:	10000816 	blt	r2,zero,40052a0 <_dtoa_r+0x948>
 4005280:	980d883a 	mov	r6,r19
 4005284:	900f883a 	mov	r7,r18
 4005288:	8009883a 	mov	r4,r16
 400528c:	880b883a 	mov	r5,r17
 4005290:	400d4600 	call	400d460 <__eqdf2>
 4005294:	103f5a1e 	bne	r2,zero,4005000 <__reset+0xfa815000>
 4005298:	ad40004c 	andi	r21,r21,1
 400529c:	a83f5826 	beq	r21,zero,4005000 <__reset+0xfa815000>
 40052a0:	bd3fffc3 	ldbu	r20,-1(r23)
 40052a4:	b8bfffc4 	addi	r2,r23,-1
 40052a8:	1007883a 	mov	r3,r2
 40052ac:	01400e44 	movi	r5,57
 40052b0:	d9800717 	ldw	r6,28(sp)
 40052b4:	00000506 	br	40052cc <_dtoa_r+0x974>
 40052b8:	18ffffc4 	addi	r3,r3,-1
 40052bc:	11824726 	beq	r2,r6,4005bdc <_dtoa_r+0x1284>
 40052c0:	1d000003 	ldbu	r20,0(r3)
 40052c4:	102f883a 	mov	r23,r2
 40052c8:	10bfffc4 	addi	r2,r2,-1
 40052cc:	a1003fcc 	andi	r4,r20,255
 40052d0:	2100201c 	xori	r4,r4,128
 40052d4:	213fe004 	addi	r4,r4,-128
 40052d8:	217ff726 	beq	r4,r5,40052b8 <__reset+0xfa8152b8>
 40052dc:	a2000044 	addi	r8,r20,1
 40052e0:	12000005 	stb	r8,0(r2)
 40052e4:	003f4606 	br	4005000 <__reset+0xfa815000>
 40052e8:	d9000b17 	ldw	r4,44(sp)
 40052ec:	2000c826 	beq	r4,zero,4005610 <_dtoa_r+0xcb8>
 40052f0:	d9800317 	ldw	r6,12(sp)
 40052f4:	00c00044 	movi	r3,1
 40052f8:	1980f90e 	bge	r3,r6,40056e0 <_dtoa_r+0xd88>
 40052fc:	d8800617 	ldw	r2,24(sp)
 4005300:	d8c00a17 	ldw	r3,40(sp)
 4005304:	157fffc4 	addi	r21,r2,-1
 4005308:	1d41f316 	blt	r3,r21,4005ad8 <_dtoa_r+0x1180>
 400530c:	1d6bc83a 	sub	r21,r3,r21
 4005310:	d9c00617 	ldw	r7,24(sp)
 4005314:	3802aa16 	blt	r7,zero,4005dc0 <_dtoa_r+0x1468>
 4005318:	dd000817 	ldw	r20,32(sp)
 400531c:	d8800617 	ldw	r2,24(sp)
 4005320:	d8c00817 	ldw	r3,32(sp)
 4005324:	01400044 	movi	r5,1
 4005328:	e009883a 	mov	r4,fp
 400532c:	1887883a 	add	r3,r3,r2
 4005330:	d8c00815 	stw	r3,32(sp)
 4005334:	b0ad883a 	add	r22,r22,r2
 4005338:	40082b80 	call	40082b8 <__i2b>
 400533c:	1023883a 	mov	r17,r2
 4005340:	a0000826 	beq	r20,zero,4005364 <_dtoa_r+0xa0c>
 4005344:	0580070e 	bge	zero,r22,4005364 <_dtoa_r+0xa0c>
 4005348:	a005883a 	mov	r2,r20
 400534c:	b500b916 	blt	r22,r20,4005634 <_dtoa_r+0xcdc>
 4005350:	d9000817 	ldw	r4,32(sp)
 4005354:	a0a9c83a 	sub	r20,r20,r2
 4005358:	b0adc83a 	sub	r22,r22,r2
 400535c:	2089c83a 	sub	r4,r4,r2
 4005360:	d9000815 	stw	r4,32(sp)
 4005364:	d9800a17 	ldw	r6,40(sp)
 4005368:	0181810e 	bge	zero,r6,4005970 <_dtoa_r+0x1018>
 400536c:	d9c00b17 	ldw	r7,44(sp)
 4005370:	3800b326 	beq	r7,zero,4005640 <_dtoa_r+0xce8>
 4005374:	a800b226 	beq	r21,zero,4005640 <_dtoa_r+0xce8>
 4005378:	880b883a 	mov	r5,r17
 400537c:	a80d883a 	mov	r6,r21
 4005380:	e009883a 	mov	r4,fp
 4005384:	40084ec0 	call	40084ec <__pow5mult>
 4005388:	d9800917 	ldw	r6,36(sp)
 400538c:	100b883a 	mov	r5,r2
 4005390:	e009883a 	mov	r4,fp
 4005394:	1023883a 	mov	r17,r2
 4005398:	40082f40 	call	40082f4 <__multiply>
 400539c:	1021883a 	mov	r16,r2
 40053a0:	d8800a17 	ldw	r2,40(sp)
 40053a4:	d9400917 	ldw	r5,36(sp)
 40053a8:	e009883a 	mov	r4,fp
 40053ac:	1545c83a 	sub	r2,r2,r21
 40053b0:	d8800a15 	stw	r2,40(sp)
 40053b4:	4007f540 	call	4007f54 <_Bfree>
 40053b8:	d8c00a17 	ldw	r3,40(sp)
 40053bc:	18009f1e 	bne	r3,zero,400563c <_dtoa_r+0xce4>
 40053c0:	05c00044 	movi	r23,1
 40053c4:	e009883a 	mov	r4,fp
 40053c8:	b80b883a 	mov	r5,r23
 40053cc:	40082b80 	call	40082b8 <__i2b>
 40053d0:	d9000d17 	ldw	r4,52(sp)
 40053d4:	102b883a 	mov	r21,r2
 40053d8:	2000ce26 	beq	r4,zero,4005714 <_dtoa_r+0xdbc>
 40053dc:	200d883a 	mov	r6,r4
 40053e0:	100b883a 	mov	r5,r2
 40053e4:	e009883a 	mov	r4,fp
 40053e8:	40084ec0 	call	40084ec <__pow5mult>
 40053ec:	d9800317 	ldw	r6,12(sp)
 40053f0:	102b883a 	mov	r21,r2
 40053f4:	b981810e 	bge	r23,r6,40059fc <_dtoa_r+0x10a4>
 40053f8:	0027883a 	mov	r19,zero
 40053fc:	a8800417 	ldw	r2,16(r21)
 4005400:	05c00804 	movi	r23,32
 4005404:	10800104 	addi	r2,r2,4
 4005408:	1085883a 	add	r2,r2,r2
 400540c:	1085883a 	add	r2,r2,r2
 4005410:	a885883a 	add	r2,r21,r2
 4005414:	11000017 	ldw	r4,0(r2)
 4005418:	40081a00 	call	40081a0 <__hi0bits>
 400541c:	b885c83a 	sub	r2,r23,r2
 4005420:	1585883a 	add	r2,r2,r22
 4005424:	108007cc 	andi	r2,r2,31
 4005428:	1000b326 	beq	r2,zero,40056f8 <_dtoa_r+0xda0>
 400542c:	00c00804 	movi	r3,32
 4005430:	1887c83a 	sub	r3,r3,r2
 4005434:	01000104 	movi	r4,4
 4005438:	20c2cd0e 	bge	r4,r3,4005f70 <_dtoa_r+0x1618>
 400543c:	00c00704 	movi	r3,28
 4005440:	1885c83a 	sub	r2,r3,r2
 4005444:	d8c00817 	ldw	r3,32(sp)
 4005448:	a0a9883a 	add	r20,r20,r2
 400544c:	b0ad883a 	add	r22,r22,r2
 4005450:	1887883a 	add	r3,r3,r2
 4005454:	d8c00815 	stw	r3,32(sp)
 4005458:	d9800817 	ldw	r6,32(sp)
 400545c:	0180040e 	bge	zero,r6,4005470 <_dtoa_r+0xb18>
 4005460:	800b883a 	mov	r5,r16
 4005464:	e009883a 	mov	r4,fp
 4005468:	400862c0 	call	400862c <__lshift>
 400546c:	1021883a 	mov	r16,r2
 4005470:	0580050e 	bge	zero,r22,4005488 <_dtoa_r+0xb30>
 4005474:	a80b883a 	mov	r5,r21
 4005478:	b00d883a 	mov	r6,r22
 400547c:	e009883a 	mov	r4,fp
 4005480:	400862c0 	call	400862c <__lshift>
 4005484:	102b883a 	mov	r21,r2
 4005488:	d9c00e17 	ldw	r7,56(sp)
 400548c:	3801211e 	bne	r7,zero,4005914 <_dtoa_r+0xfbc>
 4005490:	d9800617 	ldw	r6,24(sp)
 4005494:	0181380e 	bge	zero,r6,4005978 <_dtoa_r+0x1020>
 4005498:	d8c00b17 	ldw	r3,44(sp)
 400549c:	1800ab1e 	bne	r3,zero,400574c <_dtoa_r+0xdf4>
 40054a0:	dc800717 	ldw	r18,28(sp)
 40054a4:	dcc00617 	ldw	r19,24(sp)
 40054a8:	9029883a 	mov	r20,r18
 40054ac:	00000206 	br	40054b8 <_dtoa_r+0xb60>
 40054b0:	4007f7c0 	call	4007f7c <__multadd>
 40054b4:	1021883a 	mov	r16,r2
 40054b8:	a80b883a 	mov	r5,r21
 40054bc:	8009883a 	mov	r4,r16
 40054c0:	40047580 	call	4004758 <quorem>
 40054c4:	10800c04 	addi	r2,r2,48
 40054c8:	90800005 	stb	r2,0(r18)
 40054cc:	94800044 	addi	r18,r18,1
 40054d0:	9507c83a 	sub	r3,r18,r20
 40054d4:	000f883a 	mov	r7,zero
 40054d8:	01800284 	movi	r6,10
 40054dc:	800b883a 	mov	r5,r16
 40054e0:	e009883a 	mov	r4,fp
 40054e4:	1cfff216 	blt	r3,r19,40054b0 <__reset+0xfa8154b0>
 40054e8:	1011883a 	mov	r8,r2
 40054ec:	d8800617 	ldw	r2,24(sp)
 40054f0:	0082370e 	bge	zero,r2,4005dd0 <_dtoa_r+0x1478>
 40054f4:	d9000717 	ldw	r4,28(sp)
 40054f8:	0025883a 	mov	r18,zero
 40054fc:	20af883a 	add	r23,r4,r2
 4005500:	01800044 	movi	r6,1
 4005504:	800b883a 	mov	r5,r16
 4005508:	e009883a 	mov	r4,fp
 400550c:	da001715 	stw	r8,92(sp)
 4005510:	400862c0 	call	400862c <__lshift>
 4005514:	a80b883a 	mov	r5,r21
 4005518:	1009883a 	mov	r4,r2
 400551c:	d8800915 	stw	r2,36(sp)
 4005520:	40087740 	call	4008774 <__mcmp>
 4005524:	da001717 	ldw	r8,92(sp)
 4005528:	0081800e 	bge	zero,r2,4005b2c <_dtoa_r+0x11d4>
 400552c:	b93fffc3 	ldbu	r4,-1(r23)
 4005530:	b8bfffc4 	addi	r2,r23,-1
 4005534:	1007883a 	mov	r3,r2
 4005538:	01800e44 	movi	r6,57
 400553c:	d9c00717 	ldw	r7,28(sp)
 4005540:	00000506 	br	4005558 <_dtoa_r+0xc00>
 4005544:	18ffffc4 	addi	r3,r3,-1
 4005548:	11c12326 	beq	r2,r7,40059d8 <_dtoa_r+0x1080>
 400554c:	19000003 	ldbu	r4,0(r3)
 4005550:	102f883a 	mov	r23,r2
 4005554:	10bfffc4 	addi	r2,r2,-1
 4005558:	21403fcc 	andi	r5,r4,255
 400555c:	2940201c 	xori	r5,r5,128
 4005560:	297fe004 	addi	r5,r5,-128
 4005564:	29bff726 	beq	r5,r6,4005544 <__reset+0xfa815544>
 4005568:	21000044 	addi	r4,r4,1
 400556c:	11000005 	stb	r4,0(r2)
 4005570:	a80b883a 	mov	r5,r21
 4005574:	e009883a 	mov	r4,fp
 4005578:	4007f540 	call	4007f54 <_Bfree>
 400557c:	883ea026 	beq	r17,zero,4005000 <__reset+0xfa815000>
 4005580:	90000426 	beq	r18,zero,4005594 <_dtoa_r+0xc3c>
 4005584:	94400326 	beq	r18,r17,4005594 <_dtoa_r+0xc3c>
 4005588:	900b883a 	mov	r5,r18
 400558c:	e009883a 	mov	r4,fp
 4005590:	4007f540 	call	4007f54 <_Bfree>
 4005594:	880b883a 	mov	r5,r17
 4005598:	e009883a 	mov	r4,fp
 400559c:	4007f540 	call	4007f54 <_Bfree>
 40055a0:	003e9706 	br	4005000 <__reset+0xfa815000>
 40055a4:	01800044 	movi	r6,1
 40055a8:	d9800e15 	stw	r6,56(sp)
 40055ac:	003d9606 	br	4004c08 <__reset+0xfa814c08>
 40055b0:	d8800817 	ldw	r2,32(sp)
 40055b4:	d8c00517 	ldw	r3,20(sp)
 40055b8:	d8000d15 	stw	zero,52(sp)
 40055bc:	10c5c83a 	sub	r2,r2,r3
 40055c0:	00c9c83a 	sub	r4,zero,r3
 40055c4:	d8800815 	stw	r2,32(sp)
 40055c8:	d9000a15 	stw	r4,40(sp)
 40055cc:	003d9706 	br	4004c2c <__reset+0xfa814c2c>
 40055d0:	05adc83a 	sub	r22,zero,r22
 40055d4:	dd800815 	stw	r22,32(sp)
 40055d8:	002d883a 	mov	r22,zero
 40055dc:	003d8e06 	br	4004c18 <__reset+0xfa814c18>
 40055e0:	d9000517 	ldw	r4,20(sp)
 40055e4:	400e74c0 	call	400e74c <__floatsidf>
 40055e8:	100d883a 	mov	r6,r2
 40055ec:	180f883a 	mov	r7,r3
 40055f0:	a009883a 	mov	r4,r20
 40055f4:	880b883a 	mov	r5,r17
 40055f8:	400d4600 	call	400d460 <__eqdf2>
 40055fc:	103d7126 	beq	r2,zero,4004bc4 <__reset+0xfa814bc4>
 4005600:	d9c00517 	ldw	r7,20(sp)
 4005604:	39ffffc4 	addi	r7,r7,-1
 4005608:	d9c00515 	stw	r7,20(sp)
 400560c:	003d6d06 	br	4004bc4 <__reset+0xfa814bc4>
 4005610:	dd400a17 	ldw	r21,40(sp)
 4005614:	dd000817 	ldw	r20,32(sp)
 4005618:	0023883a 	mov	r17,zero
 400561c:	003f4806 	br	4005340 <__reset+0xfa815340>
 4005620:	10e3c83a 	sub	r17,r2,r3
 4005624:	9448983a 	sll	r4,r18,r17
 4005628:	003d3206 	br	4004af4 <__reset+0xfa814af4>
 400562c:	d8000e15 	stw	zero,56(sp)
 4005630:	003d7506 	br	4004c08 <__reset+0xfa814c08>
 4005634:	b005883a 	mov	r2,r22
 4005638:	003f4506 	br	4005350 <__reset+0xfa815350>
 400563c:	dc000915 	stw	r16,36(sp)
 4005640:	d9800a17 	ldw	r6,40(sp)
 4005644:	d9400917 	ldw	r5,36(sp)
 4005648:	e009883a 	mov	r4,fp
 400564c:	40084ec0 	call	40084ec <__pow5mult>
 4005650:	1021883a 	mov	r16,r2
 4005654:	003f5a06 	br	40053c0 <__reset+0xfa8153c0>
 4005658:	01c00044 	movi	r7,1
 400565c:	d9c00b15 	stw	r7,44(sp)
 4005660:	d8802217 	ldw	r2,136(sp)
 4005664:	0081280e 	bge	zero,r2,4005b08 <_dtoa_r+0x11b0>
 4005668:	100d883a 	mov	r6,r2
 400566c:	1021883a 	mov	r16,r2
 4005670:	d8800c15 	stw	r2,48(sp)
 4005674:	d8800615 	stw	r2,24(sp)
 4005678:	003d8806 	br	4004c9c <__reset+0xfa814c9c>
 400567c:	d8800617 	ldw	r2,24(sp)
 4005680:	00be9b16 	blt	zero,r2,40050f0 <__reset+0xfa8150f0>
 4005684:	10010f1e 	bne	r2,zero,4005ac4 <_dtoa_r+0x116c>
 4005688:	880b883a 	mov	r5,r17
 400568c:	000d883a 	mov	r6,zero
 4005690:	01d00534 	movhi	r7,16404
 4005694:	8009883a 	mov	r4,r16
 4005698:	400d6b80 	call	400d6b8 <__muldf3>
 400569c:	900d883a 	mov	r6,r18
 40056a0:	980f883a 	mov	r7,r19
 40056a4:	1009883a 	mov	r4,r2
 40056a8:	180b883a 	mov	r5,r3
 40056ac:	400d4e80 	call	400d4e8 <__gedf2>
 40056b0:	002b883a 	mov	r21,zero
 40056b4:	0023883a 	mov	r17,zero
 40056b8:	1000bf16 	blt	r2,zero,40059b8 <_dtoa_r+0x1060>
 40056bc:	d9802217 	ldw	r6,136(sp)
 40056c0:	ddc00717 	ldw	r23,28(sp)
 40056c4:	018c303a 	nor	r6,zero,r6
 40056c8:	d9800515 	stw	r6,20(sp)
 40056cc:	a80b883a 	mov	r5,r21
 40056d0:	e009883a 	mov	r4,fp
 40056d4:	4007f540 	call	4007f54 <_Bfree>
 40056d8:	883e4926 	beq	r17,zero,4005000 <__reset+0xfa815000>
 40056dc:	003fad06 	br	4005594 <__reset+0xfa815594>
 40056e0:	d9c01117 	ldw	r7,68(sp)
 40056e4:	3801bc26 	beq	r7,zero,4005dd8 <_dtoa_r+0x1480>
 40056e8:	10810cc4 	addi	r2,r2,1075
 40056ec:	dd400a17 	ldw	r21,40(sp)
 40056f0:	dd000817 	ldw	r20,32(sp)
 40056f4:	003f0a06 	br	4005320 <__reset+0xfa815320>
 40056f8:	00800704 	movi	r2,28
 40056fc:	d9000817 	ldw	r4,32(sp)
 4005700:	a0a9883a 	add	r20,r20,r2
 4005704:	b0ad883a 	add	r22,r22,r2
 4005708:	2089883a 	add	r4,r4,r2
 400570c:	d9000815 	stw	r4,32(sp)
 4005710:	003f5106 	br	4005458 <__reset+0xfa815458>
 4005714:	d8c00317 	ldw	r3,12(sp)
 4005718:	b8c1fc0e 	bge	r23,r3,4005f0c <_dtoa_r+0x15b4>
 400571c:	0027883a 	mov	r19,zero
 4005720:	b805883a 	mov	r2,r23
 4005724:	003f3e06 	br	4005420 <__reset+0xfa815420>
 4005728:	880b883a 	mov	r5,r17
 400572c:	e009883a 	mov	r4,fp
 4005730:	000f883a 	mov	r7,zero
 4005734:	01800284 	movi	r6,10
 4005738:	4007f7c0 	call	4007f7c <__multadd>
 400573c:	d9000c17 	ldw	r4,48(sp)
 4005740:	1023883a 	mov	r17,r2
 4005744:	0102040e 	bge	zero,r4,4005f58 <_dtoa_r+0x1600>
 4005748:	d9000615 	stw	r4,24(sp)
 400574c:	0500050e 	bge	zero,r20,4005764 <_dtoa_r+0xe0c>
 4005750:	880b883a 	mov	r5,r17
 4005754:	a00d883a 	mov	r6,r20
 4005758:	e009883a 	mov	r4,fp
 400575c:	400862c0 	call	400862c <__lshift>
 4005760:	1023883a 	mov	r17,r2
 4005764:	9801241e 	bne	r19,zero,4005bf8 <_dtoa_r+0x12a0>
 4005768:	8829883a 	mov	r20,r17
 400576c:	d9000617 	ldw	r4,24(sp)
 4005770:	dcc00717 	ldw	r19,28(sp)
 4005774:	9480004c 	andi	r18,r18,1
 4005778:	20bfffc4 	addi	r2,r4,-1
 400577c:	9885883a 	add	r2,r19,r2
 4005780:	d8800415 	stw	r2,16(sp)
 4005784:	dc800615 	stw	r18,24(sp)
 4005788:	a80b883a 	mov	r5,r21
 400578c:	8009883a 	mov	r4,r16
 4005790:	40047580 	call	4004758 <quorem>
 4005794:	880b883a 	mov	r5,r17
 4005798:	8009883a 	mov	r4,r16
 400579c:	102f883a 	mov	r23,r2
 40057a0:	40087740 	call	4008774 <__mcmp>
 40057a4:	a80b883a 	mov	r5,r21
 40057a8:	a00d883a 	mov	r6,r20
 40057ac:	e009883a 	mov	r4,fp
 40057b0:	102d883a 	mov	r22,r2
 40057b4:	40087d40 	call	40087d4 <__mdiff>
 40057b8:	1007883a 	mov	r3,r2
 40057bc:	10800317 	ldw	r2,12(r2)
 40057c0:	bc800c04 	addi	r18,r23,48
 40057c4:	180b883a 	mov	r5,r3
 40057c8:	10004e1e 	bne	r2,zero,4005904 <_dtoa_r+0xfac>
 40057cc:	8009883a 	mov	r4,r16
 40057d0:	d8c01615 	stw	r3,88(sp)
 40057d4:	40087740 	call	4008774 <__mcmp>
 40057d8:	d8c01617 	ldw	r3,88(sp)
 40057dc:	e009883a 	mov	r4,fp
 40057e0:	d8801615 	stw	r2,88(sp)
 40057e4:	180b883a 	mov	r5,r3
 40057e8:	4007f540 	call	4007f54 <_Bfree>
 40057ec:	d8801617 	ldw	r2,88(sp)
 40057f0:	1000041e 	bne	r2,zero,4005804 <_dtoa_r+0xeac>
 40057f4:	d9800317 	ldw	r6,12(sp)
 40057f8:	3000021e 	bne	r6,zero,4005804 <_dtoa_r+0xeac>
 40057fc:	d8c00617 	ldw	r3,24(sp)
 4005800:	18003726 	beq	r3,zero,40058e0 <_dtoa_r+0xf88>
 4005804:	b0002016 	blt	r22,zero,4005888 <_dtoa_r+0xf30>
 4005808:	b000041e 	bne	r22,zero,400581c <_dtoa_r+0xec4>
 400580c:	d9000317 	ldw	r4,12(sp)
 4005810:	2000021e 	bne	r4,zero,400581c <_dtoa_r+0xec4>
 4005814:	d8c00617 	ldw	r3,24(sp)
 4005818:	18001b26 	beq	r3,zero,4005888 <_dtoa_r+0xf30>
 400581c:	00810716 	blt	zero,r2,4005c3c <_dtoa_r+0x12e4>
 4005820:	d8c00417 	ldw	r3,16(sp)
 4005824:	9d800044 	addi	r22,r19,1
 4005828:	9c800005 	stb	r18,0(r19)
 400582c:	b02f883a 	mov	r23,r22
 4005830:	98c10626 	beq	r19,r3,4005c4c <_dtoa_r+0x12f4>
 4005834:	800b883a 	mov	r5,r16
 4005838:	000f883a 	mov	r7,zero
 400583c:	01800284 	movi	r6,10
 4005840:	e009883a 	mov	r4,fp
 4005844:	4007f7c0 	call	4007f7c <__multadd>
 4005848:	1021883a 	mov	r16,r2
 400584c:	000f883a 	mov	r7,zero
 4005850:	01800284 	movi	r6,10
 4005854:	880b883a 	mov	r5,r17
 4005858:	e009883a 	mov	r4,fp
 400585c:	8d002526 	beq	r17,r20,40058f4 <_dtoa_r+0xf9c>
 4005860:	4007f7c0 	call	4007f7c <__multadd>
 4005864:	a00b883a 	mov	r5,r20
 4005868:	000f883a 	mov	r7,zero
 400586c:	01800284 	movi	r6,10
 4005870:	e009883a 	mov	r4,fp
 4005874:	1023883a 	mov	r17,r2
 4005878:	4007f7c0 	call	4007f7c <__multadd>
 400587c:	1029883a 	mov	r20,r2
 4005880:	b027883a 	mov	r19,r22
 4005884:	003fc006 	br	4005788 <__reset+0xfa815788>
 4005888:	9011883a 	mov	r8,r18
 400588c:	00800e0e 	bge	zero,r2,40058c8 <_dtoa_r+0xf70>
 4005890:	800b883a 	mov	r5,r16
 4005894:	01800044 	movi	r6,1
 4005898:	e009883a 	mov	r4,fp
 400589c:	da001715 	stw	r8,92(sp)
 40058a0:	400862c0 	call	400862c <__lshift>
 40058a4:	a80b883a 	mov	r5,r21
 40058a8:	1009883a 	mov	r4,r2
 40058ac:	1021883a 	mov	r16,r2
 40058b0:	40087740 	call	4008774 <__mcmp>
 40058b4:	da001717 	ldw	r8,92(sp)
 40058b8:	0081960e 	bge	zero,r2,4005f14 <_dtoa_r+0x15bc>
 40058bc:	00800e44 	movi	r2,57
 40058c0:	40817026 	beq	r8,r2,4005e84 <_dtoa_r+0x152c>
 40058c4:	ba000c44 	addi	r8,r23,49
 40058c8:	8825883a 	mov	r18,r17
 40058cc:	9dc00044 	addi	r23,r19,1
 40058d0:	9a000005 	stb	r8,0(r19)
 40058d4:	a023883a 	mov	r17,r20
 40058d8:	dc000915 	stw	r16,36(sp)
 40058dc:	003f2406 	br	4005570 <__reset+0xfa815570>
 40058e0:	00800e44 	movi	r2,57
 40058e4:	9011883a 	mov	r8,r18
 40058e8:	90816626 	beq	r18,r2,4005e84 <_dtoa_r+0x152c>
 40058ec:	05bff516 	blt	zero,r22,40058c4 <__reset+0xfa8158c4>
 40058f0:	003ff506 	br	40058c8 <__reset+0xfa8158c8>
 40058f4:	4007f7c0 	call	4007f7c <__multadd>
 40058f8:	1023883a 	mov	r17,r2
 40058fc:	1029883a 	mov	r20,r2
 4005900:	003fdf06 	br	4005880 <__reset+0xfa815880>
 4005904:	e009883a 	mov	r4,fp
 4005908:	4007f540 	call	4007f54 <_Bfree>
 400590c:	00800044 	movi	r2,1
 4005910:	003fbc06 	br	4005804 <__reset+0xfa815804>
 4005914:	a80b883a 	mov	r5,r21
 4005918:	8009883a 	mov	r4,r16
 400591c:	40087740 	call	4008774 <__mcmp>
 4005920:	103edb0e 	bge	r2,zero,4005490 <__reset+0xfa815490>
 4005924:	800b883a 	mov	r5,r16
 4005928:	000f883a 	mov	r7,zero
 400592c:	01800284 	movi	r6,10
 4005930:	e009883a 	mov	r4,fp
 4005934:	4007f7c0 	call	4007f7c <__multadd>
 4005938:	1021883a 	mov	r16,r2
 400593c:	d8800517 	ldw	r2,20(sp)
 4005940:	d8c00b17 	ldw	r3,44(sp)
 4005944:	10bfffc4 	addi	r2,r2,-1
 4005948:	d8800515 	stw	r2,20(sp)
 400594c:	183f761e 	bne	r3,zero,4005728 <__reset+0xfa815728>
 4005950:	d9000c17 	ldw	r4,48(sp)
 4005954:	0101730e 	bge	zero,r4,4005f24 <_dtoa_r+0x15cc>
 4005958:	d9000615 	stw	r4,24(sp)
 400595c:	003ed006 	br	40054a0 <__reset+0xfa8154a0>
 4005960:	00800084 	movi	r2,2
 4005964:	3081861e 	bne	r6,r2,4005f80 <_dtoa_r+0x1628>
 4005968:	d8000b15 	stw	zero,44(sp)
 400596c:	003f3c06 	br	4005660 <__reset+0xfa815660>
 4005970:	dc000917 	ldw	r16,36(sp)
 4005974:	003e9206 	br	40053c0 <__reset+0xfa8153c0>
 4005978:	d9c00317 	ldw	r7,12(sp)
 400597c:	00800084 	movi	r2,2
 4005980:	11fec50e 	bge	r2,r7,4005498 <__reset+0xfa815498>
 4005984:	d9000617 	ldw	r4,24(sp)
 4005988:	20013c1e 	bne	r4,zero,4005e7c <_dtoa_r+0x1524>
 400598c:	a80b883a 	mov	r5,r21
 4005990:	000f883a 	mov	r7,zero
 4005994:	01800144 	movi	r6,5
 4005998:	e009883a 	mov	r4,fp
 400599c:	4007f7c0 	call	4007f7c <__multadd>
 40059a0:	100b883a 	mov	r5,r2
 40059a4:	8009883a 	mov	r4,r16
 40059a8:	102b883a 	mov	r21,r2
 40059ac:	40087740 	call	4008774 <__mcmp>
 40059b0:	dc000915 	stw	r16,36(sp)
 40059b4:	00bf410e 	bge	zero,r2,40056bc <__reset+0xfa8156bc>
 40059b8:	d9c00717 	ldw	r7,28(sp)
 40059bc:	00800c44 	movi	r2,49
 40059c0:	38800005 	stb	r2,0(r7)
 40059c4:	d8800517 	ldw	r2,20(sp)
 40059c8:	3dc00044 	addi	r23,r7,1
 40059cc:	10800044 	addi	r2,r2,1
 40059d0:	d8800515 	stw	r2,20(sp)
 40059d4:	003f3d06 	br	40056cc <__reset+0xfa8156cc>
 40059d8:	d9800517 	ldw	r6,20(sp)
 40059dc:	d9c00717 	ldw	r7,28(sp)
 40059e0:	00800c44 	movi	r2,49
 40059e4:	31800044 	addi	r6,r6,1
 40059e8:	d9800515 	stw	r6,20(sp)
 40059ec:	38800005 	stb	r2,0(r7)
 40059f0:	003edf06 	br	4005570 <__reset+0xfa815570>
 40059f4:	d8000b15 	stw	zero,44(sp)
 40059f8:	003c9f06 	br	4004c78 <__reset+0xfa814c78>
 40059fc:	903e7e1e 	bne	r18,zero,40053f8 <__reset+0xfa8153f8>
 4005a00:	00800434 	movhi	r2,16
 4005a04:	10bfffc4 	addi	r2,r2,-1
 4005a08:	9884703a 	and	r2,r19,r2
 4005a0c:	1000ea1e 	bne	r2,zero,4005db8 <_dtoa_r+0x1460>
 4005a10:	9cdffc2c 	andhi	r19,r19,32752
 4005a14:	9800e826 	beq	r19,zero,4005db8 <_dtoa_r+0x1460>
 4005a18:	d9c00817 	ldw	r7,32(sp)
 4005a1c:	b5800044 	addi	r22,r22,1
 4005a20:	04c00044 	movi	r19,1
 4005a24:	39c00044 	addi	r7,r7,1
 4005a28:	d9c00815 	stw	r7,32(sp)
 4005a2c:	d8800d17 	ldw	r2,52(sp)
 4005a30:	103e721e 	bne	r2,zero,40053fc <__reset+0xfa8153fc>
 4005a34:	00800044 	movi	r2,1
 4005a38:	003e7906 	br	4005420 <__reset+0xfa815420>
 4005a3c:	8009883a 	mov	r4,r16
 4005a40:	400e74c0 	call	400e74c <__floatsidf>
 4005a44:	d9800f17 	ldw	r6,60(sp)
 4005a48:	d9c01017 	ldw	r7,64(sp)
 4005a4c:	1009883a 	mov	r4,r2
 4005a50:	180b883a 	mov	r5,r3
 4005a54:	400d6b80 	call	400d6b8 <__muldf3>
 4005a58:	000d883a 	mov	r6,zero
 4005a5c:	01d00734 	movhi	r7,16412
 4005a60:	1009883a 	mov	r4,r2
 4005a64:	180b883a 	mov	r5,r3
 4005a68:	400c2cc0 	call	400c2cc <__adddf3>
 4005a6c:	047f3034 	movhi	r17,64704
 4005a70:	1021883a 	mov	r16,r2
 4005a74:	1c63883a 	add	r17,r3,r17
 4005a78:	d9000f17 	ldw	r4,60(sp)
 4005a7c:	d9401017 	ldw	r5,64(sp)
 4005a80:	000d883a 	mov	r6,zero
 4005a84:	01d00534 	movhi	r7,16404
 4005a88:	400ddd00 	call	400ddd0 <__subdf3>
 4005a8c:	800d883a 	mov	r6,r16
 4005a90:	880f883a 	mov	r7,r17
 4005a94:	1009883a 	mov	r4,r2
 4005a98:	180b883a 	mov	r5,r3
 4005a9c:	102b883a 	mov	r21,r2
 4005aa0:	1829883a 	mov	r20,r3
 4005aa4:	400d4e80 	call	400d4e8 <__gedf2>
 4005aa8:	00806c16 	blt	zero,r2,4005c5c <_dtoa_r+0x1304>
 4005aac:	89e0003c 	xorhi	r7,r17,32768
 4005ab0:	800d883a 	mov	r6,r16
 4005ab4:	a809883a 	mov	r4,r21
 4005ab8:	a00b883a 	mov	r5,r20
 4005abc:	400d5c40 	call	400d5c4 <__ledf2>
 4005ac0:	103d7e0e 	bge	r2,zero,40050bc <__reset+0xfa8150bc>
 4005ac4:	002b883a 	mov	r21,zero
 4005ac8:	0023883a 	mov	r17,zero
 4005acc:	003efb06 	br	40056bc <__reset+0xfa8156bc>
 4005ad0:	d8800717 	ldw	r2,28(sp)
 4005ad4:	003bd006 	br	4004a18 <__reset+0xfa814a18>
 4005ad8:	d9000a17 	ldw	r4,40(sp)
 4005adc:	d9800d17 	ldw	r6,52(sp)
 4005ae0:	dd400a15 	stw	r21,40(sp)
 4005ae4:	a905c83a 	sub	r2,r21,r4
 4005ae8:	308d883a 	add	r6,r6,r2
 4005aec:	d9800d15 	stw	r6,52(sp)
 4005af0:	002b883a 	mov	r21,zero
 4005af4:	003e0606 	br	4005310 <__reset+0xfa815310>
 4005af8:	9023883a 	mov	r17,r18
 4005afc:	9829883a 	mov	r20,r19
 4005b00:	04000084 	movi	r16,2
 4005b04:	003c9206 	br	4004d50 <__reset+0xfa814d50>
 4005b08:	04000044 	movi	r16,1
 4005b0c:	dc000c15 	stw	r16,48(sp)
 4005b10:	dc000615 	stw	r16,24(sp)
 4005b14:	dc002215 	stw	r16,136(sp)
 4005b18:	e0001115 	stw	zero,68(fp)
 4005b1c:	000b883a 	mov	r5,zero
 4005b20:	003c6906 	br	4004cc8 <__reset+0xfa814cc8>
 4005b24:	3021883a 	mov	r16,r6
 4005b28:	003ffb06 	br	4005b18 <__reset+0xfa815b18>
 4005b2c:	1000021e 	bne	r2,zero,4005b38 <_dtoa_r+0x11e0>
 4005b30:	4200004c 	andi	r8,r8,1
 4005b34:	403e7d1e 	bne	r8,zero,400552c <__reset+0xfa81552c>
 4005b38:	01000c04 	movi	r4,48
 4005b3c:	00000106 	br	4005b44 <_dtoa_r+0x11ec>
 4005b40:	102f883a 	mov	r23,r2
 4005b44:	b8bfffc4 	addi	r2,r23,-1
 4005b48:	10c00007 	ldb	r3,0(r2)
 4005b4c:	193ffc26 	beq	r3,r4,4005b40 <__reset+0xfa815b40>
 4005b50:	003e8706 	br	4005570 <__reset+0xfa815570>
 4005b54:	d8800517 	ldw	r2,20(sp)
 4005b58:	00a3c83a 	sub	r17,zero,r2
 4005b5c:	8800a426 	beq	r17,zero,4005df0 <_dtoa_r+0x1498>
 4005b60:	888003cc 	andi	r2,r17,15
 4005b64:	100490fa 	slli	r2,r2,3
 4005b68:	00c10074 	movhi	r3,1025
 4005b6c:	18d3bc04 	addi	r3,r3,20208
 4005b70:	1885883a 	add	r2,r3,r2
 4005b74:	11800017 	ldw	r6,0(r2)
 4005b78:	11c00117 	ldw	r7,4(r2)
 4005b7c:	9009883a 	mov	r4,r18
 4005b80:	980b883a 	mov	r5,r19
 4005b84:	8823d13a 	srai	r17,r17,4
 4005b88:	400d6b80 	call	400d6b8 <__muldf3>
 4005b8c:	d8800f15 	stw	r2,60(sp)
 4005b90:	d8c01015 	stw	r3,64(sp)
 4005b94:	8800e826 	beq	r17,zero,4005f38 <_dtoa_r+0x15e0>
 4005b98:	05010074 	movhi	r20,1025
 4005b9c:	a513b204 	addi	r20,r20,20168
 4005ba0:	04000084 	movi	r16,2
 4005ba4:	8980004c 	andi	r6,r17,1
 4005ba8:	1009883a 	mov	r4,r2
 4005bac:	8823d07a 	srai	r17,r17,1
 4005bb0:	180b883a 	mov	r5,r3
 4005bb4:	30000426 	beq	r6,zero,4005bc8 <_dtoa_r+0x1270>
 4005bb8:	a1800017 	ldw	r6,0(r20)
 4005bbc:	a1c00117 	ldw	r7,4(r20)
 4005bc0:	84000044 	addi	r16,r16,1
 4005bc4:	400d6b80 	call	400d6b8 <__muldf3>
 4005bc8:	a5000204 	addi	r20,r20,8
 4005bcc:	883ff51e 	bne	r17,zero,4005ba4 <__reset+0xfa815ba4>
 4005bd0:	d8800f15 	stw	r2,60(sp)
 4005bd4:	d8c01015 	stw	r3,64(sp)
 4005bd8:	003c7606 	br	4004db4 <__reset+0xfa814db4>
 4005bdc:	00c00c04 	movi	r3,48
 4005be0:	10c00005 	stb	r3,0(r2)
 4005be4:	d8c00517 	ldw	r3,20(sp)
 4005be8:	bd3fffc3 	ldbu	r20,-1(r23)
 4005bec:	18c00044 	addi	r3,r3,1
 4005bf0:	d8c00515 	stw	r3,20(sp)
 4005bf4:	003db906 	br	40052dc <__reset+0xfa8152dc>
 4005bf8:	89400117 	ldw	r5,4(r17)
 4005bfc:	e009883a 	mov	r4,fp
 4005c00:	4007eac0 	call	4007eac <_Balloc>
 4005c04:	89800417 	ldw	r6,16(r17)
 4005c08:	89400304 	addi	r5,r17,12
 4005c0c:	11000304 	addi	r4,r2,12
 4005c10:	31800084 	addi	r6,r6,2
 4005c14:	318d883a 	add	r6,r6,r6
 4005c18:	318d883a 	add	r6,r6,r6
 4005c1c:	1027883a 	mov	r19,r2
 4005c20:	40020140 	call	4002014 <memcpy>
 4005c24:	01800044 	movi	r6,1
 4005c28:	980b883a 	mov	r5,r19
 4005c2c:	e009883a 	mov	r4,fp
 4005c30:	400862c0 	call	400862c <__lshift>
 4005c34:	1029883a 	mov	r20,r2
 4005c38:	003ecc06 	br	400576c <__reset+0xfa81576c>
 4005c3c:	00800e44 	movi	r2,57
 4005c40:	90809026 	beq	r18,r2,4005e84 <_dtoa_r+0x152c>
 4005c44:	92000044 	addi	r8,r18,1
 4005c48:	003f1f06 	br	40058c8 <__reset+0xfa8158c8>
 4005c4c:	9011883a 	mov	r8,r18
 4005c50:	8825883a 	mov	r18,r17
 4005c54:	a023883a 	mov	r17,r20
 4005c58:	003e2906 	br	4005500 <__reset+0xfa815500>
 4005c5c:	002b883a 	mov	r21,zero
 4005c60:	0023883a 	mov	r17,zero
 4005c64:	003f5406 	br	40059b8 <__reset+0xfa8159b8>
 4005c68:	61bfffc4 	addi	r6,r12,-1
 4005c6c:	300490fa 	slli	r2,r6,3
 4005c70:	00c10074 	movhi	r3,1025
 4005c74:	18d3bc04 	addi	r3,r3,20208
 4005c78:	1885883a 	add	r2,r3,r2
 4005c7c:	11000017 	ldw	r4,0(r2)
 4005c80:	11400117 	ldw	r5,4(r2)
 4005c84:	d8800717 	ldw	r2,28(sp)
 4005c88:	880f883a 	mov	r7,r17
 4005c8c:	d9801215 	stw	r6,72(sp)
 4005c90:	800d883a 	mov	r6,r16
 4005c94:	db001615 	stw	r12,88(sp)
 4005c98:	15c00044 	addi	r23,r2,1
 4005c9c:	400d6b80 	call	400d6b8 <__muldf3>
 4005ca0:	d9401017 	ldw	r5,64(sp)
 4005ca4:	d9000f17 	ldw	r4,60(sp)
 4005ca8:	d8c01515 	stw	r3,84(sp)
 4005cac:	d8801415 	stw	r2,80(sp)
 4005cb0:	400e6cc0 	call	400e6cc <__fixdfsi>
 4005cb4:	1009883a 	mov	r4,r2
 4005cb8:	1021883a 	mov	r16,r2
 4005cbc:	400e74c0 	call	400e74c <__floatsidf>
 4005cc0:	d9000f17 	ldw	r4,60(sp)
 4005cc4:	d9401017 	ldw	r5,64(sp)
 4005cc8:	100d883a 	mov	r6,r2
 4005ccc:	180f883a 	mov	r7,r3
 4005cd0:	400ddd00 	call	400ddd0 <__subdf3>
 4005cd4:	1829883a 	mov	r20,r3
 4005cd8:	d8c00717 	ldw	r3,28(sp)
 4005cdc:	84000c04 	addi	r16,r16,48
 4005ce0:	1023883a 	mov	r17,r2
 4005ce4:	1c000005 	stb	r16,0(r3)
 4005ce8:	db001617 	ldw	r12,88(sp)
 4005cec:	00800044 	movi	r2,1
 4005cf0:	60802226 	beq	r12,r2,4005d7c <_dtoa_r+0x1424>
 4005cf4:	d9c00717 	ldw	r7,28(sp)
 4005cf8:	8805883a 	mov	r2,r17
 4005cfc:	b82b883a 	mov	r21,r23
 4005d00:	3b19883a 	add	r12,r7,r12
 4005d04:	6023883a 	mov	r17,r12
 4005d08:	a007883a 	mov	r3,r20
 4005d0c:	dc800f15 	stw	r18,60(sp)
 4005d10:	000d883a 	mov	r6,zero
 4005d14:	01d00934 	movhi	r7,16420
 4005d18:	1009883a 	mov	r4,r2
 4005d1c:	180b883a 	mov	r5,r3
 4005d20:	400d6b80 	call	400d6b8 <__muldf3>
 4005d24:	180b883a 	mov	r5,r3
 4005d28:	1009883a 	mov	r4,r2
 4005d2c:	1829883a 	mov	r20,r3
 4005d30:	1025883a 	mov	r18,r2
 4005d34:	400e6cc0 	call	400e6cc <__fixdfsi>
 4005d38:	1009883a 	mov	r4,r2
 4005d3c:	1021883a 	mov	r16,r2
 4005d40:	400e74c0 	call	400e74c <__floatsidf>
 4005d44:	100d883a 	mov	r6,r2
 4005d48:	180f883a 	mov	r7,r3
 4005d4c:	9009883a 	mov	r4,r18
 4005d50:	a00b883a 	mov	r5,r20
 4005d54:	84000c04 	addi	r16,r16,48
 4005d58:	400ddd00 	call	400ddd0 <__subdf3>
 4005d5c:	ad400044 	addi	r21,r21,1
 4005d60:	ac3fffc5 	stb	r16,-1(r21)
 4005d64:	ac7fea1e 	bne	r21,r17,4005d10 <__reset+0xfa815d10>
 4005d68:	1023883a 	mov	r17,r2
 4005d6c:	d8801217 	ldw	r2,72(sp)
 4005d70:	dc800f17 	ldw	r18,60(sp)
 4005d74:	1829883a 	mov	r20,r3
 4005d78:	b8af883a 	add	r23,r23,r2
 4005d7c:	d9001417 	ldw	r4,80(sp)
 4005d80:	d9401517 	ldw	r5,84(sp)
 4005d84:	000d883a 	mov	r6,zero
 4005d88:	01cff834 	movhi	r7,16352
 4005d8c:	400c2cc0 	call	400c2cc <__adddf3>
 4005d90:	880d883a 	mov	r6,r17
 4005d94:	a00f883a 	mov	r7,r20
 4005d98:	1009883a 	mov	r4,r2
 4005d9c:	180b883a 	mov	r5,r3
 4005da0:	400d5c40 	call	400d5c4 <__ledf2>
 4005da4:	10003e0e 	bge	r2,zero,4005ea0 <_dtoa_r+0x1548>
 4005da8:	d9001317 	ldw	r4,76(sp)
 4005dac:	bd3fffc3 	ldbu	r20,-1(r23)
 4005db0:	d9000515 	stw	r4,20(sp)
 4005db4:	003d3b06 	br	40052a4 <__reset+0xfa8152a4>
 4005db8:	0027883a 	mov	r19,zero
 4005dbc:	003f1b06 	br	4005a2c <__reset+0xfa815a2c>
 4005dc0:	d8800817 	ldw	r2,32(sp)
 4005dc4:	11e9c83a 	sub	r20,r2,r7
 4005dc8:	0005883a 	mov	r2,zero
 4005dcc:	003d5406 	br	4005320 <__reset+0xfa815320>
 4005dd0:	00800044 	movi	r2,1
 4005dd4:	003dc706 	br	40054f4 <__reset+0xfa8154f4>
 4005dd8:	d8c00217 	ldw	r3,8(sp)
 4005ddc:	00800d84 	movi	r2,54
 4005de0:	dd400a17 	ldw	r21,40(sp)
 4005de4:	10c5c83a 	sub	r2,r2,r3
 4005de8:	dd000817 	ldw	r20,32(sp)
 4005dec:	003d4c06 	br	4005320 <__reset+0xfa815320>
 4005df0:	dc800f15 	stw	r18,60(sp)
 4005df4:	dcc01015 	stw	r19,64(sp)
 4005df8:	04000084 	movi	r16,2
 4005dfc:	003bed06 	br	4004db4 <__reset+0xfa814db4>
 4005e00:	d9000617 	ldw	r4,24(sp)
 4005e04:	203f0d26 	beq	r4,zero,4005a3c <__reset+0xfa815a3c>
 4005e08:	d9800c17 	ldw	r6,48(sp)
 4005e0c:	01bcab0e 	bge	zero,r6,40050bc <__reset+0xfa8150bc>
 4005e10:	d9401017 	ldw	r5,64(sp)
 4005e14:	d9000f17 	ldw	r4,60(sp)
 4005e18:	000d883a 	mov	r6,zero
 4005e1c:	01d00934 	movhi	r7,16420
 4005e20:	400d6b80 	call	400d6b8 <__muldf3>
 4005e24:	81000044 	addi	r4,r16,1
 4005e28:	d8800f15 	stw	r2,60(sp)
 4005e2c:	d8c01015 	stw	r3,64(sp)
 4005e30:	400e74c0 	call	400e74c <__floatsidf>
 4005e34:	d9800f17 	ldw	r6,60(sp)
 4005e38:	d9c01017 	ldw	r7,64(sp)
 4005e3c:	1009883a 	mov	r4,r2
 4005e40:	180b883a 	mov	r5,r3
 4005e44:	400d6b80 	call	400d6b8 <__muldf3>
 4005e48:	01d00734 	movhi	r7,16412
 4005e4c:	000d883a 	mov	r6,zero
 4005e50:	1009883a 	mov	r4,r2
 4005e54:	180b883a 	mov	r5,r3
 4005e58:	400c2cc0 	call	400c2cc <__adddf3>
 4005e5c:	d9c00517 	ldw	r7,20(sp)
 4005e60:	047f3034 	movhi	r17,64704
 4005e64:	1021883a 	mov	r16,r2
 4005e68:	39ffffc4 	addi	r7,r7,-1
 4005e6c:	d9c01315 	stw	r7,76(sp)
 4005e70:	1c63883a 	add	r17,r3,r17
 4005e74:	db000c17 	ldw	r12,48(sp)
 4005e78:	003bea06 	br	4004e24 <__reset+0xfa814e24>
 4005e7c:	dc000915 	stw	r16,36(sp)
 4005e80:	003e0e06 	br	40056bc <__reset+0xfa8156bc>
 4005e84:	01000e44 	movi	r4,57
 4005e88:	8825883a 	mov	r18,r17
 4005e8c:	9dc00044 	addi	r23,r19,1
 4005e90:	99000005 	stb	r4,0(r19)
 4005e94:	a023883a 	mov	r17,r20
 4005e98:	dc000915 	stw	r16,36(sp)
 4005e9c:	003da406 	br	4005530 <__reset+0xfa815530>
 4005ea0:	d9801417 	ldw	r6,80(sp)
 4005ea4:	d9c01517 	ldw	r7,84(sp)
 4005ea8:	0009883a 	mov	r4,zero
 4005eac:	014ff834 	movhi	r5,16352
 4005eb0:	400ddd00 	call	400ddd0 <__subdf3>
 4005eb4:	880d883a 	mov	r6,r17
 4005eb8:	a00f883a 	mov	r7,r20
 4005ebc:	1009883a 	mov	r4,r2
 4005ec0:	180b883a 	mov	r5,r3
 4005ec4:	400d4e80 	call	400d4e8 <__gedf2>
 4005ec8:	00bc7c0e 	bge	zero,r2,40050bc <__reset+0xfa8150bc>
 4005ecc:	01000c04 	movi	r4,48
 4005ed0:	00000106 	br	4005ed8 <_dtoa_r+0x1580>
 4005ed4:	102f883a 	mov	r23,r2
 4005ed8:	b8bfffc4 	addi	r2,r23,-1
 4005edc:	10c00007 	ldb	r3,0(r2)
 4005ee0:	193ffc26 	beq	r3,r4,4005ed4 <__reset+0xfa815ed4>
 4005ee4:	d9801317 	ldw	r6,76(sp)
 4005ee8:	d9800515 	stw	r6,20(sp)
 4005eec:	003c4406 	br	4005000 <__reset+0xfa815000>
 4005ef0:	d9801317 	ldw	r6,76(sp)
 4005ef4:	d9800515 	stw	r6,20(sp)
 4005ef8:	003cea06 	br	40052a4 <__reset+0xfa8152a4>
 4005efc:	dd800f17 	ldw	r22,60(sp)
 4005f00:	dcc01017 	ldw	r19,64(sp)
 4005f04:	dc801217 	ldw	r18,72(sp)
 4005f08:	003c6c06 	br	40050bc <__reset+0xfa8150bc>
 4005f0c:	903e031e 	bne	r18,zero,400571c <__reset+0xfa81571c>
 4005f10:	003ebb06 	br	4005a00 <__reset+0xfa815a00>
 4005f14:	103e6c1e 	bne	r2,zero,40058c8 <__reset+0xfa8158c8>
 4005f18:	4080004c 	andi	r2,r8,1
 4005f1c:	103e6a26 	beq	r2,zero,40058c8 <__reset+0xfa8158c8>
 4005f20:	003e6606 	br	40058bc <__reset+0xfa8158bc>
 4005f24:	d8c00317 	ldw	r3,12(sp)
 4005f28:	00800084 	movi	r2,2
 4005f2c:	10c02916 	blt	r2,r3,4005fd4 <_dtoa_r+0x167c>
 4005f30:	d9000c17 	ldw	r4,48(sp)
 4005f34:	003e8806 	br	4005958 <__reset+0xfa815958>
 4005f38:	04000084 	movi	r16,2
 4005f3c:	003b9d06 	br	4004db4 <__reset+0xfa814db4>
 4005f40:	d9001317 	ldw	r4,76(sp)
 4005f44:	d9000515 	stw	r4,20(sp)
 4005f48:	003cd606 	br	40052a4 <__reset+0xfa8152a4>
 4005f4c:	d8801317 	ldw	r2,76(sp)
 4005f50:	d8800515 	stw	r2,20(sp)
 4005f54:	003c2a06 	br	4005000 <__reset+0xfa815000>
 4005f58:	d9800317 	ldw	r6,12(sp)
 4005f5c:	00800084 	movi	r2,2
 4005f60:	11801516 	blt	r2,r6,4005fb8 <_dtoa_r+0x1660>
 4005f64:	d9c00c17 	ldw	r7,48(sp)
 4005f68:	d9c00615 	stw	r7,24(sp)
 4005f6c:	003df706 	br	400574c <__reset+0xfa81574c>
 4005f70:	193d3926 	beq	r3,r4,4005458 <__reset+0xfa815458>
 4005f74:	00c00f04 	movi	r3,60
 4005f78:	1885c83a 	sub	r2,r3,r2
 4005f7c:	003ddf06 	br	40056fc <__reset+0xfa8156fc>
 4005f80:	e009883a 	mov	r4,fp
 4005f84:	e0001115 	stw	zero,68(fp)
 4005f88:	000b883a 	mov	r5,zero
 4005f8c:	4007eac0 	call	4007eac <_Balloc>
 4005f90:	d8800715 	stw	r2,28(sp)
 4005f94:	d8c00717 	ldw	r3,28(sp)
 4005f98:	00bfffc4 	movi	r2,-1
 4005f9c:	01000044 	movi	r4,1
 4005fa0:	d8800c15 	stw	r2,48(sp)
 4005fa4:	e0c01015 	stw	r3,64(fp)
 4005fa8:	d9000b15 	stw	r4,44(sp)
 4005fac:	d8800615 	stw	r2,24(sp)
 4005fb0:	d8002215 	stw	zero,136(sp)
 4005fb4:	003c4106 	br	40050bc <__reset+0xfa8150bc>
 4005fb8:	d8c00c17 	ldw	r3,48(sp)
 4005fbc:	d8c00615 	stw	r3,24(sp)
 4005fc0:	003e7006 	br	4005984 <__reset+0xfa815984>
 4005fc4:	04400044 	movi	r17,1
 4005fc8:	003b2006 	br	4004c4c <__reset+0xfa814c4c>
 4005fcc:	000b883a 	mov	r5,zero
 4005fd0:	003b3d06 	br	4004cc8 <__reset+0xfa814cc8>
 4005fd4:	d8800c17 	ldw	r2,48(sp)
 4005fd8:	d8800615 	stw	r2,24(sp)
 4005fdc:	003e6906 	br	4005984 <__reset+0xfa815984>

04005fe0 <__sflush_r>:
 4005fe0:	2880030b 	ldhu	r2,12(r5)
 4005fe4:	defffb04 	addi	sp,sp,-20
 4005fe8:	dcc00315 	stw	r19,12(sp)
 4005fec:	dc400115 	stw	r17,4(sp)
 4005ff0:	dfc00415 	stw	ra,16(sp)
 4005ff4:	dc800215 	stw	r18,8(sp)
 4005ff8:	dc000015 	stw	r16,0(sp)
 4005ffc:	10c0020c 	andi	r3,r2,8
 4006000:	2823883a 	mov	r17,r5
 4006004:	2027883a 	mov	r19,r4
 4006008:	1800311e 	bne	r3,zero,40060d0 <__sflush_r+0xf0>
 400600c:	28c00117 	ldw	r3,4(r5)
 4006010:	10820014 	ori	r2,r2,2048
 4006014:	2880030d 	sth	r2,12(r5)
 4006018:	00c04b0e 	bge	zero,r3,4006148 <__sflush_r+0x168>
 400601c:	8a000a17 	ldw	r8,40(r17)
 4006020:	40002326 	beq	r8,zero,40060b0 <__sflush_r+0xd0>
 4006024:	9c000017 	ldw	r16,0(r19)
 4006028:	10c4000c 	andi	r3,r2,4096
 400602c:	98000015 	stw	zero,0(r19)
 4006030:	18004826 	beq	r3,zero,4006154 <__sflush_r+0x174>
 4006034:	89801417 	ldw	r6,80(r17)
 4006038:	10c0010c 	andi	r3,r2,4
 400603c:	18000626 	beq	r3,zero,4006058 <__sflush_r+0x78>
 4006040:	88c00117 	ldw	r3,4(r17)
 4006044:	88800c17 	ldw	r2,48(r17)
 4006048:	30cdc83a 	sub	r6,r6,r3
 400604c:	10000226 	beq	r2,zero,4006058 <__sflush_r+0x78>
 4006050:	88800f17 	ldw	r2,60(r17)
 4006054:	308dc83a 	sub	r6,r6,r2
 4006058:	89400717 	ldw	r5,28(r17)
 400605c:	000f883a 	mov	r7,zero
 4006060:	9809883a 	mov	r4,r19
 4006064:	403ee83a 	callr	r8
 4006068:	00ffffc4 	movi	r3,-1
 400606c:	10c04426 	beq	r2,r3,4006180 <__sflush_r+0x1a0>
 4006070:	88c0030b 	ldhu	r3,12(r17)
 4006074:	89000417 	ldw	r4,16(r17)
 4006078:	88000115 	stw	zero,4(r17)
 400607c:	197dffcc 	andi	r5,r3,63487
 4006080:	8940030d 	sth	r5,12(r17)
 4006084:	89000015 	stw	r4,0(r17)
 4006088:	18c4000c 	andi	r3,r3,4096
 400608c:	18002c1e 	bne	r3,zero,4006140 <__sflush_r+0x160>
 4006090:	89400c17 	ldw	r5,48(r17)
 4006094:	9c000015 	stw	r16,0(r19)
 4006098:	28000526 	beq	r5,zero,40060b0 <__sflush_r+0xd0>
 400609c:	88801004 	addi	r2,r17,64
 40060a0:	28800226 	beq	r5,r2,40060ac <__sflush_r+0xcc>
 40060a4:	9809883a 	mov	r4,r19
 40060a8:	400674c0 	call	400674c <_free_r>
 40060ac:	88000c15 	stw	zero,48(r17)
 40060b0:	0005883a 	mov	r2,zero
 40060b4:	dfc00417 	ldw	ra,16(sp)
 40060b8:	dcc00317 	ldw	r19,12(sp)
 40060bc:	dc800217 	ldw	r18,8(sp)
 40060c0:	dc400117 	ldw	r17,4(sp)
 40060c4:	dc000017 	ldw	r16,0(sp)
 40060c8:	dec00504 	addi	sp,sp,20
 40060cc:	f800283a 	ret
 40060d0:	2c800417 	ldw	r18,16(r5)
 40060d4:	903ff626 	beq	r18,zero,40060b0 <__reset+0xfa8160b0>
 40060d8:	2c000017 	ldw	r16,0(r5)
 40060dc:	108000cc 	andi	r2,r2,3
 40060e0:	2c800015 	stw	r18,0(r5)
 40060e4:	84a1c83a 	sub	r16,r16,r18
 40060e8:	1000131e 	bne	r2,zero,4006138 <__sflush_r+0x158>
 40060ec:	28800517 	ldw	r2,20(r5)
 40060f0:	88800215 	stw	r2,8(r17)
 40060f4:	04000316 	blt	zero,r16,4006104 <__sflush_r+0x124>
 40060f8:	003fed06 	br	40060b0 <__reset+0xfa8160b0>
 40060fc:	90a5883a 	add	r18,r18,r2
 4006100:	043feb0e 	bge	zero,r16,40060b0 <__reset+0xfa8160b0>
 4006104:	88800917 	ldw	r2,36(r17)
 4006108:	89400717 	ldw	r5,28(r17)
 400610c:	800f883a 	mov	r7,r16
 4006110:	900d883a 	mov	r6,r18
 4006114:	9809883a 	mov	r4,r19
 4006118:	103ee83a 	callr	r2
 400611c:	80a1c83a 	sub	r16,r16,r2
 4006120:	00bff616 	blt	zero,r2,40060fc <__reset+0xfa8160fc>
 4006124:	88c0030b 	ldhu	r3,12(r17)
 4006128:	00bfffc4 	movi	r2,-1
 400612c:	18c01014 	ori	r3,r3,64
 4006130:	88c0030d 	sth	r3,12(r17)
 4006134:	003fdf06 	br	40060b4 <__reset+0xfa8160b4>
 4006138:	0005883a 	mov	r2,zero
 400613c:	003fec06 	br	40060f0 <__reset+0xfa8160f0>
 4006140:	88801415 	stw	r2,80(r17)
 4006144:	003fd206 	br	4006090 <__reset+0xfa816090>
 4006148:	28c00f17 	ldw	r3,60(r5)
 400614c:	00ffb316 	blt	zero,r3,400601c <__reset+0xfa81601c>
 4006150:	003fd706 	br	40060b0 <__reset+0xfa8160b0>
 4006154:	89400717 	ldw	r5,28(r17)
 4006158:	000d883a 	mov	r6,zero
 400615c:	01c00044 	movi	r7,1
 4006160:	9809883a 	mov	r4,r19
 4006164:	403ee83a 	callr	r8
 4006168:	100d883a 	mov	r6,r2
 400616c:	00bfffc4 	movi	r2,-1
 4006170:	30801426 	beq	r6,r2,40061c4 <__sflush_r+0x1e4>
 4006174:	8880030b 	ldhu	r2,12(r17)
 4006178:	8a000a17 	ldw	r8,40(r17)
 400617c:	003fae06 	br	4006038 <__reset+0xfa816038>
 4006180:	98c00017 	ldw	r3,0(r19)
 4006184:	183fba26 	beq	r3,zero,4006070 <__reset+0xfa816070>
 4006188:	01000744 	movi	r4,29
 400618c:	19000626 	beq	r3,r4,40061a8 <__sflush_r+0x1c8>
 4006190:	01000584 	movi	r4,22
 4006194:	19000426 	beq	r3,r4,40061a8 <__sflush_r+0x1c8>
 4006198:	88c0030b 	ldhu	r3,12(r17)
 400619c:	18c01014 	ori	r3,r3,64
 40061a0:	88c0030d 	sth	r3,12(r17)
 40061a4:	003fc306 	br	40060b4 <__reset+0xfa8160b4>
 40061a8:	8880030b 	ldhu	r2,12(r17)
 40061ac:	88c00417 	ldw	r3,16(r17)
 40061b0:	88000115 	stw	zero,4(r17)
 40061b4:	10bdffcc 	andi	r2,r2,63487
 40061b8:	8880030d 	sth	r2,12(r17)
 40061bc:	88c00015 	stw	r3,0(r17)
 40061c0:	003fb306 	br	4006090 <__reset+0xfa816090>
 40061c4:	98800017 	ldw	r2,0(r19)
 40061c8:	103fea26 	beq	r2,zero,4006174 <__reset+0xfa816174>
 40061cc:	00c00744 	movi	r3,29
 40061d0:	10c00226 	beq	r2,r3,40061dc <__sflush_r+0x1fc>
 40061d4:	00c00584 	movi	r3,22
 40061d8:	10c0031e 	bne	r2,r3,40061e8 <__sflush_r+0x208>
 40061dc:	9c000015 	stw	r16,0(r19)
 40061e0:	0005883a 	mov	r2,zero
 40061e4:	003fb306 	br	40060b4 <__reset+0xfa8160b4>
 40061e8:	88c0030b 	ldhu	r3,12(r17)
 40061ec:	3005883a 	mov	r2,r6
 40061f0:	18c01014 	ori	r3,r3,64
 40061f4:	88c0030d 	sth	r3,12(r17)
 40061f8:	003fae06 	br	40060b4 <__reset+0xfa8160b4>

040061fc <_fflush_r>:
 40061fc:	defffd04 	addi	sp,sp,-12
 4006200:	dc000115 	stw	r16,4(sp)
 4006204:	dfc00215 	stw	ra,8(sp)
 4006208:	2021883a 	mov	r16,r4
 400620c:	20000226 	beq	r4,zero,4006218 <_fflush_r+0x1c>
 4006210:	20800e17 	ldw	r2,56(r4)
 4006214:	10000c26 	beq	r2,zero,4006248 <_fflush_r+0x4c>
 4006218:	2880030f 	ldh	r2,12(r5)
 400621c:	1000051e 	bne	r2,zero,4006234 <_fflush_r+0x38>
 4006220:	0005883a 	mov	r2,zero
 4006224:	dfc00217 	ldw	ra,8(sp)
 4006228:	dc000117 	ldw	r16,4(sp)
 400622c:	dec00304 	addi	sp,sp,12
 4006230:	f800283a 	ret
 4006234:	8009883a 	mov	r4,r16
 4006238:	dfc00217 	ldw	ra,8(sp)
 400623c:	dc000117 	ldw	r16,4(sp)
 4006240:	dec00304 	addi	sp,sp,12
 4006244:	4005fe01 	jmpi	4005fe0 <__sflush_r>
 4006248:	d9400015 	stw	r5,0(sp)
 400624c:	40065d80 	call	40065d8 <__sinit>
 4006250:	d9400017 	ldw	r5,0(sp)
 4006254:	003ff006 	br	4006218 <__reset+0xfa816218>

04006258 <fflush>:
 4006258:	20000526 	beq	r4,zero,4006270 <fflush+0x18>
 400625c:	00810074 	movhi	r2,1025
 4006260:	109c0f04 	addi	r2,r2,28732
 4006264:	200b883a 	mov	r5,r4
 4006268:	11000017 	ldw	r4,0(r2)
 400626c:	40061fc1 	jmpi	40061fc <_fflush_r>
 4006270:	00810074 	movhi	r2,1025
 4006274:	109c0e04 	addi	r2,r2,28728
 4006278:	11000017 	ldw	r4,0(r2)
 400627c:	01410034 	movhi	r5,1024
 4006280:	29587f04 	addi	r5,r5,25084
 4006284:	4006fdc1 	jmpi	4006fdc <_fwalk_reent>

04006288 <__fp_unlock>:
 4006288:	0005883a 	mov	r2,zero
 400628c:	f800283a 	ret

04006290 <_cleanup_r>:
 4006290:	01410074 	movhi	r5,1025
 4006294:	296bab04 	addi	r5,r5,-20820
 4006298:	4006fdc1 	jmpi	4006fdc <_fwalk_reent>

0400629c <__sinit.part.1>:
 400629c:	defff704 	addi	sp,sp,-36
 40062a0:	00c10034 	movhi	r3,1024
 40062a4:	dfc00815 	stw	ra,32(sp)
 40062a8:	ddc00715 	stw	r23,28(sp)
 40062ac:	dd800615 	stw	r22,24(sp)
 40062b0:	dd400515 	stw	r21,20(sp)
 40062b4:	dd000415 	stw	r20,16(sp)
 40062b8:	dcc00315 	stw	r19,12(sp)
 40062bc:	dc800215 	stw	r18,8(sp)
 40062c0:	dc400115 	stw	r17,4(sp)
 40062c4:	dc000015 	stw	r16,0(sp)
 40062c8:	18d8a404 	addi	r3,r3,25232
 40062cc:	24000117 	ldw	r16,4(r4)
 40062d0:	20c00f15 	stw	r3,60(r4)
 40062d4:	2080bb04 	addi	r2,r4,748
 40062d8:	00c000c4 	movi	r3,3
 40062dc:	20c0b915 	stw	r3,740(r4)
 40062e0:	2080ba15 	stw	r2,744(r4)
 40062e4:	2000b815 	stw	zero,736(r4)
 40062e8:	05c00204 	movi	r23,8
 40062ec:	00800104 	movi	r2,4
 40062f0:	2025883a 	mov	r18,r4
 40062f4:	b80d883a 	mov	r6,r23
 40062f8:	81001704 	addi	r4,r16,92
 40062fc:	000b883a 	mov	r5,zero
 4006300:	80000015 	stw	zero,0(r16)
 4006304:	80000115 	stw	zero,4(r16)
 4006308:	80000215 	stw	zero,8(r16)
 400630c:	8080030d 	sth	r2,12(r16)
 4006310:	80001915 	stw	zero,100(r16)
 4006314:	8000038d 	sth	zero,14(r16)
 4006318:	80000415 	stw	zero,16(r16)
 400631c:	80000515 	stw	zero,20(r16)
 4006320:	80000615 	stw	zero,24(r16)
 4006324:	4007d840 	call	4007d84 <memset>
 4006328:	05810074 	movhi	r22,1025
 400632c:	94400217 	ldw	r17,8(r18)
 4006330:	05410074 	movhi	r21,1025
 4006334:	05010074 	movhi	r20,1025
 4006338:	04c10074 	movhi	r19,1025
 400633c:	b5a53504 	addi	r22,r22,-27436
 4006340:	ad654c04 	addi	r21,r21,-27344
 4006344:	a5256b04 	addi	r20,r20,-27220
 4006348:	9ce58204 	addi	r19,r19,-27128
 400634c:	85800815 	stw	r22,32(r16)
 4006350:	85400915 	stw	r21,36(r16)
 4006354:	85000a15 	stw	r20,40(r16)
 4006358:	84c00b15 	stw	r19,44(r16)
 400635c:	84000715 	stw	r16,28(r16)
 4006360:	00800284 	movi	r2,10
 4006364:	8880030d 	sth	r2,12(r17)
 4006368:	00800044 	movi	r2,1
 400636c:	b80d883a 	mov	r6,r23
 4006370:	89001704 	addi	r4,r17,92
 4006374:	000b883a 	mov	r5,zero
 4006378:	88000015 	stw	zero,0(r17)
 400637c:	88000115 	stw	zero,4(r17)
 4006380:	88000215 	stw	zero,8(r17)
 4006384:	88001915 	stw	zero,100(r17)
 4006388:	8880038d 	sth	r2,14(r17)
 400638c:	88000415 	stw	zero,16(r17)
 4006390:	88000515 	stw	zero,20(r17)
 4006394:	88000615 	stw	zero,24(r17)
 4006398:	4007d840 	call	4007d84 <memset>
 400639c:	94000317 	ldw	r16,12(r18)
 40063a0:	00800484 	movi	r2,18
 40063a4:	8c400715 	stw	r17,28(r17)
 40063a8:	8d800815 	stw	r22,32(r17)
 40063ac:	8d400915 	stw	r21,36(r17)
 40063b0:	8d000a15 	stw	r20,40(r17)
 40063b4:	8cc00b15 	stw	r19,44(r17)
 40063b8:	8080030d 	sth	r2,12(r16)
 40063bc:	00800084 	movi	r2,2
 40063c0:	80000015 	stw	zero,0(r16)
 40063c4:	80000115 	stw	zero,4(r16)
 40063c8:	80000215 	stw	zero,8(r16)
 40063cc:	80001915 	stw	zero,100(r16)
 40063d0:	8080038d 	sth	r2,14(r16)
 40063d4:	80000415 	stw	zero,16(r16)
 40063d8:	80000515 	stw	zero,20(r16)
 40063dc:	80000615 	stw	zero,24(r16)
 40063e0:	b80d883a 	mov	r6,r23
 40063e4:	000b883a 	mov	r5,zero
 40063e8:	81001704 	addi	r4,r16,92
 40063ec:	4007d840 	call	4007d84 <memset>
 40063f0:	00800044 	movi	r2,1
 40063f4:	84000715 	stw	r16,28(r16)
 40063f8:	85800815 	stw	r22,32(r16)
 40063fc:	85400915 	stw	r21,36(r16)
 4006400:	85000a15 	stw	r20,40(r16)
 4006404:	84c00b15 	stw	r19,44(r16)
 4006408:	90800e15 	stw	r2,56(r18)
 400640c:	dfc00817 	ldw	ra,32(sp)
 4006410:	ddc00717 	ldw	r23,28(sp)
 4006414:	dd800617 	ldw	r22,24(sp)
 4006418:	dd400517 	ldw	r21,20(sp)
 400641c:	dd000417 	ldw	r20,16(sp)
 4006420:	dcc00317 	ldw	r19,12(sp)
 4006424:	dc800217 	ldw	r18,8(sp)
 4006428:	dc400117 	ldw	r17,4(sp)
 400642c:	dc000017 	ldw	r16,0(sp)
 4006430:	dec00904 	addi	sp,sp,36
 4006434:	f800283a 	ret

04006438 <__fp_lock>:
 4006438:	0005883a 	mov	r2,zero
 400643c:	f800283a 	ret

04006440 <__sfmoreglue>:
 4006440:	defffc04 	addi	sp,sp,-16
 4006444:	dc400115 	stw	r17,4(sp)
 4006448:	2c7fffc4 	addi	r17,r5,-1
 400644c:	8c401a24 	muli	r17,r17,104
 4006450:	dc800215 	stw	r18,8(sp)
 4006454:	2825883a 	mov	r18,r5
 4006458:	89401d04 	addi	r5,r17,116
 400645c:	dc000015 	stw	r16,0(sp)
 4006460:	dfc00315 	stw	ra,12(sp)
 4006464:	40073380 	call	4007338 <_malloc_r>
 4006468:	1021883a 	mov	r16,r2
 400646c:	10000726 	beq	r2,zero,400648c <__sfmoreglue+0x4c>
 4006470:	11000304 	addi	r4,r2,12
 4006474:	10000015 	stw	zero,0(r2)
 4006478:	14800115 	stw	r18,4(r2)
 400647c:	11000215 	stw	r4,8(r2)
 4006480:	89801a04 	addi	r6,r17,104
 4006484:	000b883a 	mov	r5,zero
 4006488:	4007d840 	call	4007d84 <memset>
 400648c:	8005883a 	mov	r2,r16
 4006490:	dfc00317 	ldw	ra,12(sp)
 4006494:	dc800217 	ldw	r18,8(sp)
 4006498:	dc400117 	ldw	r17,4(sp)
 400649c:	dc000017 	ldw	r16,0(sp)
 40064a0:	dec00404 	addi	sp,sp,16
 40064a4:	f800283a 	ret

040064a8 <__sfp>:
 40064a8:	defffb04 	addi	sp,sp,-20
 40064ac:	dc000015 	stw	r16,0(sp)
 40064b0:	04010074 	movhi	r16,1025
 40064b4:	841c0e04 	addi	r16,r16,28728
 40064b8:	dcc00315 	stw	r19,12(sp)
 40064bc:	2027883a 	mov	r19,r4
 40064c0:	81000017 	ldw	r4,0(r16)
 40064c4:	dfc00415 	stw	ra,16(sp)
 40064c8:	dc800215 	stw	r18,8(sp)
 40064cc:	20800e17 	ldw	r2,56(r4)
 40064d0:	dc400115 	stw	r17,4(sp)
 40064d4:	1000021e 	bne	r2,zero,40064e0 <__sfp+0x38>
 40064d8:	400629c0 	call	400629c <__sinit.part.1>
 40064dc:	81000017 	ldw	r4,0(r16)
 40064e0:	2480b804 	addi	r18,r4,736
 40064e4:	047fffc4 	movi	r17,-1
 40064e8:	91000117 	ldw	r4,4(r18)
 40064ec:	94000217 	ldw	r16,8(r18)
 40064f0:	213fffc4 	addi	r4,r4,-1
 40064f4:	20000a16 	blt	r4,zero,4006520 <__sfp+0x78>
 40064f8:	8080030f 	ldh	r2,12(r16)
 40064fc:	10000c26 	beq	r2,zero,4006530 <__sfp+0x88>
 4006500:	80c01d04 	addi	r3,r16,116
 4006504:	00000206 	br	4006510 <__sfp+0x68>
 4006508:	18bfe60f 	ldh	r2,-104(r3)
 400650c:	10000826 	beq	r2,zero,4006530 <__sfp+0x88>
 4006510:	213fffc4 	addi	r4,r4,-1
 4006514:	1c3ffd04 	addi	r16,r3,-12
 4006518:	18c01a04 	addi	r3,r3,104
 400651c:	247ffa1e 	bne	r4,r17,4006508 <__reset+0xfa816508>
 4006520:	90800017 	ldw	r2,0(r18)
 4006524:	10001d26 	beq	r2,zero,400659c <__sfp+0xf4>
 4006528:	1025883a 	mov	r18,r2
 400652c:	003fee06 	br	40064e8 <__reset+0xfa8164e8>
 4006530:	00bfffc4 	movi	r2,-1
 4006534:	8080038d 	sth	r2,14(r16)
 4006538:	00800044 	movi	r2,1
 400653c:	8080030d 	sth	r2,12(r16)
 4006540:	80001915 	stw	zero,100(r16)
 4006544:	80000015 	stw	zero,0(r16)
 4006548:	80000215 	stw	zero,8(r16)
 400654c:	80000115 	stw	zero,4(r16)
 4006550:	80000415 	stw	zero,16(r16)
 4006554:	80000515 	stw	zero,20(r16)
 4006558:	80000615 	stw	zero,24(r16)
 400655c:	01800204 	movi	r6,8
 4006560:	000b883a 	mov	r5,zero
 4006564:	81001704 	addi	r4,r16,92
 4006568:	4007d840 	call	4007d84 <memset>
 400656c:	8005883a 	mov	r2,r16
 4006570:	80000c15 	stw	zero,48(r16)
 4006574:	80000d15 	stw	zero,52(r16)
 4006578:	80001115 	stw	zero,68(r16)
 400657c:	80001215 	stw	zero,72(r16)
 4006580:	dfc00417 	ldw	ra,16(sp)
 4006584:	dcc00317 	ldw	r19,12(sp)
 4006588:	dc800217 	ldw	r18,8(sp)
 400658c:	dc400117 	ldw	r17,4(sp)
 4006590:	dc000017 	ldw	r16,0(sp)
 4006594:	dec00504 	addi	sp,sp,20
 4006598:	f800283a 	ret
 400659c:	01400104 	movi	r5,4
 40065a0:	9809883a 	mov	r4,r19
 40065a4:	40064400 	call	4006440 <__sfmoreglue>
 40065a8:	90800015 	stw	r2,0(r18)
 40065ac:	103fde1e 	bne	r2,zero,4006528 <__reset+0xfa816528>
 40065b0:	00800304 	movi	r2,12
 40065b4:	98800015 	stw	r2,0(r19)
 40065b8:	0005883a 	mov	r2,zero
 40065bc:	003ff006 	br	4006580 <__reset+0xfa816580>

040065c0 <_cleanup>:
 40065c0:	00810074 	movhi	r2,1025
 40065c4:	109c0e04 	addi	r2,r2,28728
 40065c8:	11000017 	ldw	r4,0(r2)
 40065cc:	01410074 	movhi	r5,1025
 40065d0:	296bab04 	addi	r5,r5,-20820
 40065d4:	4006fdc1 	jmpi	4006fdc <_fwalk_reent>

040065d8 <__sinit>:
 40065d8:	20800e17 	ldw	r2,56(r4)
 40065dc:	10000126 	beq	r2,zero,40065e4 <__sinit+0xc>
 40065e0:	f800283a 	ret
 40065e4:	400629c1 	jmpi	400629c <__sinit.part.1>

040065e8 <__sfp_lock_acquire>:
 40065e8:	f800283a 	ret

040065ec <__sfp_lock_release>:
 40065ec:	f800283a 	ret

040065f0 <__sinit_lock_acquire>:
 40065f0:	f800283a 	ret

040065f4 <__sinit_lock_release>:
 40065f4:	f800283a 	ret

040065f8 <__fp_lock_all>:
 40065f8:	00810074 	movhi	r2,1025
 40065fc:	109c0f04 	addi	r2,r2,28732
 4006600:	11000017 	ldw	r4,0(r2)
 4006604:	01410034 	movhi	r5,1024
 4006608:	29590e04 	addi	r5,r5,25656
 400660c:	4006f181 	jmpi	4006f18 <_fwalk>

04006610 <__fp_unlock_all>:
 4006610:	00810074 	movhi	r2,1025
 4006614:	109c0f04 	addi	r2,r2,28732
 4006618:	11000017 	ldw	r4,0(r2)
 400661c:	01410034 	movhi	r5,1024
 4006620:	2958a204 	addi	r5,r5,25224
 4006624:	4006f181 	jmpi	4006f18 <_fwalk>

04006628 <_malloc_trim_r>:
 4006628:	defffb04 	addi	sp,sp,-20
 400662c:	dcc00315 	stw	r19,12(sp)
 4006630:	04c10074 	movhi	r19,1025
 4006634:	dc800215 	stw	r18,8(sp)
 4006638:	dc400115 	stw	r17,4(sp)
 400663c:	dc000015 	stw	r16,0(sp)
 4006640:	dfc00415 	stw	ra,16(sp)
 4006644:	2821883a 	mov	r16,r5
 4006648:	9cd64604 	addi	r19,r19,22808
 400664c:	2025883a 	mov	r18,r4
 4006650:	400f1900 	call	400f190 <__malloc_lock>
 4006654:	98800217 	ldw	r2,8(r19)
 4006658:	14400117 	ldw	r17,4(r2)
 400665c:	00bfff04 	movi	r2,-4
 4006660:	88a2703a 	and	r17,r17,r2
 4006664:	8c21c83a 	sub	r16,r17,r16
 4006668:	8403fbc4 	addi	r16,r16,4079
 400666c:	8020d33a 	srli	r16,r16,12
 4006670:	0083ffc4 	movi	r2,4095
 4006674:	843fffc4 	addi	r16,r16,-1
 4006678:	8020933a 	slli	r16,r16,12
 400667c:	1400060e 	bge	r2,r16,4006698 <_malloc_trim_r+0x70>
 4006680:	000b883a 	mov	r5,zero
 4006684:	9009883a 	mov	r4,r18
 4006688:	40094800 	call	4009480 <_sbrk_r>
 400668c:	98c00217 	ldw	r3,8(r19)
 4006690:	1c47883a 	add	r3,r3,r17
 4006694:	10c00a26 	beq	r2,r3,40066c0 <_malloc_trim_r+0x98>
 4006698:	9009883a 	mov	r4,r18
 400669c:	400f1b40 	call	400f1b4 <__malloc_unlock>
 40066a0:	0005883a 	mov	r2,zero
 40066a4:	dfc00417 	ldw	ra,16(sp)
 40066a8:	dcc00317 	ldw	r19,12(sp)
 40066ac:	dc800217 	ldw	r18,8(sp)
 40066b0:	dc400117 	ldw	r17,4(sp)
 40066b4:	dc000017 	ldw	r16,0(sp)
 40066b8:	dec00504 	addi	sp,sp,20
 40066bc:	f800283a 	ret
 40066c0:	040bc83a 	sub	r5,zero,r16
 40066c4:	9009883a 	mov	r4,r18
 40066c8:	40094800 	call	4009480 <_sbrk_r>
 40066cc:	00ffffc4 	movi	r3,-1
 40066d0:	10c00d26 	beq	r2,r3,4006708 <_malloc_trim_r+0xe0>
 40066d4:	00c10074 	movhi	r3,1025
 40066d8:	18dc3104 	addi	r3,r3,28868
 40066dc:	18800017 	ldw	r2,0(r3)
 40066e0:	99000217 	ldw	r4,8(r19)
 40066e4:	8c23c83a 	sub	r17,r17,r16
 40066e8:	8c400054 	ori	r17,r17,1
 40066ec:	1421c83a 	sub	r16,r2,r16
 40066f0:	24400115 	stw	r17,4(r4)
 40066f4:	9009883a 	mov	r4,r18
 40066f8:	1c000015 	stw	r16,0(r3)
 40066fc:	400f1b40 	call	400f1b4 <__malloc_unlock>
 4006700:	00800044 	movi	r2,1
 4006704:	003fe706 	br	40066a4 <__reset+0xfa8166a4>
 4006708:	000b883a 	mov	r5,zero
 400670c:	9009883a 	mov	r4,r18
 4006710:	40094800 	call	4009480 <_sbrk_r>
 4006714:	99000217 	ldw	r4,8(r19)
 4006718:	014003c4 	movi	r5,15
 400671c:	1107c83a 	sub	r3,r2,r4
 4006720:	28ffdd0e 	bge	r5,r3,4006698 <__reset+0xfa816698>
 4006724:	01410074 	movhi	r5,1025
 4006728:	295c1104 	addi	r5,r5,28740
 400672c:	29400017 	ldw	r5,0(r5)
 4006730:	18c00054 	ori	r3,r3,1
 4006734:	20c00115 	stw	r3,4(r4)
 4006738:	00c10074 	movhi	r3,1025
 400673c:	1145c83a 	sub	r2,r2,r5
 4006740:	18dc3104 	addi	r3,r3,28868
 4006744:	18800015 	stw	r2,0(r3)
 4006748:	003fd306 	br	4006698 <__reset+0xfa816698>

0400674c <_free_r>:
 400674c:	28004126 	beq	r5,zero,4006854 <_free_r+0x108>
 4006750:	defffd04 	addi	sp,sp,-12
 4006754:	dc400115 	stw	r17,4(sp)
 4006758:	dc000015 	stw	r16,0(sp)
 400675c:	2023883a 	mov	r17,r4
 4006760:	2821883a 	mov	r16,r5
 4006764:	dfc00215 	stw	ra,8(sp)
 4006768:	400f1900 	call	400f190 <__malloc_lock>
 400676c:	81ffff17 	ldw	r7,-4(r16)
 4006770:	00bfff84 	movi	r2,-2
 4006774:	01010074 	movhi	r4,1025
 4006778:	81bffe04 	addi	r6,r16,-8
 400677c:	3884703a 	and	r2,r7,r2
 4006780:	21164604 	addi	r4,r4,22808
 4006784:	308b883a 	add	r5,r6,r2
 4006788:	2a400117 	ldw	r9,4(r5)
 400678c:	22000217 	ldw	r8,8(r4)
 4006790:	00ffff04 	movi	r3,-4
 4006794:	48c6703a 	and	r3,r9,r3
 4006798:	2a005726 	beq	r5,r8,40068f8 <_free_r+0x1ac>
 400679c:	28c00115 	stw	r3,4(r5)
 40067a0:	39c0004c 	andi	r7,r7,1
 40067a4:	3800091e 	bne	r7,zero,40067cc <_free_r+0x80>
 40067a8:	823ffe17 	ldw	r8,-8(r16)
 40067ac:	22400204 	addi	r9,r4,8
 40067b0:	320dc83a 	sub	r6,r6,r8
 40067b4:	31c00217 	ldw	r7,8(r6)
 40067b8:	1205883a 	add	r2,r2,r8
 40067bc:	3a406526 	beq	r7,r9,4006954 <_free_r+0x208>
 40067c0:	32000317 	ldw	r8,12(r6)
 40067c4:	3a000315 	stw	r8,12(r7)
 40067c8:	41c00215 	stw	r7,8(r8)
 40067cc:	28cf883a 	add	r7,r5,r3
 40067d0:	39c00117 	ldw	r7,4(r7)
 40067d4:	39c0004c 	andi	r7,r7,1
 40067d8:	38003a26 	beq	r7,zero,40068c4 <_free_r+0x178>
 40067dc:	10c00054 	ori	r3,r2,1
 40067e0:	30c00115 	stw	r3,4(r6)
 40067e4:	3087883a 	add	r3,r6,r2
 40067e8:	18800015 	stw	r2,0(r3)
 40067ec:	00c07fc4 	movi	r3,511
 40067f0:	18801936 	bltu	r3,r2,4006858 <_free_r+0x10c>
 40067f4:	1004d0fa 	srli	r2,r2,3
 40067f8:	01c00044 	movi	r7,1
 40067fc:	21400117 	ldw	r5,4(r4)
 4006800:	10c00044 	addi	r3,r2,1
 4006804:	18c7883a 	add	r3,r3,r3
 4006808:	1005d0ba 	srai	r2,r2,2
 400680c:	18c7883a 	add	r3,r3,r3
 4006810:	18c7883a 	add	r3,r3,r3
 4006814:	1907883a 	add	r3,r3,r4
 4006818:	3884983a 	sll	r2,r7,r2
 400681c:	19c00017 	ldw	r7,0(r3)
 4006820:	1a3ffe04 	addi	r8,r3,-8
 4006824:	1144b03a 	or	r2,r2,r5
 4006828:	32000315 	stw	r8,12(r6)
 400682c:	31c00215 	stw	r7,8(r6)
 4006830:	20800115 	stw	r2,4(r4)
 4006834:	19800015 	stw	r6,0(r3)
 4006838:	39800315 	stw	r6,12(r7)
 400683c:	8809883a 	mov	r4,r17
 4006840:	dfc00217 	ldw	ra,8(sp)
 4006844:	dc400117 	ldw	r17,4(sp)
 4006848:	dc000017 	ldw	r16,0(sp)
 400684c:	dec00304 	addi	sp,sp,12
 4006850:	400f1b41 	jmpi	400f1b4 <__malloc_unlock>
 4006854:	f800283a 	ret
 4006858:	100ad27a 	srli	r5,r2,9
 400685c:	00c00104 	movi	r3,4
 4006860:	19404a36 	bltu	r3,r5,400698c <_free_r+0x240>
 4006864:	100ad1ba 	srli	r5,r2,6
 4006868:	28c00e44 	addi	r3,r5,57
 400686c:	18c7883a 	add	r3,r3,r3
 4006870:	29400e04 	addi	r5,r5,56
 4006874:	18c7883a 	add	r3,r3,r3
 4006878:	18c7883a 	add	r3,r3,r3
 400687c:	1909883a 	add	r4,r3,r4
 4006880:	20c00017 	ldw	r3,0(r4)
 4006884:	01c10074 	movhi	r7,1025
 4006888:	213ffe04 	addi	r4,r4,-8
 400688c:	39d64604 	addi	r7,r7,22808
 4006890:	20c04426 	beq	r4,r3,40069a4 <_free_r+0x258>
 4006894:	01ffff04 	movi	r7,-4
 4006898:	19400117 	ldw	r5,4(r3)
 400689c:	29ca703a 	and	r5,r5,r7
 40068a0:	1140022e 	bgeu	r2,r5,40068ac <_free_r+0x160>
 40068a4:	18c00217 	ldw	r3,8(r3)
 40068a8:	20fffb1e 	bne	r4,r3,4006898 <__reset+0xfa816898>
 40068ac:	19000317 	ldw	r4,12(r3)
 40068b0:	31000315 	stw	r4,12(r6)
 40068b4:	30c00215 	stw	r3,8(r6)
 40068b8:	21800215 	stw	r6,8(r4)
 40068bc:	19800315 	stw	r6,12(r3)
 40068c0:	003fde06 	br	400683c <__reset+0xfa81683c>
 40068c4:	29c00217 	ldw	r7,8(r5)
 40068c8:	10c5883a 	add	r2,r2,r3
 40068cc:	00c10074 	movhi	r3,1025
 40068d0:	18d64804 	addi	r3,r3,22816
 40068d4:	38c03b26 	beq	r7,r3,40069c4 <_free_r+0x278>
 40068d8:	2a000317 	ldw	r8,12(r5)
 40068dc:	11400054 	ori	r5,r2,1
 40068e0:	3087883a 	add	r3,r6,r2
 40068e4:	3a000315 	stw	r8,12(r7)
 40068e8:	41c00215 	stw	r7,8(r8)
 40068ec:	31400115 	stw	r5,4(r6)
 40068f0:	18800015 	stw	r2,0(r3)
 40068f4:	003fbd06 	br	40067ec <__reset+0xfa8167ec>
 40068f8:	39c0004c 	andi	r7,r7,1
 40068fc:	10c5883a 	add	r2,r2,r3
 4006900:	3800071e 	bne	r7,zero,4006920 <_free_r+0x1d4>
 4006904:	81fffe17 	ldw	r7,-8(r16)
 4006908:	31cdc83a 	sub	r6,r6,r7
 400690c:	30c00317 	ldw	r3,12(r6)
 4006910:	31400217 	ldw	r5,8(r6)
 4006914:	11c5883a 	add	r2,r2,r7
 4006918:	28c00315 	stw	r3,12(r5)
 400691c:	19400215 	stw	r5,8(r3)
 4006920:	10c00054 	ori	r3,r2,1
 4006924:	30c00115 	stw	r3,4(r6)
 4006928:	00c10074 	movhi	r3,1025
 400692c:	18dc1204 	addi	r3,r3,28744
 4006930:	18c00017 	ldw	r3,0(r3)
 4006934:	21800215 	stw	r6,8(r4)
 4006938:	10ffc036 	bltu	r2,r3,400683c <__reset+0xfa81683c>
 400693c:	00810074 	movhi	r2,1025
 4006940:	109c2804 	addi	r2,r2,28832
 4006944:	11400017 	ldw	r5,0(r2)
 4006948:	8809883a 	mov	r4,r17
 400694c:	40066280 	call	4006628 <_malloc_trim_r>
 4006950:	003fba06 	br	400683c <__reset+0xfa81683c>
 4006954:	28c9883a 	add	r4,r5,r3
 4006958:	21000117 	ldw	r4,4(r4)
 400695c:	2100004c 	andi	r4,r4,1
 4006960:	2000391e 	bne	r4,zero,4006a48 <_free_r+0x2fc>
 4006964:	29c00217 	ldw	r7,8(r5)
 4006968:	29000317 	ldw	r4,12(r5)
 400696c:	1885883a 	add	r2,r3,r2
 4006970:	10c00054 	ori	r3,r2,1
 4006974:	39000315 	stw	r4,12(r7)
 4006978:	21c00215 	stw	r7,8(r4)
 400697c:	30c00115 	stw	r3,4(r6)
 4006980:	308d883a 	add	r6,r6,r2
 4006984:	30800015 	stw	r2,0(r6)
 4006988:	003fac06 	br	400683c <__reset+0xfa81683c>
 400698c:	00c00504 	movi	r3,20
 4006990:	19401536 	bltu	r3,r5,40069e8 <_free_r+0x29c>
 4006994:	28c01704 	addi	r3,r5,92
 4006998:	18c7883a 	add	r3,r3,r3
 400699c:	294016c4 	addi	r5,r5,91
 40069a0:	003fb406 	br	4006874 <__reset+0xfa816874>
 40069a4:	280bd0ba 	srai	r5,r5,2
 40069a8:	00c00044 	movi	r3,1
 40069ac:	38800117 	ldw	r2,4(r7)
 40069b0:	194a983a 	sll	r5,r3,r5
 40069b4:	2007883a 	mov	r3,r4
 40069b8:	2884b03a 	or	r2,r5,r2
 40069bc:	38800115 	stw	r2,4(r7)
 40069c0:	003fbb06 	br	40068b0 <__reset+0xfa8168b0>
 40069c4:	21800515 	stw	r6,20(r4)
 40069c8:	21800415 	stw	r6,16(r4)
 40069cc:	10c00054 	ori	r3,r2,1
 40069d0:	31c00315 	stw	r7,12(r6)
 40069d4:	31c00215 	stw	r7,8(r6)
 40069d8:	30c00115 	stw	r3,4(r6)
 40069dc:	308d883a 	add	r6,r6,r2
 40069e0:	30800015 	stw	r2,0(r6)
 40069e4:	003f9506 	br	400683c <__reset+0xfa81683c>
 40069e8:	00c01504 	movi	r3,84
 40069ec:	19400536 	bltu	r3,r5,4006a04 <_free_r+0x2b8>
 40069f0:	100ad33a 	srli	r5,r2,12
 40069f4:	28c01bc4 	addi	r3,r5,111
 40069f8:	18c7883a 	add	r3,r3,r3
 40069fc:	29401b84 	addi	r5,r5,110
 4006a00:	003f9c06 	br	4006874 <__reset+0xfa816874>
 4006a04:	00c05504 	movi	r3,340
 4006a08:	19400536 	bltu	r3,r5,4006a20 <_free_r+0x2d4>
 4006a0c:	100ad3fa 	srli	r5,r2,15
 4006a10:	28c01e04 	addi	r3,r5,120
 4006a14:	18c7883a 	add	r3,r3,r3
 4006a18:	29401dc4 	addi	r5,r5,119
 4006a1c:	003f9506 	br	4006874 <__reset+0xfa816874>
 4006a20:	00c15504 	movi	r3,1364
 4006a24:	19400536 	bltu	r3,r5,4006a3c <_free_r+0x2f0>
 4006a28:	100ad4ba 	srli	r5,r2,18
 4006a2c:	28c01f44 	addi	r3,r5,125
 4006a30:	18c7883a 	add	r3,r3,r3
 4006a34:	29401f04 	addi	r5,r5,124
 4006a38:	003f8e06 	br	4006874 <__reset+0xfa816874>
 4006a3c:	00c03f84 	movi	r3,254
 4006a40:	01401f84 	movi	r5,126
 4006a44:	003f8b06 	br	4006874 <__reset+0xfa816874>
 4006a48:	10c00054 	ori	r3,r2,1
 4006a4c:	30c00115 	stw	r3,4(r6)
 4006a50:	308d883a 	add	r6,r6,r2
 4006a54:	30800015 	stw	r2,0(r6)
 4006a58:	003f7806 	br	400683c <__reset+0xfa81683c>

04006a5c <__sfvwrite_r>:
 4006a5c:	30800217 	ldw	r2,8(r6)
 4006a60:	10006726 	beq	r2,zero,4006c00 <__sfvwrite_r+0x1a4>
 4006a64:	28c0030b 	ldhu	r3,12(r5)
 4006a68:	defff404 	addi	sp,sp,-48
 4006a6c:	dd400715 	stw	r21,28(sp)
 4006a70:	dd000615 	stw	r20,24(sp)
 4006a74:	dc000215 	stw	r16,8(sp)
 4006a78:	dfc00b15 	stw	ra,44(sp)
 4006a7c:	df000a15 	stw	fp,40(sp)
 4006a80:	ddc00915 	stw	r23,36(sp)
 4006a84:	dd800815 	stw	r22,32(sp)
 4006a88:	dcc00515 	stw	r19,20(sp)
 4006a8c:	dc800415 	stw	r18,16(sp)
 4006a90:	dc400315 	stw	r17,12(sp)
 4006a94:	1880020c 	andi	r2,r3,8
 4006a98:	2821883a 	mov	r16,r5
 4006a9c:	202b883a 	mov	r21,r4
 4006aa0:	3029883a 	mov	r20,r6
 4006aa4:	10002726 	beq	r2,zero,4006b44 <__sfvwrite_r+0xe8>
 4006aa8:	28800417 	ldw	r2,16(r5)
 4006aac:	10002526 	beq	r2,zero,4006b44 <__sfvwrite_r+0xe8>
 4006ab0:	1880008c 	andi	r2,r3,2
 4006ab4:	a4400017 	ldw	r17,0(r20)
 4006ab8:	10002a26 	beq	r2,zero,4006b64 <__sfvwrite_r+0x108>
 4006abc:	05a00034 	movhi	r22,32768
 4006ac0:	0027883a 	mov	r19,zero
 4006ac4:	0025883a 	mov	r18,zero
 4006ac8:	b5bf0004 	addi	r22,r22,-1024
 4006acc:	980d883a 	mov	r6,r19
 4006ad0:	a809883a 	mov	r4,r21
 4006ad4:	90004626 	beq	r18,zero,4006bf0 <__sfvwrite_r+0x194>
 4006ad8:	900f883a 	mov	r7,r18
 4006adc:	b480022e 	bgeu	r22,r18,4006ae8 <__sfvwrite_r+0x8c>
 4006ae0:	01e00034 	movhi	r7,32768
 4006ae4:	39ff0004 	addi	r7,r7,-1024
 4006ae8:	80800917 	ldw	r2,36(r16)
 4006aec:	81400717 	ldw	r5,28(r16)
 4006af0:	103ee83a 	callr	r2
 4006af4:	0080570e 	bge	zero,r2,4006c54 <__sfvwrite_r+0x1f8>
 4006af8:	a0c00217 	ldw	r3,8(r20)
 4006afc:	98a7883a 	add	r19,r19,r2
 4006b00:	90a5c83a 	sub	r18,r18,r2
 4006b04:	1885c83a 	sub	r2,r3,r2
 4006b08:	a0800215 	stw	r2,8(r20)
 4006b0c:	103fef1e 	bne	r2,zero,4006acc <__reset+0xfa816acc>
 4006b10:	0005883a 	mov	r2,zero
 4006b14:	dfc00b17 	ldw	ra,44(sp)
 4006b18:	df000a17 	ldw	fp,40(sp)
 4006b1c:	ddc00917 	ldw	r23,36(sp)
 4006b20:	dd800817 	ldw	r22,32(sp)
 4006b24:	dd400717 	ldw	r21,28(sp)
 4006b28:	dd000617 	ldw	r20,24(sp)
 4006b2c:	dcc00517 	ldw	r19,20(sp)
 4006b30:	dc800417 	ldw	r18,16(sp)
 4006b34:	dc400317 	ldw	r17,12(sp)
 4006b38:	dc000217 	ldw	r16,8(sp)
 4006b3c:	dec00c04 	addi	sp,sp,48
 4006b40:	f800283a 	ret
 4006b44:	800b883a 	mov	r5,r16
 4006b48:	a809883a 	mov	r4,r21
 4006b4c:	40046040 	call	4004604 <__swsetup_r>
 4006b50:	1000eb1e 	bne	r2,zero,4006f00 <__sfvwrite_r+0x4a4>
 4006b54:	80c0030b 	ldhu	r3,12(r16)
 4006b58:	a4400017 	ldw	r17,0(r20)
 4006b5c:	1880008c 	andi	r2,r3,2
 4006b60:	103fd61e 	bne	r2,zero,4006abc <__reset+0xfa816abc>
 4006b64:	1880004c 	andi	r2,r3,1
 4006b68:	10003f1e 	bne	r2,zero,4006c68 <__sfvwrite_r+0x20c>
 4006b6c:	0039883a 	mov	fp,zero
 4006b70:	0025883a 	mov	r18,zero
 4006b74:	90001a26 	beq	r18,zero,4006be0 <__sfvwrite_r+0x184>
 4006b78:	1880800c 	andi	r2,r3,512
 4006b7c:	84c00217 	ldw	r19,8(r16)
 4006b80:	10002126 	beq	r2,zero,4006c08 <__sfvwrite_r+0x1ac>
 4006b84:	982f883a 	mov	r23,r19
 4006b88:	94c09336 	bltu	r18,r19,4006dd8 <__sfvwrite_r+0x37c>
 4006b8c:	1881200c 	andi	r2,r3,1152
 4006b90:	10009e1e 	bne	r2,zero,4006e0c <__sfvwrite_r+0x3b0>
 4006b94:	81000017 	ldw	r4,0(r16)
 4006b98:	b80d883a 	mov	r6,r23
 4006b9c:	e00b883a 	mov	r5,fp
 4006ba0:	4007c280 	call	4007c28 <memmove>
 4006ba4:	80c00217 	ldw	r3,8(r16)
 4006ba8:	81000017 	ldw	r4,0(r16)
 4006bac:	9005883a 	mov	r2,r18
 4006bb0:	1ce7c83a 	sub	r19,r3,r19
 4006bb4:	25cf883a 	add	r7,r4,r23
 4006bb8:	84c00215 	stw	r19,8(r16)
 4006bbc:	81c00015 	stw	r7,0(r16)
 4006bc0:	a0c00217 	ldw	r3,8(r20)
 4006bc4:	e0b9883a 	add	fp,fp,r2
 4006bc8:	90a5c83a 	sub	r18,r18,r2
 4006bcc:	18a7c83a 	sub	r19,r3,r2
 4006bd0:	a4c00215 	stw	r19,8(r20)
 4006bd4:	983fce26 	beq	r19,zero,4006b10 <__reset+0xfa816b10>
 4006bd8:	80c0030b 	ldhu	r3,12(r16)
 4006bdc:	903fe61e 	bne	r18,zero,4006b78 <__reset+0xfa816b78>
 4006be0:	8f000017 	ldw	fp,0(r17)
 4006be4:	8c800117 	ldw	r18,4(r17)
 4006be8:	8c400204 	addi	r17,r17,8
 4006bec:	003fe106 	br	4006b74 <__reset+0xfa816b74>
 4006bf0:	8cc00017 	ldw	r19,0(r17)
 4006bf4:	8c800117 	ldw	r18,4(r17)
 4006bf8:	8c400204 	addi	r17,r17,8
 4006bfc:	003fb306 	br	4006acc <__reset+0xfa816acc>
 4006c00:	0005883a 	mov	r2,zero
 4006c04:	f800283a 	ret
 4006c08:	81000017 	ldw	r4,0(r16)
 4006c0c:	80800417 	ldw	r2,16(r16)
 4006c10:	11005736 	bltu	r2,r4,4006d70 <__sfvwrite_r+0x314>
 4006c14:	85c00517 	ldw	r23,20(r16)
 4006c18:	95c05536 	bltu	r18,r23,4006d70 <__sfvwrite_r+0x314>
 4006c1c:	00a00034 	movhi	r2,32768
 4006c20:	10bfffc4 	addi	r2,r2,-1
 4006c24:	9009883a 	mov	r4,r18
 4006c28:	1480012e 	bgeu	r2,r18,4006c30 <__sfvwrite_r+0x1d4>
 4006c2c:	1009883a 	mov	r4,r2
 4006c30:	b80b883a 	mov	r5,r23
 4006c34:	400c1180 	call	400c118 <__divsi3>
 4006c38:	15cf383a 	mul	r7,r2,r23
 4006c3c:	81400717 	ldw	r5,28(r16)
 4006c40:	80800917 	ldw	r2,36(r16)
 4006c44:	e00d883a 	mov	r6,fp
 4006c48:	a809883a 	mov	r4,r21
 4006c4c:	103ee83a 	callr	r2
 4006c50:	00bfdb16 	blt	zero,r2,4006bc0 <__reset+0xfa816bc0>
 4006c54:	8080030b 	ldhu	r2,12(r16)
 4006c58:	10801014 	ori	r2,r2,64
 4006c5c:	8080030d 	sth	r2,12(r16)
 4006c60:	00bfffc4 	movi	r2,-1
 4006c64:	003fab06 	br	4006b14 <__reset+0xfa816b14>
 4006c68:	0027883a 	mov	r19,zero
 4006c6c:	0011883a 	mov	r8,zero
 4006c70:	0039883a 	mov	fp,zero
 4006c74:	0025883a 	mov	r18,zero
 4006c78:	90001f26 	beq	r18,zero,4006cf8 <__sfvwrite_r+0x29c>
 4006c7c:	40005a26 	beq	r8,zero,4006de8 <__sfvwrite_r+0x38c>
 4006c80:	982d883a 	mov	r22,r19
 4006c84:	94c0012e 	bgeu	r18,r19,4006c8c <__sfvwrite_r+0x230>
 4006c88:	902d883a 	mov	r22,r18
 4006c8c:	81000017 	ldw	r4,0(r16)
 4006c90:	80800417 	ldw	r2,16(r16)
 4006c94:	b02f883a 	mov	r23,r22
 4006c98:	81c00517 	ldw	r7,20(r16)
 4006c9c:	1100032e 	bgeu	r2,r4,4006cac <__sfvwrite_r+0x250>
 4006ca0:	80c00217 	ldw	r3,8(r16)
 4006ca4:	38c7883a 	add	r3,r7,r3
 4006ca8:	1d801816 	blt	r3,r22,4006d0c <__sfvwrite_r+0x2b0>
 4006cac:	b1c03e16 	blt	r22,r7,4006da8 <__sfvwrite_r+0x34c>
 4006cb0:	80800917 	ldw	r2,36(r16)
 4006cb4:	81400717 	ldw	r5,28(r16)
 4006cb8:	e00d883a 	mov	r6,fp
 4006cbc:	da000115 	stw	r8,4(sp)
 4006cc0:	a809883a 	mov	r4,r21
 4006cc4:	103ee83a 	callr	r2
 4006cc8:	102f883a 	mov	r23,r2
 4006ccc:	da000117 	ldw	r8,4(sp)
 4006cd0:	00bfe00e 	bge	zero,r2,4006c54 <__reset+0xfa816c54>
 4006cd4:	9de7c83a 	sub	r19,r19,r23
 4006cd8:	98001f26 	beq	r19,zero,4006d58 <__sfvwrite_r+0x2fc>
 4006cdc:	a0800217 	ldw	r2,8(r20)
 4006ce0:	e5f9883a 	add	fp,fp,r23
 4006ce4:	95e5c83a 	sub	r18,r18,r23
 4006ce8:	15efc83a 	sub	r23,r2,r23
 4006cec:	a5c00215 	stw	r23,8(r20)
 4006cf0:	b83f8726 	beq	r23,zero,4006b10 <__reset+0xfa816b10>
 4006cf4:	903fe11e 	bne	r18,zero,4006c7c <__reset+0xfa816c7c>
 4006cf8:	8f000017 	ldw	fp,0(r17)
 4006cfc:	8c800117 	ldw	r18,4(r17)
 4006d00:	0011883a 	mov	r8,zero
 4006d04:	8c400204 	addi	r17,r17,8
 4006d08:	003fdb06 	br	4006c78 <__reset+0xfa816c78>
 4006d0c:	180d883a 	mov	r6,r3
 4006d10:	e00b883a 	mov	r5,fp
 4006d14:	da000115 	stw	r8,4(sp)
 4006d18:	d8c00015 	stw	r3,0(sp)
 4006d1c:	4007c280 	call	4007c28 <memmove>
 4006d20:	d8c00017 	ldw	r3,0(sp)
 4006d24:	80800017 	ldw	r2,0(r16)
 4006d28:	800b883a 	mov	r5,r16
 4006d2c:	a809883a 	mov	r4,r21
 4006d30:	10c5883a 	add	r2,r2,r3
 4006d34:	80800015 	stw	r2,0(r16)
 4006d38:	d8c00015 	stw	r3,0(sp)
 4006d3c:	40061fc0 	call	40061fc <_fflush_r>
 4006d40:	d8c00017 	ldw	r3,0(sp)
 4006d44:	da000117 	ldw	r8,4(sp)
 4006d48:	103fc21e 	bne	r2,zero,4006c54 <__reset+0xfa816c54>
 4006d4c:	182f883a 	mov	r23,r3
 4006d50:	9de7c83a 	sub	r19,r19,r23
 4006d54:	983fe11e 	bne	r19,zero,4006cdc <__reset+0xfa816cdc>
 4006d58:	800b883a 	mov	r5,r16
 4006d5c:	a809883a 	mov	r4,r21
 4006d60:	40061fc0 	call	40061fc <_fflush_r>
 4006d64:	103fbb1e 	bne	r2,zero,4006c54 <__reset+0xfa816c54>
 4006d68:	0011883a 	mov	r8,zero
 4006d6c:	003fdb06 	br	4006cdc <__reset+0xfa816cdc>
 4006d70:	94c0012e 	bgeu	r18,r19,4006d78 <__sfvwrite_r+0x31c>
 4006d74:	9027883a 	mov	r19,r18
 4006d78:	980d883a 	mov	r6,r19
 4006d7c:	e00b883a 	mov	r5,fp
 4006d80:	4007c280 	call	4007c28 <memmove>
 4006d84:	80800217 	ldw	r2,8(r16)
 4006d88:	80c00017 	ldw	r3,0(r16)
 4006d8c:	14c5c83a 	sub	r2,r2,r19
 4006d90:	1cc7883a 	add	r3,r3,r19
 4006d94:	80800215 	stw	r2,8(r16)
 4006d98:	80c00015 	stw	r3,0(r16)
 4006d9c:	10004326 	beq	r2,zero,4006eac <__sfvwrite_r+0x450>
 4006da0:	9805883a 	mov	r2,r19
 4006da4:	003f8606 	br	4006bc0 <__reset+0xfa816bc0>
 4006da8:	b00d883a 	mov	r6,r22
 4006dac:	e00b883a 	mov	r5,fp
 4006db0:	da000115 	stw	r8,4(sp)
 4006db4:	4007c280 	call	4007c28 <memmove>
 4006db8:	80800217 	ldw	r2,8(r16)
 4006dbc:	80c00017 	ldw	r3,0(r16)
 4006dc0:	da000117 	ldw	r8,4(sp)
 4006dc4:	1585c83a 	sub	r2,r2,r22
 4006dc8:	1dad883a 	add	r22,r3,r22
 4006dcc:	80800215 	stw	r2,8(r16)
 4006dd0:	85800015 	stw	r22,0(r16)
 4006dd4:	003fbf06 	br	4006cd4 <__reset+0xfa816cd4>
 4006dd8:	81000017 	ldw	r4,0(r16)
 4006ddc:	9027883a 	mov	r19,r18
 4006de0:	902f883a 	mov	r23,r18
 4006de4:	003f6c06 	br	4006b98 <__reset+0xfa816b98>
 4006de8:	900d883a 	mov	r6,r18
 4006dec:	01400284 	movi	r5,10
 4006df0:	e009883a 	mov	r4,fp
 4006df4:	4007b440 	call	4007b44 <memchr>
 4006df8:	10003e26 	beq	r2,zero,4006ef4 <__sfvwrite_r+0x498>
 4006dfc:	10800044 	addi	r2,r2,1
 4006e00:	1727c83a 	sub	r19,r2,fp
 4006e04:	02000044 	movi	r8,1
 4006e08:	003f9d06 	br	4006c80 <__reset+0xfa816c80>
 4006e0c:	80800517 	ldw	r2,20(r16)
 4006e10:	81400417 	ldw	r5,16(r16)
 4006e14:	81c00017 	ldw	r7,0(r16)
 4006e18:	10a7883a 	add	r19,r2,r2
 4006e1c:	9885883a 	add	r2,r19,r2
 4006e20:	1026d7fa 	srli	r19,r2,31
 4006e24:	396dc83a 	sub	r22,r7,r5
 4006e28:	b1000044 	addi	r4,r22,1
 4006e2c:	9885883a 	add	r2,r19,r2
 4006e30:	1027d07a 	srai	r19,r2,1
 4006e34:	2485883a 	add	r2,r4,r18
 4006e38:	980d883a 	mov	r6,r19
 4006e3c:	9880022e 	bgeu	r19,r2,4006e48 <__sfvwrite_r+0x3ec>
 4006e40:	1027883a 	mov	r19,r2
 4006e44:	100d883a 	mov	r6,r2
 4006e48:	18c1000c 	andi	r3,r3,1024
 4006e4c:	18001c26 	beq	r3,zero,4006ec0 <__sfvwrite_r+0x464>
 4006e50:	300b883a 	mov	r5,r6
 4006e54:	a809883a 	mov	r4,r21
 4006e58:	40073380 	call	4007338 <_malloc_r>
 4006e5c:	102f883a 	mov	r23,r2
 4006e60:	10002926 	beq	r2,zero,4006f08 <__sfvwrite_r+0x4ac>
 4006e64:	81400417 	ldw	r5,16(r16)
 4006e68:	b00d883a 	mov	r6,r22
 4006e6c:	1009883a 	mov	r4,r2
 4006e70:	40020140 	call	4002014 <memcpy>
 4006e74:	8080030b 	ldhu	r2,12(r16)
 4006e78:	00fedfc4 	movi	r3,-1153
 4006e7c:	10c4703a 	and	r2,r2,r3
 4006e80:	10802014 	ori	r2,r2,128
 4006e84:	8080030d 	sth	r2,12(r16)
 4006e88:	bd89883a 	add	r4,r23,r22
 4006e8c:	9d8fc83a 	sub	r7,r19,r22
 4006e90:	85c00415 	stw	r23,16(r16)
 4006e94:	84c00515 	stw	r19,20(r16)
 4006e98:	81000015 	stw	r4,0(r16)
 4006e9c:	9027883a 	mov	r19,r18
 4006ea0:	81c00215 	stw	r7,8(r16)
 4006ea4:	902f883a 	mov	r23,r18
 4006ea8:	003f3b06 	br	4006b98 <__reset+0xfa816b98>
 4006eac:	800b883a 	mov	r5,r16
 4006eb0:	a809883a 	mov	r4,r21
 4006eb4:	40061fc0 	call	40061fc <_fflush_r>
 4006eb8:	103fb926 	beq	r2,zero,4006da0 <__reset+0xfa816da0>
 4006ebc:	003f6506 	br	4006c54 <__reset+0xfa816c54>
 4006ec0:	a809883a 	mov	r4,r21
 4006ec4:	4008ea80 	call	4008ea8 <_realloc_r>
 4006ec8:	102f883a 	mov	r23,r2
 4006ecc:	103fee1e 	bne	r2,zero,4006e88 <__reset+0xfa816e88>
 4006ed0:	81400417 	ldw	r5,16(r16)
 4006ed4:	a809883a 	mov	r4,r21
 4006ed8:	400674c0 	call	400674c <_free_r>
 4006edc:	8080030b 	ldhu	r2,12(r16)
 4006ee0:	00ffdfc4 	movi	r3,-129
 4006ee4:	1884703a 	and	r2,r3,r2
 4006ee8:	00c00304 	movi	r3,12
 4006eec:	a8c00015 	stw	r3,0(r21)
 4006ef0:	003f5906 	br	4006c58 <__reset+0xfa816c58>
 4006ef4:	94c00044 	addi	r19,r18,1
 4006ef8:	02000044 	movi	r8,1
 4006efc:	003f6006 	br	4006c80 <__reset+0xfa816c80>
 4006f00:	00bfffc4 	movi	r2,-1
 4006f04:	003f0306 	br	4006b14 <__reset+0xfa816b14>
 4006f08:	00800304 	movi	r2,12
 4006f0c:	a8800015 	stw	r2,0(r21)
 4006f10:	8080030b 	ldhu	r2,12(r16)
 4006f14:	003f5006 	br	4006c58 <__reset+0xfa816c58>

04006f18 <_fwalk>:
 4006f18:	defff704 	addi	sp,sp,-36
 4006f1c:	dd000415 	stw	r20,16(sp)
 4006f20:	dfc00815 	stw	ra,32(sp)
 4006f24:	ddc00715 	stw	r23,28(sp)
 4006f28:	dd800615 	stw	r22,24(sp)
 4006f2c:	dd400515 	stw	r21,20(sp)
 4006f30:	dcc00315 	stw	r19,12(sp)
 4006f34:	dc800215 	stw	r18,8(sp)
 4006f38:	dc400115 	stw	r17,4(sp)
 4006f3c:	dc000015 	stw	r16,0(sp)
 4006f40:	2500b804 	addi	r20,r4,736
 4006f44:	a0002326 	beq	r20,zero,4006fd4 <_fwalk+0xbc>
 4006f48:	282b883a 	mov	r21,r5
 4006f4c:	002f883a 	mov	r23,zero
 4006f50:	05800044 	movi	r22,1
 4006f54:	04ffffc4 	movi	r19,-1
 4006f58:	a4400117 	ldw	r17,4(r20)
 4006f5c:	a4800217 	ldw	r18,8(r20)
 4006f60:	8c7fffc4 	addi	r17,r17,-1
 4006f64:	88000d16 	blt	r17,zero,4006f9c <_fwalk+0x84>
 4006f68:	94000304 	addi	r16,r18,12
 4006f6c:	94800384 	addi	r18,r18,14
 4006f70:	8080000b 	ldhu	r2,0(r16)
 4006f74:	8c7fffc4 	addi	r17,r17,-1
 4006f78:	813ffd04 	addi	r4,r16,-12
 4006f7c:	b080042e 	bgeu	r22,r2,4006f90 <_fwalk+0x78>
 4006f80:	9080000f 	ldh	r2,0(r18)
 4006f84:	14c00226 	beq	r2,r19,4006f90 <_fwalk+0x78>
 4006f88:	a83ee83a 	callr	r21
 4006f8c:	b8aeb03a 	or	r23,r23,r2
 4006f90:	84001a04 	addi	r16,r16,104
 4006f94:	94801a04 	addi	r18,r18,104
 4006f98:	8cfff51e 	bne	r17,r19,4006f70 <__reset+0xfa816f70>
 4006f9c:	a5000017 	ldw	r20,0(r20)
 4006fa0:	a03fed1e 	bne	r20,zero,4006f58 <__reset+0xfa816f58>
 4006fa4:	b805883a 	mov	r2,r23
 4006fa8:	dfc00817 	ldw	ra,32(sp)
 4006fac:	ddc00717 	ldw	r23,28(sp)
 4006fb0:	dd800617 	ldw	r22,24(sp)
 4006fb4:	dd400517 	ldw	r21,20(sp)
 4006fb8:	dd000417 	ldw	r20,16(sp)
 4006fbc:	dcc00317 	ldw	r19,12(sp)
 4006fc0:	dc800217 	ldw	r18,8(sp)
 4006fc4:	dc400117 	ldw	r17,4(sp)
 4006fc8:	dc000017 	ldw	r16,0(sp)
 4006fcc:	dec00904 	addi	sp,sp,36
 4006fd0:	f800283a 	ret
 4006fd4:	002f883a 	mov	r23,zero
 4006fd8:	003ff206 	br	4006fa4 <__reset+0xfa816fa4>

04006fdc <_fwalk_reent>:
 4006fdc:	defff704 	addi	sp,sp,-36
 4006fe0:	dd000415 	stw	r20,16(sp)
 4006fe4:	dfc00815 	stw	ra,32(sp)
 4006fe8:	ddc00715 	stw	r23,28(sp)
 4006fec:	dd800615 	stw	r22,24(sp)
 4006ff0:	dd400515 	stw	r21,20(sp)
 4006ff4:	dcc00315 	stw	r19,12(sp)
 4006ff8:	dc800215 	stw	r18,8(sp)
 4006ffc:	dc400115 	stw	r17,4(sp)
 4007000:	dc000015 	stw	r16,0(sp)
 4007004:	2500b804 	addi	r20,r4,736
 4007008:	a0002326 	beq	r20,zero,4007098 <_fwalk_reent+0xbc>
 400700c:	282b883a 	mov	r21,r5
 4007010:	2027883a 	mov	r19,r4
 4007014:	002f883a 	mov	r23,zero
 4007018:	05800044 	movi	r22,1
 400701c:	04bfffc4 	movi	r18,-1
 4007020:	a4400117 	ldw	r17,4(r20)
 4007024:	a4000217 	ldw	r16,8(r20)
 4007028:	8c7fffc4 	addi	r17,r17,-1
 400702c:	88000c16 	blt	r17,zero,4007060 <_fwalk_reent+0x84>
 4007030:	84000304 	addi	r16,r16,12
 4007034:	8080000b 	ldhu	r2,0(r16)
 4007038:	8c7fffc4 	addi	r17,r17,-1
 400703c:	817ffd04 	addi	r5,r16,-12
 4007040:	b080052e 	bgeu	r22,r2,4007058 <_fwalk_reent+0x7c>
 4007044:	8080008f 	ldh	r2,2(r16)
 4007048:	9809883a 	mov	r4,r19
 400704c:	14800226 	beq	r2,r18,4007058 <_fwalk_reent+0x7c>
 4007050:	a83ee83a 	callr	r21
 4007054:	b8aeb03a 	or	r23,r23,r2
 4007058:	84001a04 	addi	r16,r16,104
 400705c:	8cbff51e 	bne	r17,r18,4007034 <__reset+0xfa817034>
 4007060:	a5000017 	ldw	r20,0(r20)
 4007064:	a03fee1e 	bne	r20,zero,4007020 <__reset+0xfa817020>
 4007068:	b805883a 	mov	r2,r23
 400706c:	dfc00817 	ldw	ra,32(sp)
 4007070:	ddc00717 	ldw	r23,28(sp)
 4007074:	dd800617 	ldw	r22,24(sp)
 4007078:	dd400517 	ldw	r21,20(sp)
 400707c:	dd000417 	ldw	r20,16(sp)
 4007080:	dcc00317 	ldw	r19,12(sp)
 4007084:	dc800217 	ldw	r18,8(sp)
 4007088:	dc400117 	ldw	r17,4(sp)
 400708c:	dc000017 	ldw	r16,0(sp)
 4007090:	dec00904 	addi	sp,sp,36
 4007094:	f800283a 	ret
 4007098:	002f883a 	mov	r23,zero
 400709c:	003ff206 	br	4007068 <__reset+0xfa817068>

040070a0 <_setlocale_r>:
 40070a0:	30001b26 	beq	r6,zero,4007110 <_setlocale_r+0x70>
 40070a4:	01410074 	movhi	r5,1025
 40070a8:	defffe04 	addi	sp,sp,-8
 40070ac:	2953a204 	addi	r5,r5,20104
 40070b0:	3009883a 	mov	r4,r6
 40070b4:	dc000015 	stw	r16,0(sp)
 40070b8:	dfc00115 	stw	ra,4(sp)
 40070bc:	3021883a 	mov	r16,r6
 40070c0:	40096100 	call	4009610 <strcmp>
 40070c4:	1000061e 	bne	r2,zero,40070e0 <_setlocale_r+0x40>
 40070c8:	00810074 	movhi	r2,1025
 40070cc:	1093a104 	addi	r2,r2,20100
 40070d0:	dfc00117 	ldw	ra,4(sp)
 40070d4:	dc000017 	ldw	r16,0(sp)
 40070d8:	dec00204 	addi	sp,sp,8
 40070dc:	f800283a 	ret
 40070e0:	01410074 	movhi	r5,1025
 40070e4:	2953a104 	addi	r5,r5,20100
 40070e8:	8009883a 	mov	r4,r16
 40070ec:	40096100 	call	4009610 <strcmp>
 40070f0:	103ff526 	beq	r2,zero,40070c8 <__reset+0xfa8170c8>
 40070f4:	01410074 	movhi	r5,1025
 40070f8:	29538c04 	addi	r5,r5,20016
 40070fc:	8009883a 	mov	r4,r16
 4007100:	40096100 	call	4009610 <strcmp>
 4007104:	103ff026 	beq	r2,zero,40070c8 <__reset+0xfa8170c8>
 4007108:	0005883a 	mov	r2,zero
 400710c:	003ff006 	br	40070d0 <__reset+0xfa8170d0>
 4007110:	00810074 	movhi	r2,1025
 4007114:	1093a104 	addi	r2,r2,20100
 4007118:	f800283a 	ret

0400711c <__locale_charset>:
 400711c:	00810074 	movhi	r2,1025
 4007120:	10963004 	addi	r2,r2,22720
 4007124:	f800283a 	ret

04007128 <__locale_mb_cur_max>:
 4007128:	00810074 	movhi	r2,1025
 400712c:	109c1004 	addi	r2,r2,28736
 4007130:	10800017 	ldw	r2,0(r2)
 4007134:	f800283a 	ret

04007138 <__locale_msgcharset>:
 4007138:	00810074 	movhi	r2,1025
 400713c:	10962804 	addi	r2,r2,22688
 4007140:	f800283a 	ret

04007144 <__locale_cjk_lang>:
 4007144:	0005883a 	mov	r2,zero
 4007148:	f800283a 	ret

0400714c <_localeconv_r>:
 400714c:	00810074 	movhi	r2,1025
 4007150:	10963804 	addi	r2,r2,22752
 4007154:	f800283a 	ret

04007158 <setlocale>:
 4007158:	00810074 	movhi	r2,1025
 400715c:	109c0f04 	addi	r2,r2,28732
 4007160:	280d883a 	mov	r6,r5
 4007164:	200b883a 	mov	r5,r4
 4007168:	11000017 	ldw	r4,0(r2)
 400716c:	40070a01 	jmpi	40070a0 <_setlocale_r>

04007170 <localeconv>:
 4007170:	00810074 	movhi	r2,1025
 4007174:	10963804 	addi	r2,r2,22752
 4007178:	f800283a 	ret

0400717c <__smakebuf_r>:
 400717c:	2880030b 	ldhu	r2,12(r5)
 4007180:	10c0008c 	andi	r3,r2,2
 4007184:	1800411e 	bne	r3,zero,400728c <__smakebuf_r+0x110>
 4007188:	deffec04 	addi	sp,sp,-80
 400718c:	dc000f15 	stw	r16,60(sp)
 4007190:	2821883a 	mov	r16,r5
 4007194:	2940038f 	ldh	r5,14(r5)
 4007198:	dc401015 	stw	r17,64(sp)
 400719c:	dfc01315 	stw	ra,76(sp)
 40071a0:	dcc01215 	stw	r19,72(sp)
 40071a4:	dc801115 	stw	r18,68(sp)
 40071a8:	2023883a 	mov	r17,r4
 40071ac:	28001c16 	blt	r5,zero,4007220 <__smakebuf_r+0xa4>
 40071b0:	d80d883a 	mov	r6,sp
 40071b4:	400b1b80 	call	400b1b8 <_fstat_r>
 40071b8:	10001816 	blt	r2,zero,400721c <__smakebuf_r+0xa0>
 40071bc:	d8800117 	ldw	r2,4(sp)
 40071c0:	00e00014 	movui	r3,32768
 40071c4:	10bc000c 	andi	r2,r2,61440
 40071c8:	14c80020 	cmpeqi	r19,r2,8192
 40071cc:	10c03726 	beq	r2,r3,40072ac <__smakebuf_r+0x130>
 40071d0:	80c0030b 	ldhu	r3,12(r16)
 40071d4:	18c20014 	ori	r3,r3,2048
 40071d8:	80c0030d 	sth	r3,12(r16)
 40071dc:	00c80004 	movi	r3,8192
 40071e0:	10c0521e 	bne	r2,r3,400732c <__smakebuf_r+0x1b0>
 40071e4:	8140038f 	ldh	r5,14(r16)
 40071e8:	8809883a 	mov	r4,r17
 40071ec:	400b2140 	call	400b214 <_isatty_r>
 40071f0:	10004c26 	beq	r2,zero,4007324 <__smakebuf_r+0x1a8>
 40071f4:	8080030b 	ldhu	r2,12(r16)
 40071f8:	80c010c4 	addi	r3,r16,67
 40071fc:	80c00015 	stw	r3,0(r16)
 4007200:	10800054 	ori	r2,r2,1
 4007204:	8080030d 	sth	r2,12(r16)
 4007208:	00800044 	movi	r2,1
 400720c:	80c00415 	stw	r3,16(r16)
 4007210:	80800515 	stw	r2,20(r16)
 4007214:	04810004 	movi	r18,1024
 4007218:	00000706 	br	4007238 <__smakebuf_r+0xbc>
 400721c:	8080030b 	ldhu	r2,12(r16)
 4007220:	10c0200c 	andi	r3,r2,128
 4007224:	18001f1e 	bne	r3,zero,40072a4 <__smakebuf_r+0x128>
 4007228:	04810004 	movi	r18,1024
 400722c:	10820014 	ori	r2,r2,2048
 4007230:	8080030d 	sth	r2,12(r16)
 4007234:	0027883a 	mov	r19,zero
 4007238:	900b883a 	mov	r5,r18
 400723c:	8809883a 	mov	r4,r17
 4007240:	40073380 	call	4007338 <_malloc_r>
 4007244:	10002c26 	beq	r2,zero,40072f8 <__smakebuf_r+0x17c>
 4007248:	80c0030b 	ldhu	r3,12(r16)
 400724c:	01010034 	movhi	r4,1024
 4007250:	2118a404 	addi	r4,r4,25232
 4007254:	89000f15 	stw	r4,60(r17)
 4007258:	18c02014 	ori	r3,r3,128
 400725c:	80c0030d 	sth	r3,12(r16)
 4007260:	80800015 	stw	r2,0(r16)
 4007264:	80800415 	stw	r2,16(r16)
 4007268:	84800515 	stw	r18,20(r16)
 400726c:	98001a1e 	bne	r19,zero,40072d8 <__smakebuf_r+0x15c>
 4007270:	dfc01317 	ldw	ra,76(sp)
 4007274:	dcc01217 	ldw	r19,72(sp)
 4007278:	dc801117 	ldw	r18,68(sp)
 400727c:	dc401017 	ldw	r17,64(sp)
 4007280:	dc000f17 	ldw	r16,60(sp)
 4007284:	dec01404 	addi	sp,sp,80
 4007288:	f800283a 	ret
 400728c:	288010c4 	addi	r2,r5,67
 4007290:	28800015 	stw	r2,0(r5)
 4007294:	28800415 	stw	r2,16(r5)
 4007298:	00800044 	movi	r2,1
 400729c:	28800515 	stw	r2,20(r5)
 40072a0:	f800283a 	ret
 40072a4:	04801004 	movi	r18,64
 40072a8:	003fe006 	br	400722c <__reset+0xfa81722c>
 40072ac:	81000a17 	ldw	r4,40(r16)
 40072b0:	00c10074 	movhi	r3,1025
 40072b4:	18e56b04 	addi	r3,r3,-27220
 40072b8:	20ffc51e 	bne	r4,r3,40071d0 <__reset+0xfa8171d0>
 40072bc:	8080030b 	ldhu	r2,12(r16)
 40072c0:	04810004 	movi	r18,1024
 40072c4:	84801315 	stw	r18,76(r16)
 40072c8:	1484b03a 	or	r2,r2,r18
 40072cc:	8080030d 	sth	r2,12(r16)
 40072d0:	0027883a 	mov	r19,zero
 40072d4:	003fd806 	br	4007238 <__reset+0xfa817238>
 40072d8:	8140038f 	ldh	r5,14(r16)
 40072dc:	8809883a 	mov	r4,r17
 40072e0:	400b2140 	call	400b214 <_isatty_r>
 40072e4:	103fe226 	beq	r2,zero,4007270 <__reset+0xfa817270>
 40072e8:	8080030b 	ldhu	r2,12(r16)
 40072ec:	10800054 	ori	r2,r2,1
 40072f0:	8080030d 	sth	r2,12(r16)
 40072f4:	003fde06 	br	4007270 <__reset+0xfa817270>
 40072f8:	8080030b 	ldhu	r2,12(r16)
 40072fc:	10c0800c 	andi	r3,r2,512
 4007300:	183fdb1e 	bne	r3,zero,4007270 <__reset+0xfa817270>
 4007304:	10800094 	ori	r2,r2,2
 4007308:	80c010c4 	addi	r3,r16,67
 400730c:	8080030d 	sth	r2,12(r16)
 4007310:	00800044 	movi	r2,1
 4007314:	80c00015 	stw	r3,0(r16)
 4007318:	80c00415 	stw	r3,16(r16)
 400731c:	80800515 	stw	r2,20(r16)
 4007320:	003fd306 	br	4007270 <__reset+0xfa817270>
 4007324:	04810004 	movi	r18,1024
 4007328:	003fc306 	br	4007238 <__reset+0xfa817238>
 400732c:	0027883a 	mov	r19,zero
 4007330:	04810004 	movi	r18,1024
 4007334:	003fc006 	br	4007238 <__reset+0xfa817238>

04007338 <_malloc_r>:
 4007338:	defff504 	addi	sp,sp,-44
 400733c:	dc800315 	stw	r18,12(sp)
 4007340:	dfc00a15 	stw	ra,40(sp)
 4007344:	df000915 	stw	fp,36(sp)
 4007348:	ddc00815 	stw	r23,32(sp)
 400734c:	dd800715 	stw	r22,28(sp)
 4007350:	dd400615 	stw	r21,24(sp)
 4007354:	dd000515 	stw	r20,20(sp)
 4007358:	dcc00415 	stw	r19,16(sp)
 400735c:	dc400215 	stw	r17,8(sp)
 4007360:	dc000115 	stw	r16,4(sp)
 4007364:	288002c4 	addi	r2,r5,11
 4007368:	00c00584 	movi	r3,22
 400736c:	2025883a 	mov	r18,r4
 4007370:	18807f2e 	bgeu	r3,r2,4007570 <_malloc_r+0x238>
 4007374:	047ffe04 	movi	r17,-8
 4007378:	1462703a 	and	r17,r2,r17
 400737c:	8800a316 	blt	r17,zero,400760c <_malloc_r+0x2d4>
 4007380:	8940a236 	bltu	r17,r5,400760c <_malloc_r+0x2d4>
 4007384:	400f1900 	call	400f190 <__malloc_lock>
 4007388:	00807dc4 	movi	r2,503
 400738c:	1441e92e 	bgeu	r2,r17,4007b34 <_malloc_r+0x7fc>
 4007390:	8804d27a 	srli	r2,r17,9
 4007394:	1000a126 	beq	r2,zero,400761c <_malloc_r+0x2e4>
 4007398:	00c00104 	movi	r3,4
 400739c:	18811e36 	bltu	r3,r2,4007818 <_malloc_r+0x4e0>
 40073a0:	8804d1ba 	srli	r2,r17,6
 40073a4:	12000e44 	addi	r8,r2,57
 40073a8:	11c00e04 	addi	r7,r2,56
 40073ac:	4209883a 	add	r4,r8,r8
 40073b0:	04c10074 	movhi	r19,1025
 40073b4:	2109883a 	add	r4,r4,r4
 40073b8:	9cd64604 	addi	r19,r19,22808
 40073bc:	2109883a 	add	r4,r4,r4
 40073c0:	9909883a 	add	r4,r19,r4
 40073c4:	24000117 	ldw	r16,4(r4)
 40073c8:	213ffe04 	addi	r4,r4,-8
 40073cc:	24009726 	beq	r4,r16,400762c <_malloc_r+0x2f4>
 40073d0:	80800117 	ldw	r2,4(r16)
 40073d4:	01bfff04 	movi	r6,-4
 40073d8:	014003c4 	movi	r5,15
 40073dc:	1184703a 	and	r2,r2,r6
 40073e0:	1447c83a 	sub	r3,r2,r17
 40073e4:	28c00716 	blt	r5,r3,4007404 <_malloc_r+0xcc>
 40073e8:	1800920e 	bge	r3,zero,4007634 <_malloc_r+0x2fc>
 40073ec:	84000317 	ldw	r16,12(r16)
 40073f0:	24008e26 	beq	r4,r16,400762c <_malloc_r+0x2f4>
 40073f4:	80800117 	ldw	r2,4(r16)
 40073f8:	1184703a 	and	r2,r2,r6
 40073fc:	1447c83a 	sub	r3,r2,r17
 4007400:	28fff90e 	bge	r5,r3,40073e8 <__reset+0xfa8173e8>
 4007404:	3809883a 	mov	r4,r7
 4007408:	01810074 	movhi	r6,1025
 400740c:	9c000417 	ldw	r16,16(r19)
 4007410:	31964604 	addi	r6,r6,22808
 4007414:	32000204 	addi	r8,r6,8
 4007418:	82013426 	beq	r16,r8,40078ec <_malloc_r+0x5b4>
 400741c:	80c00117 	ldw	r3,4(r16)
 4007420:	00bfff04 	movi	r2,-4
 4007424:	188e703a 	and	r7,r3,r2
 4007428:	3c45c83a 	sub	r2,r7,r17
 400742c:	00c003c4 	movi	r3,15
 4007430:	18811f16 	blt	r3,r2,40078b0 <_malloc_r+0x578>
 4007434:	32000515 	stw	r8,20(r6)
 4007438:	32000415 	stw	r8,16(r6)
 400743c:	10007f0e 	bge	r2,zero,400763c <_malloc_r+0x304>
 4007440:	00807fc4 	movi	r2,511
 4007444:	11c0fd36 	bltu	r2,r7,400783c <_malloc_r+0x504>
 4007448:	3806d0fa 	srli	r3,r7,3
 400744c:	01c00044 	movi	r7,1
 4007450:	30800117 	ldw	r2,4(r6)
 4007454:	19400044 	addi	r5,r3,1
 4007458:	294b883a 	add	r5,r5,r5
 400745c:	1807d0ba 	srai	r3,r3,2
 4007460:	294b883a 	add	r5,r5,r5
 4007464:	294b883a 	add	r5,r5,r5
 4007468:	298b883a 	add	r5,r5,r6
 400746c:	38c6983a 	sll	r3,r7,r3
 4007470:	29c00017 	ldw	r7,0(r5)
 4007474:	2a7ffe04 	addi	r9,r5,-8
 4007478:	1886b03a 	or	r3,r3,r2
 400747c:	82400315 	stw	r9,12(r16)
 4007480:	81c00215 	stw	r7,8(r16)
 4007484:	30c00115 	stw	r3,4(r6)
 4007488:	2c000015 	stw	r16,0(r5)
 400748c:	3c000315 	stw	r16,12(r7)
 4007490:	2005d0ba 	srai	r2,r4,2
 4007494:	01400044 	movi	r5,1
 4007498:	288a983a 	sll	r5,r5,r2
 400749c:	19406f36 	bltu	r3,r5,400765c <_malloc_r+0x324>
 40074a0:	28c4703a 	and	r2,r5,r3
 40074a4:	10000a1e 	bne	r2,zero,40074d0 <_malloc_r+0x198>
 40074a8:	00bfff04 	movi	r2,-4
 40074ac:	294b883a 	add	r5,r5,r5
 40074b0:	2088703a 	and	r4,r4,r2
 40074b4:	28c4703a 	and	r2,r5,r3
 40074b8:	21000104 	addi	r4,r4,4
 40074bc:	1000041e 	bne	r2,zero,40074d0 <_malloc_r+0x198>
 40074c0:	294b883a 	add	r5,r5,r5
 40074c4:	28c4703a 	and	r2,r5,r3
 40074c8:	21000104 	addi	r4,r4,4
 40074cc:	103ffc26 	beq	r2,zero,40074c0 <__reset+0xfa8174c0>
 40074d0:	02bfff04 	movi	r10,-4
 40074d4:	024003c4 	movi	r9,15
 40074d8:	21800044 	addi	r6,r4,1
 40074dc:	318d883a 	add	r6,r6,r6
 40074e0:	318d883a 	add	r6,r6,r6
 40074e4:	318d883a 	add	r6,r6,r6
 40074e8:	998d883a 	add	r6,r19,r6
 40074ec:	333ffe04 	addi	r12,r6,-8
 40074f0:	2017883a 	mov	r11,r4
 40074f4:	31800104 	addi	r6,r6,4
 40074f8:	34000017 	ldw	r16,0(r6)
 40074fc:	31fffd04 	addi	r7,r6,-12
 4007500:	81c0041e 	bne	r16,r7,4007514 <_malloc_r+0x1dc>
 4007504:	0000fb06 	br	40078f4 <_malloc_r+0x5bc>
 4007508:	1801030e 	bge	r3,zero,4007918 <_malloc_r+0x5e0>
 400750c:	84000317 	ldw	r16,12(r16)
 4007510:	81c0f826 	beq	r16,r7,40078f4 <_malloc_r+0x5bc>
 4007514:	80800117 	ldw	r2,4(r16)
 4007518:	1284703a 	and	r2,r2,r10
 400751c:	1447c83a 	sub	r3,r2,r17
 4007520:	48fff90e 	bge	r9,r3,4007508 <__reset+0xfa817508>
 4007524:	80800317 	ldw	r2,12(r16)
 4007528:	81000217 	ldw	r4,8(r16)
 400752c:	89400054 	ori	r5,r17,1
 4007530:	81400115 	stw	r5,4(r16)
 4007534:	20800315 	stw	r2,12(r4)
 4007538:	11000215 	stw	r4,8(r2)
 400753c:	8463883a 	add	r17,r16,r17
 4007540:	9c400515 	stw	r17,20(r19)
 4007544:	9c400415 	stw	r17,16(r19)
 4007548:	18800054 	ori	r2,r3,1
 400754c:	88800115 	stw	r2,4(r17)
 4007550:	8a000315 	stw	r8,12(r17)
 4007554:	8a000215 	stw	r8,8(r17)
 4007558:	88e3883a 	add	r17,r17,r3
 400755c:	88c00015 	stw	r3,0(r17)
 4007560:	9009883a 	mov	r4,r18
 4007564:	400f1b40 	call	400f1b4 <__malloc_unlock>
 4007568:	80800204 	addi	r2,r16,8
 400756c:	00001b06 	br	40075dc <_malloc_r+0x2a4>
 4007570:	04400404 	movi	r17,16
 4007574:	89402536 	bltu	r17,r5,400760c <_malloc_r+0x2d4>
 4007578:	400f1900 	call	400f190 <__malloc_lock>
 400757c:	00800184 	movi	r2,6
 4007580:	01000084 	movi	r4,2
 4007584:	04c10074 	movhi	r19,1025
 4007588:	1085883a 	add	r2,r2,r2
 400758c:	9cd64604 	addi	r19,r19,22808
 4007590:	1085883a 	add	r2,r2,r2
 4007594:	9885883a 	add	r2,r19,r2
 4007598:	14000117 	ldw	r16,4(r2)
 400759c:	10fffe04 	addi	r3,r2,-8
 40075a0:	80c0d926 	beq	r16,r3,4007908 <_malloc_r+0x5d0>
 40075a4:	80c00117 	ldw	r3,4(r16)
 40075a8:	81000317 	ldw	r4,12(r16)
 40075ac:	00bfff04 	movi	r2,-4
 40075b0:	1884703a 	and	r2,r3,r2
 40075b4:	81400217 	ldw	r5,8(r16)
 40075b8:	8085883a 	add	r2,r16,r2
 40075bc:	10c00117 	ldw	r3,4(r2)
 40075c0:	29000315 	stw	r4,12(r5)
 40075c4:	21400215 	stw	r5,8(r4)
 40075c8:	18c00054 	ori	r3,r3,1
 40075cc:	10c00115 	stw	r3,4(r2)
 40075d0:	9009883a 	mov	r4,r18
 40075d4:	400f1b40 	call	400f1b4 <__malloc_unlock>
 40075d8:	80800204 	addi	r2,r16,8
 40075dc:	dfc00a17 	ldw	ra,40(sp)
 40075e0:	df000917 	ldw	fp,36(sp)
 40075e4:	ddc00817 	ldw	r23,32(sp)
 40075e8:	dd800717 	ldw	r22,28(sp)
 40075ec:	dd400617 	ldw	r21,24(sp)
 40075f0:	dd000517 	ldw	r20,20(sp)
 40075f4:	dcc00417 	ldw	r19,16(sp)
 40075f8:	dc800317 	ldw	r18,12(sp)
 40075fc:	dc400217 	ldw	r17,8(sp)
 4007600:	dc000117 	ldw	r16,4(sp)
 4007604:	dec00b04 	addi	sp,sp,44
 4007608:	f800283a 	ret
 400760c:	00800304 	movi	r2,12
 4007610:	90800015 	stw	r2,0(r18)
 4007614:	0005883a 	mov	r2,zero
 4007618:	003ff006 	br	40075dc <__reset+0xfa8175dc>
 400761c:	01002004 	movi	r4,128
 4007620:	02001004 	movi	r8,64
 4007624:	01c00fc4 	movi	r7,63
 4007628:	003f6106 	br	40073b0 <__reset+0xfa8173b0>
 400762c:	4009883a 	mov	r4,r8
 4007630:	003f7506 	br	4007408 <__reset+0xfa817408>
 4007634:	81000317 	ldw	r4,12(r16)
 4007638:	003fde06 	br	40075b4 <__reset+0xfa8175b4>
 400763c:	81c5883a 	add	r2,r16,r7
 4007640:	11400117 	ldw	r5,4(r2)
 4007644:	9009883a 	mov	r4,r18
 4007648:	29400054 	ori	r5,r5,1
 400764c:	11400115 	stw	r5,4(r2)
 4007650:	400f1b40 	call	400f1b4 <__malloc_unlock>
 4007654:	80800204 	addi	r2,r16,8
 4007658:	003fe006 	br	40075dc <__reset+0xfa8175dc>
 400765c:	9c000217 	ldw	r16,8(r19)
 4007660:	00bfff04 	movi	r2,-4
 4007664:	85800117 	ldw	r22,4(r16)
 4007668:	b0ac703a 	and	r22,r22,r2
 400766c:	b4400336 	bltu	r22,r17,400767c <_malloc_r+0x344>
 4007670:	b445c83a 	sub	r2,r22,r17
 4007674:	00c003c4 	movi	r3,15
 4007678:	18805d16 	blt	r3,r2,40077f0 <_malloc_r+0x4b8>
 400767c:	05c10074 	movhi	r23,1025
 4007680:	00810074 	movhi	r2,1025
 4007684:	109c2804 	addi	r2,r2,28832
 4007688:	bddc1104 	addi	r23,r23,28740
 400768c:	15400017 	ldw	r21,0(r2)
 4007690:	b8c00017 	ldw	r3,0(r23)
 4007694:	00bfffc4 	movi	r2,-1
 4007698:	858d883a 	add	r6,r16,r22
 400769c:	8d6b883a 	add	r21,r17,r21
 40076a0:	1880ea26 	beq	r3,r2,4007a4c <_malloc_r+0x714>
 40076a4:	ad4403c4 	addi	r21,r21,4111
 40076a8:	00bc0004 	movi	r2,-4096
 40076ac:	a8aa703a 	and	r21,r21,r2
 40076b0:	a80b883a 	mov	r5,r21
 40076b4:	9009883a 	mov	r4,r18
 40076b8:	d9800015 	stw	r6,0(sp)
 40076bc:	40094800 	call	4009480 <_sbrk_r>
 40076c0:	1029883a 	mov	r20,r2
 40076c4:	00bfffc4 	movi	r2,-1
 40076c8:	d9800017 	ldw	r6,0(sp)
 40076cc:	a080e826 	beq	r20,r2,4007a70 <_malloc_r+0x738>
 40076d0:	a180a636 	bltu	r20,r6,400796c <_malloc_r+0x634>
 40076d4:	07010074 	movhi	fp,1025
 40076d8:	e71c3104 	addi	fp,fp,28868
 40076dc:	e0800017 	ldw	r2,0(fp)
 40076e0:	a887883a 	add	r3,r21,r2
 40076e4:	e0c00015 	stw	r3,0(fp)
 40076e8:	3500e626 	beq	r6,r20,4007a84 <_malloc_r+0x74c>
 40076ec:	b9000017 	ldw	r4,0(r23)
 40076f0:	00bfffc4 	movi	r2,-1
 40076f4:	2080ee26 	beq	r4,r2,4007ab0 <_malloc_r+0x778>
 40076f8:	a185c83a 	sub	r2,r20,r6
 40076fc:	10c5883a 	add	r2,r2,r3
 4007700:	e0800015 	stw	r2,0(fp)
 4007704:	a0c001cc 	andi	r3,r20,7
 4007708:	1800bc26 	beq	r3,zero,40079fc <_malloc_r+0x6c4>
 400770c:	a0e9c83a 	sub	r20,r20,r3
 4007710:	00840204 	movi	r2,4104
 4007714:	a5000204 	addi	r20,r20,8
 4007718:	10c7c83a 	sub	r3,r2,r3
 400771c:	a545883a 	add	r2,r20,r21
 4007720:	1083ffcc 	andi	r2,r2,4095
 4007724:	18abc83a 	sub	r21,r3,r2
 4007728:	a80b883a 	mov	r5,r21
 400772c:	9009883a 	mov	r4,r18
 4007730:	40094800 	call	4009480 <_sbrk_r>
 4007734:	00ffffc4 	movi	r3,-1
 4007738:	10c0e126 	beq	r2,r3,4007ac0 <_malloc_r+0x788>
 400773c:	1505c83a 	sub	r2,r2,r20
 4007740:	1545883a 	add	r2,r2,r21
 4007744:	10800054 	ori	r2,r2,1
 4007748:	e0c00017 	ldw	r3,0(fp)
 400774c:	9d000215 	stw	r20,8(r19)
 4007750:	a0800115 	stw	r2,4(r20)
 4007754:	a8c7883a 	add	r3,r21,r3
 4007758:	e0c00015 	stw	r3,0(fp)
 400775c:	84c00e26 	beq	r16,r19,4007798 <_malloc_r+0x460>
 4007760:	018003c4 	movi	r6,15
 4007764:	3580a72e 	bgeu	r6,r22,4007a04 <_malloc_r+0x6cc>
 4007768:	81400117 	ldw	r5,4(r16)
 400776c:	013ffe04 	movi	r4,-8
 4007770:	b0bffd04 	addi	r2,r22,-12
 4007774:	1104703a 	and	r2,r2,r4
 4007778:	2900004c 	andi	r4,r5,1
 400777c:	2088b03a 	or	r4,r4,r2
 4007780:	81000115 	stw	r4,4(r16)
 4007784:	01400144 	movi	r5,5
 4007788:	8089883a 	add	r4,r16,r2
 400778c:	21400115 	stw	r5,4(r4)
 4007790:	21400215 	stw	r5,8(r4)
 4007794:	3080cd36 	bltu	r6,r2,4007acc <_malloc_r+0x794>
 4007798:	00810074 	movhi	r2,1025
 400779c:	109c2704 	addi	r2,r2,28828
 40077a0:	11000017 	ldw	r4,0(r2)
 40077a4:	20c0012e 	bgeu	r4,r3,40077ac <_malloc_r+0x474>
 40077a8:	10c00015 	stw	r3,0(r2)
 40077ac:	00810074 	movhi	r2,1025
 40077b0:	109c2604 	addi	r2,r2,28824
 40077b4:	11000017 	ldw	r4,0(r2)
 40077b8:	9c000217 	ldw	r16,8(r19)
 40077bc:	20c0012e 	bgeu	r4,r3,40077c4 <_malloc_r+0x48c>
 40077c0:	10c00015 	stw	r3,0(r2)
 40077c4:	80c00117 	ldw	r3,4(r16)
 40077c8:	00bfff04 	movi	r2,-4
 40077cc:	1886703a 	and	r3,r3,r2
 40077d0:	1c45c83a 	sub	r2,r3,r17
 40077d4:	1c400236 	bltu	r3,r17,40077e0 <_malloc_r+0x4a8>
 40077d8:	00c003c4 	movi	r3,15
 40077dc:	18800416 	blt	r3,r2,40077f0 <_malloc_r+0x4b8>
 40077e0:	9009883a 	mov	r4,r18
 40077e4:	400f1b40 	call	400f1b4 <__malloc_unlock>
 40077e8:	0005883a 	mov	r2,zero
 40077ec:	003f7b06 	br	40075dc <__reset+0xfa8175dc>
 40077f0:	88c00054 	ori	r3,r17,1
 40077f4:	80c00115 	stw	r3,4(r16)
 40077f8:	8463883a 	add	r17,r16,r17
 40077fc:	10800054 	ori	r2,r2,1
 4007800:	9c400215 	stw	r17,8(r19)
 4007804:	88800115 	stw	r2,4(r17)
 4007808:	9009883a 	mov	r4,r18
 400780c:	400f1b40 	call	400f1b4 <__malloc_unlock>
 4007810:	80800204 	addi	r2,r16,8
 4007814:	003f7106 	br	40075dc <__reset+0xfa8175dc>
 4007818:	00c00504 	movi	r3,20
 400781c:	18804a2e 	bgeu	r3,r2,4007948 <_malloc_r+0x610>
 4007820:	00c01504 	movi	r3,84
 4007824:	18806e36 	bltu	r3,r2,40079e0 <_malloc_r+0x6a8>
 4007828:	8804d33a 	srli	r2,r17,12
 400782c:	12001bc4 	addi	r8,r2,111
 4007830:	11c01b84 	addi	r7,r2,110
 4007834:	4209883a 	add	r4,r8,r8
 4007838:	003edd06 	br	40073b0 <__reset+0xfa8173b0>
 400783c:	3804d27a 	srli	r2,r7,9
 4007840:	00c00104 	movi	r3,4
 4007844:	1880442e 	bgeu	r3,r2,4007958 <_malloc_r+0x620>
 4007848:	00c00504 	movi	r3,20
 400784c:	18808136 	bltu	r3,r2,4007a54 <_malloc_r+0x71c>
 4007850:	11401704 	addi	r5,r2,92
 4007854:	10c016c4 	addi	r3,r2,91
 4007858:	294b883a 	add	r5,r5,r5
 400785c:	294b883a 	add	r5,r5,r5
 4007860:	294b883a 	add	r5,r5,r5
 4007864:	994b883a 	add	r5,r19,r5
 4007868:	28800017 	ldw	r2,0(r5)
 400786c:	01810074 	movhi	r6,1025
 4007870:	297ffe04 	addi	r5,r5,-8
 4007874:	31964604 	addi	r6,r6,22808
 4007878:	28806526 	beq	r5,r2,4007a10 <_malloc_r+0x6d8>
 400787c:	01bfff04 	movi	r6,-4
 4007880:	10c00117 	ldw	r3,4(r2)
 4007884:	1986703a 	and	r3,r3,r6
 4007888:	38c0022e 	bgeu	r7,r3,4007894 <_malloc_r+0x55c>
 400788c:	10800217 	ldw	r2,8(r2)
 4007890:	28bffb1e 	bne	r5,r2,4007880 <__reset+0xfa817880>
 4007894:	11400317 	ldw	r5,12(r2)
 4007898:	98c00117 	ldw	r3,4(r19)
 400789c:	81400315 	stw	r5,12(r16)
 40078a0:	80800215 	stw	r2,8(r16)
 40078a4:	2c000215 	stw	r16,8(r5)
 40078a8:	14000315 	stw	r16,12(r2)
 40078ac:	003ef806 	br	4007490 <__reset+0xfa817490>
 40078b0:	88c00054 	ori	r3,r17,1
 40078b4:	80c00115 	stw	r3,4(r16)
 40078b8:	8463883a 	add	r17,r16,r17
 40078bc:	34400515 	stw	r17,20(r6)
 40078c0:	34400415 	stw	r17,16(r6)
 40078c4:	10c00054 	ori	r3,r2,1
 40078c8:	8a000315 	stw	r8,12(r17)
 40078cc:	8a000215 	stw	r8,8(r17)
 40078d0:	88c00115 	stw	r3,4(r17)
 40078d4:	88a3883a 	add	r17,r17,r2
 40078d8:	88800015 	stw	r2,0(r17)
 40078dc:	9009883a 	mov	r4,r18
 40078e0:	400f1b40 	call	400f1b4 <__malloc_unlock>
 40078e4:	80800204 	addi	r2,r16,8
 40078e8:	003f3c06 	br	40075dc <__reset+0xfa8175dc>
 40078ec:	30c00117 	ldw	r3,4(r6)
 40078f0:	003ee706 	br	4007490 <__reset+0xfa817490>
 40078f4:	5ac00044 	addi	r11,r11,1
 40078f8:	588000cc 	andi	r2,r11,3
 40078fc:	31800204 	addi	r6,r6,8
 4007900:	103efd1e 	bne	r2,zero,40074f8 <__reset+0xfa8174f8>
 4007904:	00002406 	br	4007998 <_malloc_r+0x660>
 4007908:	14000317 	ldw	r16,12(r2)
 400790c:	143f251e 	bne	r2,r16,40075a4 <__reset+0xfa8175a4>
 4007910:	21000084 	addi	r4,r4,2
 4007914:	003ebc06 	br	4007408 <__reset+0xfa817408>
 4007918:	8085883a 	add	r2,r16,r2
 400791c:	10c00117 	ldw	r3,4(r2)
 4007920:	81000317 	ldw	r4,12(r16)
 4007924:	81400217 	ldw	r5,8(r16)
 4007928:	18c00054 	ori	r3,r3,1
 400792c:	10c00115 	stw	r3,4(r2)
 4007930:	29000315 	stw	r4,12(r5)
 4007934:	21400215 	stw	r5,8(r4)
 4007938:	9009883a 	mov	r4,r18
 400793c:	400f1b40 	call	400f1b4 <__malloc_unlock>
 4007940:	80800204 	addi	r2,r16,8
 4007944:	003f2506 	br	40075dc <__reset+0xfa8175dc>
 4007948:	12001704 	addi	r8,r2,92
 400794c:	11c016c4 	addi	r7,r2,91
 4007950:	4209883a 	add	r4,r8,r8
 4007954:	003e9606 	br	40073b0 <__reset+0xfa8173b0>
 4007958:	3804d1ba 	srli	r2,r7,6
 400795c:	11400e44 	addi	r5,r2,57
 4007960:	10c00e04 	addi	r3,r2,56
 4007964:	294b883a 	add	r5,r5,r5
 4007968:	003fbc06 	br	400785c <__reset+0xfa81785c>
 400796c:	84ff5926 	beq	r16,r19,40076d4 <__reset+0xfa8176d4>
 4007970:	00810074 	movhi	r2,1025
 4007974:	10964604 	addi	r2,r2,22808
 4007978:	14000217 	ldw	r16,8(r2)
 400797c:	00bfff04 	movi	r2,-4
 4007980:	80c00117 	ldw	r3,4(r16)
 4007984:	1886703a 	and	r3,r3,r2
 4007988:	003f9106 	br	40077d0 <__reset+0xfa8177d0>
 400798c:	60800217 	ldw	r2,8(r12)
 4007990:	213fffc4 	addi	r4,r4,-1
 4007994:	1300651e 	bne	r2,r12,4007b2c <_malloc_r+0x7f4>
 4007998:	208000cc 	andi	r2,r4,3
 400799c:	633ffe04 	addi	r12,r12,-8
 40079a0:	103ffa1e 	bne	r2,zero,400798c <__reset+0xfa81798c>
 40079a4:	98800117 	ldw	r2,4(r19)
 40079a8:	0146303a 	nor	r3,zero,r5
 40079ac:	1884703a 	and	r2,r3,r2
 40079b0:	98800115 	stw	r2,4(r19)
 40079b4:	294b883a 	add	r5,r5,r5
 40079b8:	117f2836 	bltu	r2,r5,400765c <__reset+0xfa81765c>
 40079bc:	283f2726 	beq	r5,zero,400765c <__reset+0xfa81765c>
 40079c0:	2886703a 	and	r3,r5,r2
 40079c4:	5809883a 	mov	r4,r11
 40079c8:	183ec31e 	bne	r3,zero,40074d8 <__reset+0xfa8174d8>
 40079cc:	294b883a 	add	r5,r5,r5
 40079d0:	2886703a 	and	r3,r5,r2
 40079d4:	21000104 	addi	r4,r4,4
 40079d8:	183ffc26 	beq	r3,zero,40079cc <__reset+0xfa8179cc>
 40079dc:	003ebe06 	br	40074d8 <__reset+0xfa8174d8>
 40079e0:	00c05504 	movi	r3,340
 40079e4:	18801236 	bltu	r3,r2,4007a30 <_malloc_r+0x6f8>
 40079e8:	8804d3fa 	srli	r2,r17,15
 40079ec:	12001e04 	addi	r8,r2,120
 40079f0:	11c01dc4 	addi	r7,r2,119
 40079f4:	4209883a 	add	r4,r8,r8
 40079f8:	003e6d06 	br	40073b0 <__reset+0xfa8173b0>
 40079fc:	00c40004 	movi	r3,4096
 4007a00:	003f4606 	br	400771c <__reset+0xfa81771c>
 4007a04:	00800044 	movi	r2,1
 4007a08:	a0800115 	stw	r2,4(r20)
 4007a0c:	003f7406 	br	40077e0 <__reset+0xfa8177e0>
 4007a10:	1805d0ba 	srai	r2,r3,2
 4007a14:	01c00044 	movi	r7,1
 4007a18:	30c00117 	ldw	r3,4(r6)
 4007a1c:	388e983a 	sll	r7,r7,r2
 4007a20:	2805883a 	mov	r2,r5
 4007a24:	38c6b03a 	or	r3,r7,r3
 4007a28:	30c00115 	stw	r3,4(r6)
 4007a2c:	003f9b06 	br	400789c <__reset+0xfa81789c>
 4007a30:	00c15504 	movi	r3,1364
 4007a34:	18801a36 	bltu	r3,r2,4007aa0 <_malloc_r+0x768>
 4007a38:	8804d4ba 	srli	r2,r17,18
 4007a3c:	12001f44 	addi	r8,r2,125
 4007a40:	11c01f04 	addi	r7,r2,124
 4007a44:	4209883a 	add	r4,r8,r8
 4007a48:	003e5906 	br	40073b0 <__reset+0xfa8173b0>
 4007a4c:	ad400404 	addi	r21,r21,16
 4007a50:	003f1706 	br	40076b0 <__reset+0xfa8176b0>
 4007a54:	00c01504 	movi	r3,84
 4007a58:	18802336 	bltu	r3,r2,4007ae8 <_malloc_r+0x7b0>
 4007a5c:	3804d33a 	srli	r2,r7,12
 4007a60:	11401bc4 	addi	r5,r2,111
 4007a64:	10c01b84 	addi	r3,r2,110
 4007a68:	294b883a 	add	r5,r5,r5
 4007a6c:	003f7b06 	br	400785c <__reset+0xfa81785c>
 4007a70:	9c000217 	ldw	r16,8(r19)
 4007a74:	00bfff04 	movi	r2,-4
 4007a78:	80c00117 	ldw	r3,4(r16)
 4007a7c:	1886703a 	and	r3,r3,r2
 4007a80:	003f5306 	br	40077d0 <__reset+0xfa8177d0>
 4007a84:	3083ffcc 	andi	r2,r6,4095
 4007a88:	103f181e 	bne	r2,zero,40076ec <__reset+0xfa8176ec>
 4007a8c:	99000217 	ldw	r4,8(r19)
 4007a90:	b545883a 	add	r2,r22,r21
 4007a94:	10800054 	ori	r2,r2,1
 4007a98:	20800115 	stw	r2,4(r4)
 4007a9c:	003f3e06 	br	4007798 <__reset+0xfa817798>
 4007aa0:	01003f84 	movi	r4,254
 4007aa4:	02001fc4 	movi	r8,127
 4007aa8:	01c01f84 	movi	r7,126
 4007aac:	003e4006 	br	40073b0 <__reset+0xfa8173b0>
 4007ab0:	00810074 	movhi	r2,1025
 4007ab4:	109c1104 	addi	r2,r2,28740
 4007ab8:	15000015 	stw	r20,0(r2)
 4007abc:	003f1106 	br	4007704 <__reset+0xfa817704>
 4007ac0:	00800044 	movi	r2,1
 4007ac4:	002b883a 	mov	r21,zero
 4007ac8:	003f1f06 	br	4007748 <__reset+0xfa817748>
 4007acc:	81400204 	addi	r5,r16,8
 4007ad0:	9009883a 	mov	r4,r18
 4007ad4:	400674c0 	call	400674c <_free_r>
 4007ad8:	00810074 	movhi	r2,1025
 4007adc:	109c3104 	addi	r2,r2,28868
 4007ae0:	10c00017 	ldw	r3,0(r2)
 4007ae4:	003f2c06 	br	4007798 <__reset+0xfa817798>
 4007ae8:	00c05504 	movi	r3,340
 4007aec:	18800536 	bltu	r3,r2,4007b04 <_malloc_r+0x7cc>
 4007af0:	3804d3fa 	srli	r2,r7,15
 4007af4:	11401e04 	addi	r5,r2,120
 4007af8:	10c01dc4 	addi	r3,r2,119
 4007afc:	294b883a 	add	r5,r5,r5
 4007b00:	003f5606 	br	400785c <__reset+0xfa81785c>
 4007b04:	00c15504 	movi	r3,1364
 4007b08:	18800536 	bltu	r3,r2,4007b20 <_malloc_r+0x7e8>
 4007b0c:	3804d4ba 	srli	r2,r7,18
 4007b10:	11401f44 	addi	r5,r2,125
 4007b14:	10c01f04 	addi	r3,r2,124
 4007b18:	294b883a 	add	r5,r5,r5
 4007b1c:	003f4f06 	br	400785c <__reset+0xfa81785c>
 4007b20:	01403f84 	movi	r5,254
 4007b24:	00c01f84 	movi	r3,126
 4007b28:	003f4c06 	br	400785c <__reset+0xfa81785c>
 4007b2c:	98800117 	ldw	r2,4(r19)
 4007b30:	003fa006 	br	40079b4 <__reset+0xfa8179b4>
 4007b34:	8808d0fa 	srli	r4,r17,3
 4007b38:	20800044 	addi	r2,r4,1
 4007b3c:	1085883a 	add	r2,r2,r2
 4007b40:	003e9006 	br	4007584 <__reset+0xfa817584>

04007b44 <memchr>:
 4007b44:	208000cc 	andi	r2,r4,3
 4007b48:	280f883a 	mov	r7,r5
 4007b4c:	10003426 	beq	r2,zero,4007c20 <memchr+0xdc>
 4007b50:	30bfffc4 	addi	r2,r6,-1
 4007b54:	30001a26 	beq	r6,zero,4007bc0 <memchr+0x7c>
 4007b58:	20c00003 	ldbu	r3,0(r4)
 4007b5c:	29803fcc 	andi	r6,r5,255
 4007b60:	30c0051e 	bne	r6,r3,4007b78 <memchr+0x34>
 4007b64:	00001806 	br	4007bc8 <memchr+0x84>
 4007b68:	10001526 	beq	r2,zero,4007bc0 <memchr+0x7c>
 4007b6c:	20c00003 	ldbu	r3,0(r4)
 4007b70:	10bfffc4 	addi	r2,r2,-1
 4007b74:	30c01426 	beq	r6,r3,4007bc8 <memchr+0x84>
 4007b78:	21000044 	addi	r4,r4,1
 4007b7c:	20c000cc 	andi	r3,r4,3
 4007b80:	183ff91e 	bne	r3,zero,4007b68 <__reset+0xfa817b68>
 4007b84:	020000c4 	movi	r8,3
 4007b88:	40801136 	bltu	r8,r2,4007bd0 <memchr+0x8c>
 4007b8c:	10000c26 	beq	r2,zero,4007bc0 <memchr+0x7c>
 4007b90:	20c00003 	ldbu	r3,0(r4)
 4007b94:	29403fcc 	andi	r5,r5,255
 4007b98:	28c00b26 	beq	r5,r3,4007bc8 <memchr+0x84>
 4007b9c:	20c00044 	addi	r3,r4,1
 4007ba0:	39803fcc 	andi	r6,r7,255
 4007ba4:	2089883a 	add	r4,r4,r2
 4007ba8:	00000306 	br	4007bb8 <memchr+0x74>
 4007bac:	18c00044 	addi	r3,r3,1
 4007bb0:	197fffc3 	ldbu	r5,-1(r3)
 4007bb4:	31400526 	beq	r6,r5,4007bcc <memchr+0x88>
 4007bb8:	1805883a 	mov	r2,r3
 4007bbc:	20fffb1e 	bne	r4,r3,4007bac <__reset+0xfa817bac>
 4007bc0:	0005883a 	mov	r2,zero
 4007bc4:	f800283a 	ret
 4007bc8:	2005883a 	mov	r2,r4
 4007bcc:	f800283a 	ret
 4007bd0:	28c03fcc 	andi	r3,r5,255
 4007bd4:	1812923a 	slli	r9,r3,8
 4007bd8:	02ffbff4 	movhi	r11,65279
 4007bdc:	02a02074 	movhi	r10,32897
 4007be0:	48d2b03a 	or	r9,r9,r3
 4007be4:	4806943a 	slli	r3,r9,16
 4007be8:	5affbfc4 	addi	r11,r11,-257
 4007bec:	52a02004 	addi	r10,r10,-32640
 4007bf0:	48d2b03a 	or	r9,r9,r3
 4007bf4:	20c00017 	ldw	r3,0(r4)
 4007bf8:	48c6f03a 	xor	r3,r9,r3
 4007bfc:	1acd883a 	add	r6,r3,r11
 4007c00:	00c6303a 	nor	r3,zero,r3
 4007c04:	30c6703a 	and	r3,r6,r3
 4007c08:	1a86703a 	and	r3,r3,r10
 4007c0c:	183fe01e 	bne	r3,zero,4007b90 <__reset+0xfa817b90>
 4007c10:	10bfff04 	addi	r2,r2,-4
 4007c14:	21000104 	addi	r4,r4,4
 4007c18:	40bff636 	bltu	r8,r2,4007bf4 <__reset+0xfa817bf4>
 4007c1c:	003fdb06 	br	4007b8c <__reset+0xfa817b8c>
 4007c20:	3005883a 	mov	r2,r6
 4007c24:	003fd706 	br	4007b84 <__reset+0xfa817b84>

04007c28 <memmove>:
 4007c28:	2005883a 	mov	r2,r4
 4007c2c:	29000b2e 	bgeu	r5,r4,4007c5c <memmove+0x34>
 4007c30:	298f883a 	add	r7,r5,r6
 4007c34:	21c0092e 	bgeu	r4,r7,4007c5c <memmove+0x34>
 4007c38:	2187883a 	add	r3,r4,r6
 4007c3c:	198bc83a 	sub	r5,r3,r6
 4007c40:	30004826 	beq	r6,zero,4007d64 <memmove+0x13c>
 4007c44:	39ffffc4 	addi	r7,r7,-1
 4007c48:	39000003 	ldbu	r4,0(r7)
 4007c4c:	18ffffc4 	addi	r3,r3,-1
 4007c50:	19000005 	stb	r4,0(r3)
 4007c54:	28fffb1e 	bne	r5,r3,4007c44 <__reset+0xfa817c44>
 4007c58:	f800283a 	ret
 4007c5c:	00c003c4 	movi	r3,15
 4007c60:	1980412e 	bgeu	r3,r6,4007d68 <memmove+0x140>
 4007c64:	2886b03a 	or	r3,r5,r2
 4007c68:	18c000cc 	andi	r3,r3,3
 4007c6c:	1800401e 	bne	r3,zero,4007d70 <memmove+0x148>
 4007c70:	33fffc04 	addi	r15,r6,-16
 4007c74:	781ed13a 	srli	r15,r15,4
 4007c78:	28c00104 	addi	r3,r5,4
 4007c7c:	13400104 	addi	r13,r2,4
 4007c80:	781c913a 	slli	r14,r15,4
 4007c84:	2b000204 	addi	r12,r5,8
 4007c88:	12c00204 	addi	r11,r2,8
 4007c8c:	73800504 	addi	r14,r14,20
 4007c90:	2a800304 	addi	r10,r5,12
 4007c94:	12400304 	addi	r9,r2,12
 4007c98:	2b9d883a 	add	r14,r5,r14
 4007c9c:	2811883a 	mov	r8,r5
 4007ca0:	100f883a 	mov	r7,r2
 4007ca4:	41000017 	ldw	r4,0(r8)
 4007ca8:	39c00404 	addi	r7,r7,16
 4007cac:	18c00404 	addi	r3,r3,16
 4007cb0:	393ffc15 	stw	r4,-16(r7)
 4007cb4:	193ffc17 	ldw	r4,-16(r3)
 4007cb8:	6b400404 	addi	r13,r13,16
 4007cbc:	5ac00404 	addi	r11,r11,16
 4007cc0:	693ffc15 	stw	r4,-16(r13)
 4007cc4:	61000017 	ldw	r4,0(r12)
 4007cc8:	4a400404 	addi	r9,r9,16
 4007ccc:	42000404 	addi	r8,r8,16
 4007cd0:	593ffc15 	stw	r4,-16(r11)
 4007cd4:	51000017 	ldw	r4,0(r10)
 4007cd8:	63000404 	addi	r12,r12,16
 4007cdc:	52800404 	addi	r10,r10,16
 4007ce0:	493ffc15 	stw	r4,-16(r9)
 4007ce4:	1bbfef1e 	bne	r3,r14,4007ca4 <__reset+0xfa817ca4>
 4007ce8:	79000044 	addi	r4,r15,1
 4007cec:	2008913a 	slli	r4,r4,4
 4007cf0:	328003cc 	andi	r10,r6,15
 4007cf4:	02c000c4 	movi	r11,3
 4007cf8:	1107883a 	add	r3,r2,r4
 4007cfc:	290b883a 	add	r5,r5,r4
 4007d00:	5a801e2e 	bgeu	r11,r10,4007d7c <memmove+0x154>
 4007d04:	1813883a 	mov	r9,r3
 4007d08:	2811883a 	mov	r8,r5
 4007d0c:	500f883a 	mov	r7,r10
 4007d10:	41000017 	ldw	r4,0(r8)
 4007d14:	4a400104 	addi	r9,r9,4
 4007d18:	39ffff04 	addi	r7,r7,-4
 4007d1c:	493fff15 	stw	r4,-4(r9)
 4007d20:	42000104 	addi	r8,r8,4
 4007d24:	59fffa36 	bltu	r11,r7,4007d10 <__reset+0xfa817d10>
 4007d28:	513fff04 	addi	r4,r10,-4
 4007d2c:	2008d0ba 	srli	r4,r4,2
 4007d30:	318000cc 	andi	r6,r6,3
 4007d34:	21000044 	addi	r4,r4,1
 4007d38:	2109883a 	add	r4,r4,r4
 4007d3c:	2109883a 	add	r4,r4,r4
 4007d40:	1907883a 	add	r3,r3,r4
 4007d44:	290b883a 	add	r5,r5,r4
 4007d48:	30000b26 	beq	r6,zero,4007d78 <memmove+0x150>
 4007d4c:	198d883a 	add	r6,r3,r6
 4007d50:	29c00003 	ldbu	r7,0(r5)
 4007d54:	18c00044 	addi	r3,r3,1
 4007d58:	29400044 	addi	r5,r5,1
 4007d5c:	19ffffc5 	stb	r7,-1(r3)
 4007d60:	19bffb1e 	bne	r3,r6,4007d50 <__reset+0xfa817d50>
 4007d64:	f800283a 	ret
 4007d68:	1007883a 	mov	r3,r2
 4007d6c:	003ff606 	br	4007d48 <__reset+0xfa817d48>
 4007d70:	1007883a 	mov	r3,r2
 4007d74:	003ff506 	br	4007d4c <__reset+0xfa817d4c>
 4007d78:	f800283a 	ret
 4007d7c:	500d883a 	mov	r6,r10
 4007d80:	003ff106 	br	4007d48 <__reset+0xfa817d48>

04007d84 <memset>:
 4007d84:	20c000cc 	andi	r3,r4,3
 4007d88:	2005883a 	mov	r2,r4
 4007d8c:	18004426 	beq	r3,zero,4007ea0 <memset+0x11c>
 4007d90:	31ffffc4 	addi	r7,r6,-1
 4007d94:	30004026 	beq	r6,zero,4007e98 <memset+0x114>
 4007d98:	2813883a 	mov	r9,r5
 4007d9c:	200d883a 	mov	r6,r4
 4007da0:	2007883a 	mov	r3,r4
 4007da4:	00000406 	br	4007db8 <memset+0x34>
 4007da8:	3a3fffc4 	addi	r8,r7,-1
 4007dac:	31800044 	addi	r6,r6,1
 4007db0:	38003926 	beq	r7,zero,4007e98 <memset+0x114>
 4007db4:	400f883a 	mov	r7,r8
 4007db8:	18c00044 	addi	r3,r3,1
 4007dbc:	32400005 	stb	r9,0(r6)
 4007dc0:	1a0000cc 	andi	r8,r3,3
 4007dc4:	403ff81e 	bne	r8,zero,4007da8 <__reset+0xfa817da8>
 4007dc8:	010000c4 	movi	r4,3
 4007dcc:	21c02d2e 	bgeu	r4,r7,4007e84 <memset+0x100>
 4007dd0:	29003fcc 	andi	r4,r5,255
 4007dd4:	200c923a 	slli	r6,r4,8
 4007dd8:	3108b03a 	or	r4,r6,r4
 4007ddc:	200c943a 	slli	r6,r4,16
 4007de0:	218cb03a 	or	r6,r4,r6
 4007de4:	010003c4 	movi	r4,15
 4007de8:	21c0182e 	bgeu	r4,r7,4007e4c <memset+0xc8>
 4007dec:	3b3ffc04 	addi	r12,r7,-16
 4007df0:	6018d13a 	srli	r12,r12,4
 4007df4:	1a000104 	addi	r8,r3,4
 4007df8:	1ac00204 	addi	r11,r3,8
 4007dfc:	6008913a 	slli	r4,r12,4
 4007e00:	1a800304 	addi	r10,r3,12
 4007e04:	1813883a 	mov	r9,r3
 4007e08:	21000504 	addi	r4,r4,20
 4007e0c:	1909883a 	add	r4,r3,r4
 4007e10:	49800015 	stw	r6,0(r9)
 4007e14:	41800015 	stw	r6,0(r8)
 4007e18:	59800015 	stw	r6,0(r11)
 4007e1c:	51800015 	stw	r6,0(r10)
 4007e20:	42000404 	addi	r8,r8,16
 4007e24:	4a400404 	addi	r9,r9,16
 4007e28:	5ac00404 	addi	r11,r11,16
 4007e2c:	52800404 	addi	r10,r10,16
 4007e30:	413ff71e 	bne	r8,r4,4007e10 <__reset+0xfa817e10>
 4007e34:	63000044 	addi	r12,r12,1
 4007e38:	6018913a 	slli	r12,r12,4
 4007e3c:	39c003cc 	andi	r7,r7,15
 4007e40:	010000c4 	movi	r4,3
 4007e44:	1b07883a 	add	r3,r3,r12
 4007e48:	21c00e2e 	bgeu	r4,r7,4007e84 <memset+0x100>
 4007e4c:	1813883a 	mov	r9,r3
 4007e50:	3811883a 	mov	r8,r7
 4007e54:	010000c4 	movi	r4,3
 4007e58:	49800015 	stw	r6,0(r9)
 4007e5c:	423fff04 	addi	r8,r8,-4
 4007e60:	4a400104 	addi	r9,r9,4
 4007e64:	223ffc36 	bltu	r4,r8,4007e58 <__reset+0xfa817e58>
 4007e68:	393fff04 	addi	r4,r7,-4
 4007e6c:	2008d0ba 	srli	r4,r4,2
 4007e70:	39c000cc 	andi	r7,r7,3
 4007e74:	21000044 	addi	r4,r4,1
 4007e78:	2109883a 	add	r4,r4,r4
 4007e7c:	2109883a 	add	r4,r4,r4
 4007e80:	1907883a 	add	r3,r3,r4
 4007e84:	38000526 	beq	r7,zero,4007e9c <memset+0x118>
 4007e88:	19cf883a 	add	r7,r3,r7
 4007e8c:	19400005 	stb	r5,0(r3)
 4007e90:	18c00044 	addi	r3,r3,1
 4007e94:	38fffd1e 	bne	r7,r3,4007e8c <__reset+0xfa817e8c>
 4007e98:	f800283a 	ret
 4007e9c:	f800283a 	ret
 4007ea0:	2007883a 	mov	r3,r4
 4007ea4:	300f883a 	mov	r7,r6
 4007ea8:	003fc706 	br	4007dc8 <__reset+0xfa817dc8>

04007eac <_Balloc>:
 4007eac:	20801317 	ldw	r2,76(r4)
 4007eb0:	defffc04 	addi	sp,sp,-16
 4007eb4:	dc400115 	stw	r17,4(sp)
 4007eb8:	dc000015 	stw	r16,0(sp)
 4007ebc:	dfc00315 	stw	ra,12(sp)
 4007ec0:	dc800215 	stw	r18,8(sp)
 4007ec4:	2023883a 	mov	r17,r4
 4007ec8:	2821883a 	mov	r16,r5
 4007ecc:	10000f26 	beq	r2,zero,4007f0c <_Balloc+0x60>
 4007ed0:	8407883a 	add	r3,r16,r16
 4007ed4:	18c7883a 	add	r3,r3,r3
 4007ed8:	10c7883a 	add	r3,r2,r3
 4007edc:	18800017 	ldw	r2,0(r3)
 4007ee0:	10001126 	beq	r2,zero,4007f28 <_Balloc+0x7c>
 4007ee4:	11000017 	ldw	r4,0(r2)
 4007ee8:	19000015 	stw	r4,0(r3)
 4007eec:	10000415 	stw	zero,16(r2)
 4007ef0:	10000315 	stw	zero,12(r2)
 4007ef4:	dfc00317 	ldw	ra,12(sp)
 4007ef8:	dc800217 	ldw	r18,8(sp)
 4007efc:	dc400117 	ldw	r17,4(sp)
 4007f00:	dc000017 	ldw	r16,0(sp)
 4007f04:	dec00404 	addi	sp,sp,16
 4007f08:	f800283a 	ret
 4007f0c:	01800844 	movi	r6,33
 4007f10:	01400104 	movi	r5,4
 4007f14:	400ade80 	call	400ade8 <_calloc_r>
 4007f18:	88801315 	stw	r2,76(r17)
 4007f1c:	103fec1e 	bne	r2,zero,4007ed0 <__reset+0xfa817ed0>
 4007f20:	0005883a 	mov	r2,zero
 4007f24:	003ff306 	br	4007ef4 <__reset+0xfa817ef4>
 4007f28:	01400044 	movi	r5,1
 4007f2c:	2c24983a 	sll	r18,r5,r16
 4007f30:	8809883a 	mov	r4,r17
 4007f34:	91800144 	addi	r6,r18,5
 4007f38:	318d883a 	add	r6,r6,r6
 4007f3c:	318d883a 	add	r6,r6,r6
 4007f40:	400ade80 	call	400ade8 <_calloc_r>
 4007f44:	103ff626 	beq	r2,zero,4007f20 <__reset+0xfa817f20>
 4007f48:	14000115 	stw	r16,4(r2)
 4007f4c:	14800215 	stw	r18,8(r2)
 4007f50:	003fe606 	br	4007eec <__reset+0xfa817eec>

04007f54 <_Bfree>:
 4007f54:	28000826 	beq	r5,zero,4007f78 <_Bfree+0x24>
 4007f58:	28c00117 	ldw	r3,4(r5)
 4007f5c:	20801317 	ldw	r2,76(r4)
 4007f60:	18c7883a 	add	r3,r3,r3
 4007f64:	18c7883a 	add	r3,r3,r3
 4007f68:	10c5883a 	add	r2,r2,r3
 4007f6c:	10c00017 	ldw	r3,0(r2)
 4007f70:	28c00015 	stw	r3,0(r5)
 4007f74:	11400015 	stw	r5,0(r2)
 4007f78:	f800283a 	ret

04007f7c <__multadd>:
 4007f7c:	defffa04 	addi	sp,sp,-24
 4007f80:	dc800315 	stw	r18,12(sp)
 4007f84:	dc400215 	stw	r17,8(sp)
 4007f88:	dc000115 	stw	r16,4(sp)
 4007f8c:	2823883a 	mov	r17,r5
 4007f90:	2c000417 	ldw	r16,16(r5)
 4007f94:	dfc00515 	stw	ra,20(sp)
 4007f98:	dcc00415 	stw	r19,16(sp)
 4007f9c:	2025883a 	mov	r18,r4
 4007fa0:	29400504 	addi	r5,r5,20
 4007fa4:	0011883a 	mov	r8,zero
 4007fa8:	28c00017 	ldw	r3,0(r5)
 4007fac:	29400104 	addi	r5,r5,4
 4007fb0:	42000044 	addi	r8,r8,1
 4007fb4:	18bfffcc 	andi	r2,r3,65535
 4007fb8:	1185383a 	mul	r2,r2,r6
 4007fbc:	1806d43a 	srli	r3,r3,16
 4007fc0:	11cf883a 	add	r7,r2,r7
 4007fc4:	3808d43a 	srli	r4,r7,16
 4007fc8:	1987383a 	mul	r3,r3,r6
 4007fcc:	38bfffcc 	andi	r2,r7,65535
 4007fd0:	1907883a 	add	r3,r3,r4
 4007fd4:	1808943a 	slli	r4,r3,16
 4007fd8:	180ed43a 	srli	r7,r3,16
 4007fdc:	2085883a 	add	r2,r4,r2
 4007fe0:	28bfff15 	stw	r2,-4(r5)
 4007fe4:	443ff016 	blt	r8,r16,4007fa8 <__reset+0xfa817fa8>
 4007fe8:	38000926 	beq	r7,zero,4008010 <__multadd+0x94>
 4007fec:	88800217 	ldw	r2,8(r17)
 4007ff0:	80800f0e 	bge	r16,r2,4008030 <__multadd+0xb4>
 4007ff4:	80800144 	addi	r2,r16,5
 4007ff8:	1085883a 	add	r2,r2,r2
 4007ffc:	1085883a 	add	r2,r2,r2
 4008000:	8885883a 	add	r2,r17,r2
 4008004:	11c00015 	stw	r7,0(r2)
 4008008:	84000044 	addi	r16,r16,1
 400800c:	8c000415 	stw	r16,16(r17)
 4008010:	8805883a 	mov	r2,r17
 4008014:	dfc00517 	ldw	ra,20(sp)
 4008018:	dcc00417 	ldw	r19,16(sp)
 400801c:	dc800317 	ldw	r18,12(sp)
 4008020:	dc400217 	ldw	r17,8(sp)
 4008024:	dc000117 	ldw	r16,4(sp)
 4008028:	dec00604 	addi	sp,sp,24
 400802c:	f800283a 	ret
 4008030:	89400117 	ldw	r5,4(r17)
 4008034:	9009883a 	mov	r4,r18
 4008038:	d9c00015 	stw	r7,0(sp)
 400803c:	29400044 	addi	r5,r5,1
 4008040:	4007eac0 	call	4007eac <_Balloc>
 4008044:	89800417 	ldw	r6,16(r17)
 4008048:	89400304 	addi	r5,r17,12
 400804c:	11000304 	addi	r4,r2,12
 4008050:	31800084 	addi	r6,r6,2
 4008054:	318d883a 	add	r6,r6,r6
 4008058:	318d883a 	add	r6,r6,r6
 400805c:	1027883a 	mov	r19,r2
 4008060:	40020140 	call	4002014 <memcpy>
 4008064:	d9c00017 	ldw	r7,0(sp)
 4008068:	88000a26 	beq	r17,zero,4008094 <__multadd+0x118>
 400806c:	88c00117 	ldw	r3,4(r17)
 4008070:	90801317 	ldw	r2,76(r18)
 4008074:	18c7883a 	add	r3,r3,r3
 4008078:	18c7883a 	add	r3,r3,r3
 400807c:	10c5883a 	add	r2,r2,r3
 4008080:	10c00017 	ldw	r3,0(r2)
 4008084:	88c00015 	stw	r3,0(r17)
 4008088:	14400015 	stw	r17,0(r2)
 400808c:	9823883a 	mov	r17,r19
 4008090:	003fd806 	br	4007ff4 <__reset+0xfa817ff4>
 4008094:	9823883a 	mov	r17,r19
 4008098:	003fd606 	br	4007ff4 <__reset+0xfa817ff4>

0400809c <__s2b>:
 400809c:	defff904 	addi	sp,sp,-28
 40080a0:	dc400115 	stw	r17,4(sp)
 40080a4:	dc000015 	stw	r16,0(sp)
 40080a8:	2023883a 	mov	r17,r4
 40080ac:	2821883a 	mov	r16,r5
 40080b0:	39000204 	addi	r4,r7,8
 40080b4:	01400244 	movi	r5,9
 40080b8:	dcc00315 	stw	r19,12(sp)
 40080bc:	dc800215 	stw	r18,8(sp)
 40080c0:	dfc00615 	stw	ra,24(sp)
 40080c4:	dd400515 	stw	r21,20(sp)
 40080c8:	dd000415 	stw	r20,16(sp)
 40080cc:	3825883a 	mov	r18,r7
 40080d0:	3027883a 	mov	r19,r6
 40080d4:	400c1180 	call	400c118 <__divsi3>
 40080d8:	00c00044 	movi	r3,1
 40080dc:	000b883a 	mov	r5,zero
 40080e0:	1880030e 	bge	r3,r2,40080f0 <__s2b+0x54>
 40080e4:	18c7883a 	add	r3,r3,r3
 40080e8:	29400044 	addi	r5,r5,1
 40080ec:	18bffd16 	blt	r3,r2,40080e4 <__reset+0xfa8180e4>
 40080f0:	8809883a 	mov	r4,r17
 40080f4:	4007eac0 	call	4007eac <_Balloc>
 40080f8:	d8c00717 	ldw	r3,28(sp)
 40080fc:	10c00515 	stw	r3,20(r2)
 4008100:	00c00044 	movi	r3,1
 4008104:	10c00415 	stw	r3,16(r2)
 4008108:	00c00244 	movi	r3,9
 400810c:	1cc0210e 	bge	r3,r19,4008194 <__s2b+0xf8>
 4008110:	80eb883a 	add	r21,r16,r3
 4008114:	a829883a 	mov	r20,r21
 4008118:	84e1883a 	add	r16,r16,r19
 400811c:	a1c00007 	ldb	r7,0(r20)
 4008120:	01800284 	movi	r6,10
 4008124:	a5000044 	addi	r20,r20,1
 4008128:	100b883a 	mov	r5,r2
 400812c:	39fff404 	addi	r7,r7,-48
 4008130:	8809883a 	mov	r4,r17
 4008134:	4007f7c0 	call	4007f7c <__multadd>
 4008138:	a43ff81e 	bne	r20,r16,400811c <__reset+0xfa81811c>
 400813c:	ace1883a 	add	r16,r21,r19
 4008140:	843ffe04 	addi	r16,r16,-8
 4008144:	9c800a0e 	bge	r19,r18,4008170 <__s2b+0xd4>
 4008148:	94e5c83a 	sub	r18,r18,r19
 400814c:	84a5883a 	add	r18,r16,r18
 4008150:	81c00007 	ldb	r7,0(r16)
 4008154:	01800284 	movi	r6,10
 4008158:	84000044 	addi	r16,r16,1
 400815c:	100b883a 	mov	r5,r2
 4008160:	39fff404 	addi	r7,r7,-48
 4008164:	8809883a 	mov	r4,r17
 4008168:	4007f7c0 	call	4007f7c <__multadd>
 400816c:	84bff81e 	bne	r16,r18,4008150 <__reset+0xfa818150>
 4008170:	dfc00617 	ldw	ra,24(sp)
 4008174:	dd400517 	ldw	r21,20(sp)
 4008178:	dd000417 	ldw	r20,16(sp)
 400817c:	dcc00317 	ldw	r19,12(sp)
 4008180:	dc800217 	ldw	r18,8(sp)
 4008184:	dc400117 	ldw	r17,4(sp)
 4008188:	dc000017 	ldw	r16,0(sp)
 400818c:	dec00704 	addi	sp,sp,28
 4008190:	f800283a 	ret
 4008194:	84000284 	addi	r16,r16,10
 4008198:	1827883a 	mov	r19,r3
 400819c:	003fe906 	br	4008144 <__reset+0xfa818144>

040081a0 <__hi0bits>:
 40081a0:	20bfffec 	andhi	r2,r4,65535
 40081a4:	1000141e 	bne	r2,zero,40081f8 <__hi0bits+0x58>
 40081a8:	2008943a 	slli	r4,r4,16
 40081ac:	00800404 	movi	r2,16
 40081b0:	20ffc02c 	andhi	r3,r4,65280
 40081b4:	1800021e 	bne	r3,zero,40081c0 <__hi0bits+0x20>
 40081b8:	2008923a 	slli	r4,r4,8
 40081bc:	10800204 	addi	r2,r2,8
 40081c0:	20fc002c 	andhi	r3,r4,61440
 40081c4:	1800021e 	bne	r3,zero,40081d0 <__hi0bits+0x30>
 40081c8:	2008913a 	slli	r4,r4,4
 40081cc:	10800104 	addi	r2,r2,4
 40081d0:	20f0002c 	andhi	r3,r4,49152
 40081d4:	1800031e 	bne	r3,zero,40081e4 <__hi0bits+0x44>
 40081d8:	2109883a 	add	r4,r4,r4
 40081dc:	10800084 	addi	r2,r2,2
 40081e0:	2109883a 	add	r4,r4,r4
 40081e4:	20000316 	blt	r4,zero,40081f4 <__hi0bits+0x54>
 40081e8:	2110002c 	andhi	r4,r4,16384
 40081ec:	2000041e 	bne	r4,zero,4008200 <__hi0bits+0x60>
 40081f0:	00800804 	movi	r2,32
 40081f4:	f800283a 	ret
 40081f8:	0005883a 	mov	r2,zero
 40081fc:	003fec06 	br	40081b0 <__reset+0xfa8181b0>
 4008200:	10800044 	addi	r2,r2,1
 4008204:	f800283a 	ret

04008208 <__lo0bits>:
 4008208:	20c00017 	ldw	r3,0(r4)
 400820c:	188001cc 	andi	r2,r3,7
 4008210:	10000826 	beq	r2,zero,4008234 <__lo0bits+0x2c>
 4008214:	1880004c 	andi	r2,r3,1
 4008218:	1000211e 	bne	r2,zero,40082a0 <__lo0bits+0x98>
 400821c:	1880008c 	andi	r2,r3,2
 4008220:	1000211e 	bne	r2,zero,40082a8 <__lo0bits+0xa0>
 4008224:	1806d0ba 	srli	r3,r3,2
 4008228:	00800084 	movi	r2,2
 400822c:	20c00015 	stw	r3,0(r4)
 4008230:	f800283a 	ret
 4008234:	18bfffcc 	andi	r2,r3,65535
 4008238:	10001326 	beq	r2,zero,4008288 <__lo0bits+0x80>
 400823c:	0005883a 	mov	r2,zero
 4008240:	19403fcc 	andi	r5,r3,255
 4008244:	2800021e 	bne	r5,zero,4008250 <__lo0bits+0x48>
 4008248:	1806d23a 	srli	r3,r3,8
 400824c:	10800204 	addi	r2,r2,8
 4008250:	194003cc 	andi	r5,r3,15
 4008254:	2800021e 	bne	r5,zero,4008260 <__lo0bits+0x58>
 4008258:	1806d13a 	srli	r3,r3,4
 400825c:	10800104 	addi	r2,r2,4
 4008260:	194000cc 	andi	r5,r3,3
 4008264:	2800021e 	bne	r5,zero,4008270 <__lo0bits+0x68>
 4008268:	1806d0ba 	srli	r3,r3,2
 400826c:	10800084 	addi	r2,r2,2
 4008270:	1940004c 	andi	r5,r3,1
 4008274:	2800081e 	bne	r5,zero,4008298 <__lo0bits+0x90>
 4008278:	1806d07a 	srli	r3,r3,1
 400827c:	1800051e 	bne	r3,zero,4008294 <__lo0bits+0x8c>
 4008280:	00800804 	movi	r2,32
 4008284:	f800283a 	ret
 4008288:	1806d43a 	srli	r3,r3,16
 400828c:	00800404 	movi	r2,16
 4008290:	003feb06 	br	4008240 <__reset+0xfa818240>
 4008294:	10800044 	addi	r2,r2,1
 4008298:	20c00015 	stw	r3,0(r4)
 400829c:	f800283a 	ret
 40082a0:	0005883a 	mov	r2,zero
 40082a4:	f800283a 	ret
 40082a8:	1806d07a 	srli	r3,r3,1
 40082ac:	00800044 	movi	r2,1
 40082b0:	20c00015 	stw	r3,0(r4)
 40082b4:	f800283a 	ret

040082b8 <__i2b>:
 40082b8:	defffd04 	addi	sp,sp,-12
 40082bc:	dc000015 	stw	r16,0(sp)
 40082c0:	04000044 	movi	r16,1
 40082c4:	dc400115 	stw	r17,4(sp)
 40082c8:	2823883a 	mov	r17,r5
 40082cc:	800b883a 	mov	r5,r16
 40082d0:	dfc00215 	stw	ra,8(sp)
 40082d4:	4007eac0 	call	4007eac <_Balloc>
 40082d8:	14400515 	stw	r17,20(r2)
 40082dc:	14000415 	stw	r16,16(r2)
 40082e0:	dfc00217 	ldw	ra,8(sp)
 40082e4:	dc400117 	ldw	r17,4(sp)
 40082e8:	dc000017 	ldw	r16,0(sp)
 40082ec:	dec00304 	addi	sp,sp,12
 40082f0:	f800283a 	ret

040082f4 <__multiply>:
 40082f4:	defffa04 	addi	sp,sp,-24
 40082f8:	dcc00315 	stw	r19,12(sp)
 40082fc:	dc800215 	stw	r18,8(sp)
 4008300:	34c00417 	ldw	r19,16(r6)
 4008304:	2c800417 	ldw	r18,16(r5)
 4008308:	dd000415 	stw	r20,16(sp)
 400830c:	dc400115 	stw	r17,4(sp)
 4008310:	dfc00515 	stw	ra,20(sp)
 4008314:	dc000015 	stw	r16,0(sp)
 4008318:	2829883a 	mov	r20,r5
 400831c:	3023883a 	mov	r17,r6
 4008320:	94c0050e 	bge	r18,r19,4008338 <__multiply+0x44>
 4008324:	9007883a 	mov	r3,r18
 4008328:	3029883a 	mov	r20,r6
 400832c:	9825883a 	mov	r18,r19
 4008330:	2823883a 	mov	r17,r5
 4008334:	1827883a 	mov	r19,r3
 4008338:	a0800217 	ldw	r2,8(r20)
 400833c:	94e1883a 	add	r16,r18,r19
 4008340:	a1400117 	ldw	r5,4(r20)
 4008344:	1400010e 	bge	r2,r16,400834c <__multiply+0x58>
 4008348:	29400044 	addi	r5,r5,1
 400834c:	4007eac0 	call	4007eac <_Balloc>
 4008350:	8415883a 	add	r10,r16,r16
 4008354:	12c00504 	addi	r11,r2,20
 4008358:	5295883a 	add	r10,r10,r10
 400835c:	5a95883a 	add	r10,r11,r10
 4008360:	5807883a 	mov	r3,r11
 4008364:	5a80032e 	bgeu	r11,r10,4008374 <__multiply+0x80>
 4008368:	18000015 	stw	zero,0(r3)
 400836c:	18c00104 	addi	r3,r3,4
 4008370:	1abffd36 	bltu	r3,r10,4008368 <__reset+0xfa818368>
 4008374:	9ce7883a 	add	r19,r19,r19
 4008378:	94a5883a 	add	r18,r18,r18
 400837c:	89800504 	addi	r6,r17,20
 4008380:	9ce7883a 	add	r19,r19,r19
 4008384:	a3400504 	addi	r13,r20,20
 4008388:	94a5883a 	add	r18,r18,r18
 400838c:	34d9883a 	add	r12,r6,r19
 4008390:	6c93883a 	add	r9,r13,r18
 4008394:	3300422e 	bgeu	r6,r12,40084a0 <__multiply+0x1ac>
 4008398:	37c00017 	ldw	ra,0(r6)
 400839c:	fbffffcc 	andi	r15,ra,65535
 40083a0:	78001b26 	beq	r15,zero,4008410 <__multiply+0x11c>
 40083a4:	5811883a 	mov	r8,r11
 40083a8:	681d883a 	mov	r14,r13
 40083ac:	000f883a 	mov	r7,zero
 40083b0:	71000017 	ldw	r4,0(r14)
 40083b4:	40c00017 	ldw	r3,0(r8)
 40083b8:	73800104 	addi	r14,r14,4
 40083bc:	217fffcc 	andi	r5,r4,65535
 40083c0:	2bcb383a 	mul	r5,r5,r15
 40083c4:	2008d43a 	srli	r4,r4,16
 40083c8:	1c7fffcc 	andi	r17,r3,65535
 40083cc:	2c4b883a 	add	r5,r5,r17
 40083d0:	29cb883a 	add	r5,r5,r7
 40083d4:	23c9383a 	mul	r4,r4,r15
 40083d8:	1806d43a 	srli	r3,r3,16
 40083dc:	280ed43a 	srli	r7,r5,16
 40083e0:	297fffcc 	andi	r5,r5,65535
 40083e4:	20c7883a 	add	r3,r4,r3
 40083e8:	19c7883a 	add	r3,r3,r7
 40083ec:	1808943a 	slli	r4,r3,16
 40083f0:	4023883a 	mov	r17,r8
 40083f4:	180ed43a 	srli	r7,r3,16
 40083f8:	214ab03a 	or	r5,r4,r5
 40083fc:	41400015 	stw	r5,0(r8)
 4008400:	42000104 	addi	r8,r8,4
 4008404:	727fea36 	bltu	r14,r9,40083b0 <__reset+0xfa8183b0>
 4008408:	89c00115 	stw	r7,4(r17)
 400840c:	37c00017 	ldw	ra,0(r6)
 4008410:	f83ed43a 	srli	ra,ra,16
 4008414:	f8001f26 	beq	ra,zero,4008494 <__multiply+0x1a0>
 4008418:	58c00017 	ldw	r3,0(r11)
 400841c:	681d883a 	mov	r14,r13
 4008420:	581f883a 	mov	r15,r11
 4008424:	1811883a 	mov	r8,r3
 4008428:	5825883a 	mov	r18,r11
 400842c:	000f883a 	mov	r7,zero
 4008430:	00000106 	br	4008438 <__multiply+0x144>
 4008434:	8825883a 	mov	r18,r17
 4008438:	7140000b 	ldhu	r5,0(r14)
 400843c:	4010d43a 	srli	r8,r8,16
 4008440:	193fffcc 	andi	r4,r3,65535
 4008444:	2fcb383a 	mul	r5,r5,ra
 4008448:	7bc00104 	addi	r15,r15,4
 400844c:	73800104 	addi	r14,r14,4
 4008450:	2a0b883a 	add	r5,r5,r8
 4008454:	29cb883a 	add	r5,r5,r7
 4008458:	2806943a 	slli	r3,r5,16
 400845c:	94400104 	addi	r17,r18,4
 4008460:	280ad43a 	srli	r5,r5,16
 4008464:	1908b03a 	or	r4,r3,r4
 4008468:	793fff15 	stw	r4,-4(r15)
 400846c:	70ffff17 	ldw	r3,-4(r14)
 4008470:	8a000017 	ldw	r8,0(r17)
 4008474:	1806d43a 	srli	r3,r3,16
 4008478:	413fffcc 	andi	r4,r8,65535
 400847c:	1fc7383a 	mul	r3,r3,ra
 4008480:	1907883a 	add	r3,r3,r4
 4008484:	1947883a 	add	r3,r3,r5
 4008488:	180ed43a 	srli	r7,r3,16
 400848c:	727fe936 	bltu	r14,r9,4008434 <__reset+0xfa818434>
 4008490:	90c00115 	stw	r3,4(r18)
 4008494:	31800104 	addi	r6,r6,4
 4008498:	5ac00104 	addi	r11,r11,4
 400849c:	333fbe36 	bltu	r6,r12,4008398 <__reset+0xfa818398>
 40084a0:	0400090e 	bge	zero,r16,40084c8 <__multiply+0x1d4>
 40084a4:	50ffff17 	ldw	r3,-4(r10)
 40084a8:	52bfff04 	addi	r10,r10,-4
 40084ac:	18000326 	beq	r3,zero,40084bc <__multiply+0x1c8>
 40084b0:	00000506 	br	40084c8 <__multiply+0x1d4>
 40084b4:	50c00017 	ldw	r3,0(r10)
 40084b8:	1800031e 	bne	r3,zero,40084c8 <__multiply+0x1d4>
 40084bc:	843fffc4 	addi	r16,r16,-1
 40084c0:	52bfff04 	addi	r10,r10,-4
 40084c4:	803ffb1e 	bne	r16,zero,40084b4 <__reset+0xfa8184b4>
 40084c8:	14000415 	stw	r16,16(r2)
 40084cc:	dfc00517 	ldw	ra,20(sp)
 40084d0:	dd000417 	ldw	r20,16(sp)
 40084d4:	dcc00317 	ldw	r19,12(sp)
 40084d8:	dc800217 	ldw	r18,8(sp)
 40084dc:	dc400117 	ldw	r17,4(sp)
 40084e0:	dc000017 	ldw	r16,0(sp)
 40084e4:	dec00604 	addi	sp,sp,24
 40084e8:	f800283a 	ret

040084ec <__pow5mult>:
 40084ec:	defffa04 	addi	sp,sp,-24
 40084f0:	dcc00315 	stw	r19,12(sp)
 40084f4:	dc000015 	stw	r16,0(sp)
 40084f8:	dfc00515 	stw	ra,20(sp)
 40084fc:	dd000415 	stw	r20,16(sp)
 4008500:	dc800215 	stw	r18,8(sp)
 4008504:	dc400115 	stw	r17,4(sp)
 4008508:	308000cc 	andi	r2,r6,3
 400850c:	3021883a 	mov	r16,r6
 4008510:	2027883a 	mov	r19,r4
 4008514:	10002f1e 	bne	r2,zero,40085d4 <__pow5mult+0xe8>
 4008518:	2825883a 	mov	r18,r5
 400851c:	8021d0ba 	srai	r16,r16,2
 4008520:	80001a26 	beq	r16,zero,400858c <__pow5mult+0xa0>
 4008524:	9c401217 	ldw	r17,72(r19)
 4008528:	8800061e 	bne	r17,zero,4008544 <__pow5mult+0x58>
 400852c:	00003406 	br	4008600 <__pow5mult+0x114>
 4008530:	8021d07a 	srai	r16,r16,1
 4008534:	80001526 	beq	r16,zero,400858c <__pow5mult+0xa0>
 4008538:	88800017 	ldw	r2,0(r17)
 400853c:	10001c26 	beq	r2,zero,40085b0 <__pow5mult+0xc4>
 4008540:	1023883a 	mov	r17,r2
 4008544:	8080004c 	andi	r2,r16,1
 4008548:	103ff926 	beq	r2,zero,4008530 <__reset+0xfa818530>
 400854c:	880d883a 	mov	r6,r17
 4008550:	900b883a 	mov	r5,r18
 4008554:	9809883a 	mov	r4,r19
 4008558:	40082f40 	call	40082f4 <__multiply>
 400855c:	90001b26 	beq	r18,zero,40085cc <__pow5mult+0xe0>
 4008560:	91000117 	ldw	r4,4(r18)
 4008564:	98c01317 	ldw	r3,76(r19)
 4008568:	8021d07a 	srai	r16,r16,1
 400856c:	2109883a 	add	r4,r4,r4
 4008570:	2109883a 	add	r4,r4,r4
 4008574:	1907883a 	add	r3,r3,r4
 4008578:	19000017 	ldw	r4,0(r3)
 400857c:	91000015 	stw	r4,0(r18)
 4008580:	1c800015 	stw	r18,0(r3)
 4008584:	1025883a 	mov	r18,r2
 4008588:	803feb1e 	bne	r16,zero,4008538 <__reset+0xfa818538>
 400858c:	9005883a 	mov	r2,r18
 4008590:	dfc00517 	ldw	ra,20(sp)
 4008594:	dd000417 	ldw	r20,16(sp)
 4008598:	dcc00317 	ldw	r19,12(sp)
 400859c:	dc800217 	ldw	r18,8(sp)
 40085a0:	dc400117 	ldw	r17,4(sp)
 40085a4:	dc000017 	ldw	r16,0(sp)
 40085a8:	dec00604 	addi	sp,sp,24
 40085ac:	f800283a 	ret
 40085b0:	880d883a 	mov	r6,r17
 40085b4:	880b883a 	mov	r5,r17
 40085b8:	9809883a 	mov	r4,r19
 40085bc:	40082f40 	call	40082f4 <__multiply>
 40085c0:	88800015 	stw	r2,0(r17)
 40085c4:	10000015 	stw	zero,0(r2)
 40085c8:	003fdd06 	br	4008540 <__reset+0xfa818540>
 40085cc:	1025883a 	mov	r18,r2
 40085d0:	003fd706 	br	4008530 <__reset+0xfa818530>
 40085d4:	10bfffc4 	addi	r2,r2,-1
 40085d8:	1085883a 	add	r2,r2,r2
 40085dc:	00c10074 	movhi	r3,1025
 40085e0:	18d3a504 	addi	r3,r3,20116
 40085e4:	1085883a 	add	r2,r2,r2
 40085e8:	1885883a 	add	r2,r3,r2
 40085ec:	11800017 	ldw	r6,0(r2)
 40085f0:	000f883a 	mov	r7,zero
 40085f4:	4007f7c0 	call	4007f7c <__multadd>
 40085f8:	1025883a 	mov	r18,r2
 40085fc:	003fc706 	br	400851c <__reset+0xfa81851c>
 4008600:	05000044 	movi	r20,1
 4008604:	a00b883a 	mov	r5,r20
 4008608:	9809883a 	mov	r4,r19
 400860c:	4007eac0 	call	4007eac <_Balloc>
 4008610:	1023883a 	mov	r17,r2
 4008614:	00809c44 	movi	r2,625
 4008618:	88800515 	stw	r2,20(r17)
 400861c:	8d000415 	stw	r20,16(r17)
 4008620:	9c401215 	stw	r17,72(r19)
 4008624:	88000015 	stw	zero,0(r17)
 4008628:	003fc606 	br	4008544 <__reset+0xfa818544>

0400862c <__lshift>:
 400862c:	defff904 	addi	sp,sp,-28
 4008630:	dd400515 	stw	r21,20(sp)
 4008634:	dcc00315 	stw	r19,12(sp)
 4008638:	302bd17a 	srai	r21,r6,5
 400863c:	2cc00417 	ldw	r19,16(r5)
 4008640:	28800217 	ldw	r2,8(r5)
 4008644:	dd000415 	stw	r20,16(sp)
 4008648:	ace7883a 	add	r19,r21,r19
 400864c:	dc800215 	stw	r18,8(sp)
 4008650:	dc400115 	stw	r17,4(sp)
 4008654:	dc000015 	stw	r16,0(sp)
 4008658:	dfc00615 	stw	ra,24(sp)
 400865c:	9c000044 	addi	r16,r19,1
 4008660:	2823883a 	mov	r17,r5
 4008664:	3029883a 	mov	r20,r6
 4008668:	2025883a 	mov	r18,r4
 400866c:	29400117 	ldw	r5,4(r5)
 4008670:	1400030e 	bge	r2,r16,4008680 <__lshift+0x54>
 4008674:	1085883a 	add	r2,r2,r2
 4008678:	29400044 	addi	r5,r5,1
 400867c:	143ffd16 	blt	r2,r16,4008674 <__reset+0xfa818674>
 4008680:	9009883a 	mov	r4,r18
 4008684:	4007eac0 	call	4007eac <_Balloc>
 4008688:	10c00504 	addi	r3,r2,20
 400868c:	0540070e 	bge	zero,r21,40086ac <__lshift+0x80>
 4008690:	ad6b883a 	add	r21,r21,r21
 4008694:	ad6b883a 	add	r21,r21,r21
 4008698:	1809883a 	mov	r4,r3
 400869c:	1d47883a 	add	r3,r3,r21
 40086a0:	20000015 	stw	zero,0(r4)
 40086a4:	21000104 	addi	r4,r4,4
 40086a8:	193ffd1e 	bne	r3,r4,40086a0 <__reset+0xfa8186a0>
 40086ac:	8a000417 	ldw	r8,16(r17)
 40086b0:	89000504 	addi	r4,r17,20
 40086b4:	a18007cc 	andi	r6,r20,31
 40086b8:	4211883a 	add	r8,r8,r8
 40086bc:	4211883a 	add	r8,r8,r8
 40086c0:	2211883a 	add	r8,r4,r8
 40086c4:	30002326 	beq	r6,zero,4008754 <__lshift+0x128>
 40086c8:	02400804 	movi	r9,32
 40086cc:	4993c83a 	sub	r9,r9,r6
 40086d0:	000b883a 	mov	r5,zero
 40086d4:	21c00017 	ldw	r7,0(r4)
 40086d8:	1815883a 	mov	r10,r3
 40086dc:	18c00104 	addi	r3,r3,4
 40086e0:	398e983a 	sll	r7,r7,r6
 40086e4:	21000104 	addi	r4,r4,4
 40086e8:	394ab03a 	or	r5,r7,r5
 40086ec:	197fff15 	stw	r5,-4(r3)
 40086f0:	217fff17 	ldw	r5,-4(r4)
 40086f4:	2a4ad83a 	srl	r5,r5,r9
 40086f8:	223ff636 	bltu	r4,r8,40086d4 <__reset+0xfa8186d4>
 40086fc:	51400115 	stw	r5,4(r10)
 4008700:	28001a1e 	bne	r5,zero,400876c <__lshift+0x140>
 4008704:	843fffc4 	addi	r16,r16,-1
 4008708:	14000415 	stw	r16,16(r2)
 400870c:	88000826 	beq	r17,zero,4008730 <__lshift+0x104>
 4008710:	89000117 	ldw	r4,4(r17)
 4008714:	90c01317 	ldw	r3,76(r18)
 4008718:	2109883a 	add	r4,r4,r4
 400871c:	2109883a 	add	r4,r4,r4
 4008720:	1907883a 	add	r3,r3,r4
 4008724:	19000017 	ldw	r4,0(r3)
 4008728:	89000015 	stw	r4,0(r17)
 400872c:	1c400015 	stw	r17,0(r3)
 4008730:	dfc00617 	ldw	ra,24(sp)
 4008734:	dd400517 	ldw	r21,20(sp)
 4008738:	dd000417 	ldw	r20,16(sp)
 400873c:	dcc00317 	ldw	r19,12(sp)
 4008740:	dc800217 	ldw	r18,8(sp)
 4008744:	dc400117 	ldw	r17,4(sp)
 4008748:	dc000017 	ldw	r16,0(sp)
 400874c:	dec00704 	addi	sp,sp,28
 4008750:	f800283a 	ret
 4008754:	21400017 	ldw	r5,0(r4)
 4008758:	18c00104 	addi	r3,r3,4
 400875c:	21000104 	addi	r4,r4,4
 4008760:	197fff15 	stw	r5,-4(r3)
 4008764:	223ffb36 	bltu	r4,r8,4008754 <__reset+0xfa818754>
 4008768:	003fe606 	br	4008704 <__reset+0xfa818704>
 400876c:	9c000084 	addi	r16,r19,2
 4008770:	003fe406 	br	4008704 <__reset+0xfa818704>

04008774 <__mcmp>:
 4008774:	20800417 	ldw	r2,16(r4)
 4008778:	28c00417 	ldw	r3,16(r5)
 400877c:	10c5c83a 	sub	r2,r2,r3
 4008780:	1000111e 	bne	r2,zero,40087c8 <__mcmp+0x54>
 4008784:	18c7883a 	add	r3,r3,r3
 4008788:	18c7883a 	add	r3,r3,r3
 400878c:	21000504 	addi	r4,r4,20
 4008790:	29400504 	addi	r5,r5,20
 4008794:	20c5883a 	add	r2,r4,r3
 4008798:	28cb883a 	add	r5,r5,r3
 400879c:	00000106 	br	40087a4 <__mcmp+0x30>
 40087a0:	20800a2e 	bgeu	r4,r2,40087cc <__mcmp+0x58>
 40087a4:	10bfff04 	addi	r2,r2,-4
 40087a8:	297fff04 	addi	r5,r5,-4
 40087ac:	11800017 	ldw	r6,0(r2)
 40087b0:	28c00017 	ldw	r3,0(r5)
 40087b4:	30fffa26 	beq	r6,r3,40087a0 <__reset+0xfa8187a0>
 40087b8:	30c00236 	bltu	r6,r3,40087c4 <__mcmp+0x50>
 40087bc:	00800044 	movi	r2,1
 40087c0:	f800283a 	ret
 40087c4:	00bfffc4 	movi	r2,-1
 40087c8:	f800283a 	ret
 40087cc:	0005883a 	mov	r2,zero
 40087d0:	f800283a 	ret

040087d4 <__mdiff>:
 40087d4:	28c00417 	ldw	r3,16(r5)
 40087d8:	30800417 	ldw	r2,16(r6)
 40087dc:	defffa04 	addi	sp,sp,-24
 40087e0:	dcc00315 	stw	r19,12(sp)
 40087e4:	dc800215 	stw	r18,8(sp)
 40087e8:	dfc00515 	stw	ra,20(sp)
 40087ec:	dd000415 	stw	r20,16(sp)
 40087f0:	dc400115 	stw	r17,4(sp)
 40087f4:	dc000015 	stw	r16,0(sp)
 40087f8:	1887c83a 	sub	r3,r3,r2
 40087fc:	2825883a 	mov	r18,r5
 4008800:	3027883a 	mov	r19,r6
 4008804:	1800141e 	bne	r3,zero,4008858 <__mdiff+0x84>
 4008808:	1085883a 	add	r2,r2,r2
 400880c:	1085883a 	add	r2,r2,r2
 4008810:	2a000504 	addi	r8,r5,20
 4008814:	34000504 	addi	r16,r6,20
 4008818:	4087883a 	add	r3,r8,r2
 400881c:	8085883a 	add	r2,r16,r2
 4008820:	00000106 	br	4008828 <__mdiff+0x54>
 4008824:	40c0592e 	bgeu	r8,r3,400898c <__mdiff+0x1b8>
 4008828:	18ffff04 	addi	r3,r3,-4
 400882c:	10bfff04 	addi	r2,r2,-4
 4008830:	19c00017 	ldw	r7,0(r3)
 4008834:	11400017 	ldw	r5,0(r2)
 4008838:	397ffa26 	beq	r7,r5,4008824 <__reset+0xfa818824>
 400883c:	3940592e 	bgeu	r7,r5,40089a4 <__mdiff+0x1d0>
 4008840:	9005883a 	mov	r2,r18
 4008844:	4023883a 	mov	r17,r8
 4008848:	9825883a 	mov	r18,r19
 400884c:	05000044 	movi	r20,1
 4008850:	1027883a 	mov	r19,r2
 4008854:	00000406 	br	4008868 <__mdiff+0x94>
 4008858:	18005616 	blt	r3,zero,40089b4 <__mdiff+0x1e0>
 400885c:	34400504 	addi	r17,r6,20
 4008860:	2c000504 	addi	r16,r5,20
 4008864:	0029883a 	mov	r20,zero
 4008868:	91400117 	ldw	r5,4(r18)
 400886c:	4007eac0 	call	4007eac <_Balloc>
 4008870:	92400417 	ldw	r9,16(r18)
 4008874:	9b000417 	ldw	r12,16(r19)
 4008878:	12c00504 	addi	r11,r2,20
 400887c:	4a51883a 	add	r8,r9,r9
 4008880:	6319883a 	add	r12,r12,r12
 4008884:	4211883a 	add	r8,r8,r8
 4008888:	6319883a 	add	r12,r12,r12
 400888c:	15000315 	stw	r20,12(r2)
 4008890:	8211883a 	add	r8,r16,r8
 4008894:	8b19883a 	add	r12,r17,r12
 4008898:	0007883a 	mov	r3,zero
 400889c:	81400017 	ldw	r5,0(r16)
 40088a0:	89c00017 	ldw	r7,0(r17)
 40088a4:	59800104 	addi	r6,r11,4
 40088a8:	293fffcc 	andi	r4,r5,65535
 40088ac:	20c7883a 	add	r3,r4,r3
 40088b0:	393fffcc 	andi	r4,r7,65535
 40088b4:	1909c83a 	sub	r4,r3,r4
 40088b8:	280ad43a 	srli	r5,r5,16
 40088bc:	380ed43a 	srli	r7,r7,16
 40088c0:	2007d43a 	srai	r3,r4,16
 40088c4:	213fffcc 	andi	r4,r4,65535
 40088c8:	29cbc83a 	sub	r5,r5,r7
 40088cc:	28c7883a 	add	r3,r5,r3
 40088d0:	180a943a 	slli	r5,r3,16
 40088d4:	8c400104 	addi	r17,r17,4
 40088d8:	84000104 	addi	r16,r16,4
 40088dc:	2908b03a 	or	r4,r5,r4
 40088e0:	59000015 	stw	r4,0(r11)
 40088e4:	1807d43a 	srai	r3,r3,16
 40088e8:	3015883a 	mov	r10,r6
 40088ec:	3017883a 	mov	r11,r6
 40088f0:	8b3fea36 	bltu	r17,r12,400889c <__reset+0xfa81889c>
 40088f4:	8200162e 	bgeu	r16,r8,4008950 <__mdiff+0x17c>
 40088f8:	8017883a 	mov	r11,r16
 40088fc:	59400017 	ldw	r5,0(r11)
 4008900:	31800104 	addi	r6,r6,4
 4008904:	5ac00104 	addi	r11,r11,4
 4008908:	293fffcc 	andi	r4,r5,65535
 400890c:	20c7883a 	add	r3,r4,r3
 4008910:	280ed43a 	srli	r7,r5,16
 4008914:	180bd43a 	srai	r5,r3,16
 4008918:	193fffcc 	andi	r4,r3,65535
 400891c:	3947883a 	add	r3,r7,r5
 4008920:	180a943a 	slli	r5,r3,16
 4008924:	1807d43a 	srai	r3,r3,16
 4008928:	2908b03a 	or	r4,r5,r4
 400892c:	313fff15 	stw	r4,-4(r6)
 4008930:	5a3ff236 	bltu	r11,r8,40088fc <__reset+0xfa8188fc>
 4008934:	0406303a 	nor	r3,zero,r16
 4008938:	1a07883a 	add	r3,r3,r8
 400893c:	1806d0ba 	srli	r3,r3,2
 4008940:	18c00044 	addi	r3,r3,1
 4008944:	18c7883a 	add	r3,r3,r3
 4008948:	18c7883a 	add	r3,r3,r3
 400894c:	50d5883a 	add	r10,r10,r3
 4008950:	50ffff04 	addi	r3,r10,-4
 4008954:	2000041e 	bne	r4,zero,4008968 <__mdiff+0x194>
 4008958:	18ffff04 	addi	r3,r3,-4
 400895c:	19000017 	ldw	r4,0(r3)
 4008960:	4a7fffc4 	addi	r9,r9,-1
 4008964:	203ffc26 	beq	r4,zero,4008958 <__reset+0xfa818958>
 4008968:	12400415 	stw	r9,16(r2)
 400896c:	dfc00517 	ldw	ra,20(sp)
 4008970:	dd000417 	ldw	r20,16(sp)
 4008974:	dcc00317 	ldw	r19,12(sp)
 4008978:	dc800217 	ldw	r18,8(sp)
 400897c:	dc400117 	ldw	r17,4(sp)
 4008980:	dc000017 	ldw	r16,0(sp)
 4008984:	dec00604 	addi	sp,sp,24
 4008988:	f800283a 	ret
 400898c:	000b883a 	mov	r5,zero
 4008990:	4007eac0 	call	4007eac <_Balloc>
 4008994:	00c00044 	movi	r3,1
 4008998:	10c00415 	stw	r3,16(r2)
 400899c:	10000515 	stw	zero,20(r2)
 40089a0:	003ff206 	br	400896c <__reset+0xfa81896c>
 40089a4:	8023883a 	mov	r17,r16
 40089a8:	0029883a 	mov	r20,zero
 40089ac:	4021883a 	mov	r16,r8
 40089b0:	003fad06 	br	4008868 <__reset+0xfa818868>
 40089b4:	9005883a 	mov	r2,r18
 40089b8:	94400504 	addi	r17,r18,20
 40089bc:	9c000504 	addi	r16,r19,20
 40089c0:	9825883a 	mov	r18,r19
 40089c4:	05000044 	movi	r20,1
 40089c8:	1027883a 	mov	r19,r2
 40089cc:	003fa606 	br	4008868 <__reset+0xfa818868>

040089d0 <__ulp>:
 40089d0:	295ffc2c 	andhi	r5,r5,32752
 40089d4:	00bf3034 	movhi	r2,64704
 40089d8:	2887883a 	add	r3,r5,r2
 40089dc:	00c0020e 	bge	zero,r3,40089e8 <__ulp+0x18>
 40089e0:	0005883a 	mov	r2,zero
 40089e4:	f800283a 	ret
 40089e8:	00c7c83a 	sub	r3,zero,r3
 40089ec:	1807d53a 	srai	r3,r3,20
 40089f0:	008004c4 	movi	r2,19
 40089f4:	10c00b0e 	bge	r2,r3,4008a24 <__ulp+0x54>
 40089f8:	18bffb04 	addi	r2,r3,-20
 40089fc:	01000784 	movi	r4,30
 4008a00:	0007883a 	mov	r3,zero
 4008a04:	20800516 	blt	r4,r2,4008a1c <__ulp+0x4c>
 4008a08:	010007c4 	movi	r4,31
 4008a0c:	2089c83a 	sub	r4,r4,r2
 4008a10:	00800044 	movi	r2,1
 4008a14:	1104983a 	sll	r2,r2,r4
 4008a18:	f800283a 	ret
 4008a1c:	00800044 	movi	r2,1
 4008a20:	f800283a 	ret
 4008a24:	01400234 	movhi	r5,8
 4008a28:	28c7d83a 	sra	r3,r5,r3
 4008a2c:	0005883a 	mov	r2,zero
 4008a30:	f800283a 	ret

04008a34 <__b2d>:
 4008a34:	defffa04 	addi	sp,sp,-24
 4008a38:	dc000015 	stw	r16,0(sp)
 4008a3c:	24000417 	ldw	r16,16(r4)
 4008a40:	dc400115 	stw	r17,4(sp)
 4008a44:	24400504 	addi	r17,r4,20
 4008a48:	8421883a 	add	r16,r16,r16
 4008a4c:	8421883a 	add	r16,r16,r16
 4008a50:	8c21883a 	add	r16,r17,r16
 4008a54:	dc800215 	stw	r18,8(sp)
 4008a58:	84bfff17 	ldw	r18,-4(r16)
 4008a5c:	dd000415 	stw	r20,16(sp)
 4008a60:	dcc00315 	stw	r19,12(sp)
 4008a64:	9009883a 	mov	r4,r18
 4008a68:	2829883a 	mov	r20,r5
 4008a6c:	dfc00515 	stw	ra,20(sp)
 4008a70:	40081a00 	call	40081a0 <__hi0bits>
 4008a74:	00c00804 	movi	r3,32
 4008a78:	1889c83a 	sub	r4,r3,r2
 4008a7c:	a1000015 	stw	r4,0(r20)
 4008a80:	01000284 	movi	r4,10
 4008a84:	84ffff04 	addi	r19,r16,-4
 4008a88:	20801216 	blt	r4,r2,4008ad4 <__b2d+0xa0>
 4008a8c:	018002c4 	movi	r6,11
 4008a90:	308dc83a 	sub	r6,r6,r2
 4008a94:	9186d83a 	srl	r3,r18,r6
 4008a98:	18cffc34 	orhi	r3,r3,16368
 4008a9c:	8cc0212e 	bgeu	r17,r19,4008b24 <__b2d+0xf0>
 4008aa0:	813ffe17 	ldw	r4,-8(r16)
 4008aa4:	218cd83a 	srl	r6,r4,r6
 4008aa8:	10800544 	addi	r2,r2,21
 4008aac:	9084983a 	sll	r2,r18,r2
 4008ab0:	1184b03a 	or	r2,r2,r6
 4008ab4:	dfc00517 	ldw	ra,20(sp)
 4008ab8:	dd000417 	ldw	r20,16(sp)
 4008abc:	dcc00317 	ldw	r19,12(sp)
 4008ac0:	dc800217 	ldw	r18,8(sp)
 4008ac4:	dc400117 	ldw	r17,4(sp)
 4008ac8:	dc000017 	ldw	r16,0(sp)
 4008acc:	dec00604 	addi	sp,sp,24
 4008ad0:	f800283a 	ret
 4008ad4:	8cc00f2e 	bgeu	r17,r19,4008b14 <__b2d+0xe0>
 4008ad8:	117ffd44 	addi	r5,r2,-11
 4008adc:	80bffe17 	ldw	r2,-8(r16)
 4008ae0:	28000e26 	beq	r5,zero,4008b1c <__b2d+0xe8>
 4008ae4:	1949c83a 	sub	r4,r3,r5
 4008ae8:	9164983a 	sll	r18,r18,r5
 4008aec:	1106d83a 	srl	r3,r2,r4
 4008af0:	81bffe04 	addi	r6,r16,-8
 4008af4:	948ffc34 	orhi	r18,r18,16368
 4008af8:	90c6b03a 	or	r3,r18,r3
 4008afc:	89800e2e 	bgeu	r17,r6,4008b38 <__b2d+0x104>
 4008b00:	81bffd17 	ldw	r6,-12(r16)
 4008b04:	1144983a 	sll	r2,r2,r5
 4008b08:	310ad83a 	srl	r5,r6,r4
 4008b0c:	2884b03a 	or	r2,r5,r2
 4008b10:	003fe806 	br	4008ab4 <__reset+0xfa818ab4>
 4008b14:	10bffd44 	addi	r2,r2,-11
 4008b18:	1000041e 	bne	r2,zero,4008b2c <__b2d+0xf8>
 4008b1c:	90cffc34 	orhi	r3,r18,16368
 4008b20:	003fe406 	br	4008ab4 <__reset+0xfa818ab4>
 4008b24:	000d883a 	mov	r6,zero
 4008b28:	003fdf06 	br	4008aa8 <__reset+0xfa818aa8>
 4008b2c:	90a4983a 	sll	r18,r18,r2
 4008b30:	0005883a 	mov	r2,zero
 4008b34:	003ff906 	br	4008b1c <__reset+0xfa818b1c>
 4008b38:	1144983a 	sll	r2,r2,r5
 4008b3c:	003fdd06 	br	4008ab4 <__reset+0xfa818ab4>

04008b40 <__d2b>:
 4008b40:	defff804 	addi	sp,sp,-32
 4008b44:	dc000215 	stw	r16,8(sp)
 4008b48:	3021883a 	mov	r16,r6
 4008b4c:	dc400315 	stw	r17,12(sp)
 4008b50:	8022907a 	slli	r17,r16,1
 4008b54:	dd000615 	stw	r20,24(sp)
 4008b58:	2829883a 	mov	r20,r5
 4008b5c:	01400044 	movi	r5,1
 4008b60:	dcc00515 	stw	r19,20(sp)
 4008b64:	dc800415 	stw	r18,16(sp)
 4008b68:	dfc00715 	stw	ra,28(sp)
 4008b6c:	3825883a 	mov	r18,r7
 4008b70:	8822d57a 	srli	r17,r17,21
 4008b74:	4007eac0 	call	4007eac <_Balloc>
 4008b78:	1027883a 	mov	r19,r2
 4008b7c:	00800434 	movhi	r2,16
 4008b80:	10bfffc4 	addi	r2,r2,-1
 4008b84:	808c703a 	and	r6,r16,r2
 4008b88:	88000126 	beq	r17,zero,4008b90 <__d2b+0x50>
 4008b8c:	31800434 	orhi	r6,r6,16
 4008b90:	d9800015 	stw	r6,0(sp)
 4008b94:	a0002426 	beq	r20,zero,4008c28 <__d2b+0xe8>
 4008b98:	d9000104 	addi	r4,sp,4
 4008b9c:	dd000115 	stw	r20,4(sp)
 4008ba0:	40082080 	call	4008208 <__lo0bits>
 4008ba4:	d8c00017 	ldw	r3,0(sp)
 4008ba8:	10002f1e 	bne	r2,zero,4008c68 <__d2b+0x128>
 4008bac:	d9000117 	ldw	r4,4(sp)
 4008bb0:	99000515 	stw	r4,20(r19)
 4008bb4:	1821003a 	cmpeq	r16,r3,zero
 4008bb8:	01000084 	movi	r4,2
 4008bbc:	2421c83a 	sub	r16,r4,r16
 4008bc0:	98c00615 	stw	r3,24(r19)
 4008bc4:	9c000415 	stw	r16,16(r19)
 4008bc8:	88001f1e 	bne	r17,zero,4008c48 <__d2b+0x108>
 4008bcc:	10bef384 	addi	r2,r2,-1074
 4008bd0:	90800015 	stw	r2,0(r18)
 4008bd4:	00900034 	movhi	r2,16384
 4008bd8:	10bfffc4 	addi	r2,r2,-1
 4008bdc:	8085883a 	add	r2,r16,r2
 4008be0:	1085883a 	add	r2,r2,r2
 4008be4:	1085883a 	add	r2,r2,r2
 4008be8:	9885883a 	add	r2,r19,r2
 4008bec:	11000517 	ldw	r4,20(r2)
 4008bf0:	8020917a 	slli	r16,r16,5
 4008bf4:	40081a00 	call	40081a0 <__hi0bits>
 4008bf8:	d8c00817 	ldw	r3,32(sp)
 4008bfc:	8085c83a 	sub	r2,r16,r2
 4008c00:	18800015 	stw	r2,0(r3)
 4008c04:	9805883a 	mov	r2,r19
 4008c08:	dfc00717 	ldw	ra,28(sp)
 4008c0c:	dd000617 	ldw	r20,24(sp)
 4008c10:	dcc00517 	ldw	r19,20(sp)
 4008c14:	dc800417 	ldw	r18,16(sp)
 4008c18:	dc400317 	ldw	r17,12(sp)
 4008c1c:	dc000217 	ldw	r16,8(sp)
 4008c20:	dec00804 	addi	sp,sp,32
 4008c24:	f800283a 	ret
 4008c28:	d809883a 	mov	r4,sp
 4008c2c:	40082080 	call	4008208 <__lo0bits>
 4008c30:	d8c00017 	ldw	r3,0(sp)
 4008c34:	04000044 	movi	r16,1
 4008c38:	9c000415 	stw	r16,16(r19)
 4008c3c:	98c00515 	stw	r3,20(r19)
 4008c40:	10800804 	addi	r2,r2,32
 4008c44:	883fe126 	beq	r17,zero,4008bcc <__reset+0xfa818bcc>
 4008c48:	00c00d44 	movi	r3,53
 4008c4c:	8c7ef344 	addi	r17,r17,-1075
 4008c50:	88a3883a 	add	r17,r17,r2
 4008c54:	1885c83a 	sub	r2,r3,r2
 4008c58:	d8c00817 	ldw	r3,32(sp)
 4008c5c:	94400015 	stw	r17,0(r18)
 4008c60:	18800015 	stw	r2,0(r3)
 4008c64:	003fe706 	br	4008c04 <__reset+0xfa818c04>
 4008c68:	01000804 	movi	r4,32
 4008c6c:	2089c83a 	sub	r4,r4,r2
 4008c70:	1908983a 	sll	r4,r3,r4
 4008c74:	d9400117 	ldw	r5,4(sp)
 4008c78:	1886d83a 	srl	r3,r3,r2
 4008c7c:	2148b03a 	or	r4,r4,r5
 4008c80:	99000515 	stw	r4,20(r19)
 4008c84:	d8c00015 	stw	r3,0(sp)
 4008c88:	003fca06 	br	4008bb4 <__reset+0xfa818bb4>

04008c8c <__ratio>:
 4008c8c:	defff904 	addi	sp,sp,-28
 4008c90:	dc400315 	stw	r17,12(sp)
 4008c94:	2823883a 	mov	r17,r5
 4008c98:	d9400104 	addi	r5,sp,4
 4008c9c:	dfc00615 	stw	ra,24(sp)
 4008ca0:	dcc00515 	stw	r19,20(sp)
 4008ca4:	dc800415 	stw	r18,16(sp)
 4008ca8:	2027883a 	mov	r19,r4
 4008cac:	dc000215 	stw	r16,8(sp)
 4008cb0:	4008a340 	call	4008a34 <__b2d>
 4008cb4:	d80b883a 	mov	r5,sp
 4008cb8:	8809883a 	mov	r4,r17
 4008cbc:	1025883a 	mov	r18,r2
 4008cc0:	1821883a 	mov	r16,r3
 4008cc4:	4008a340 	call	4008a34 <__b2d>
 4008cc8:	8a000417 	ldw	r8,16(r17)
 4008ccc:	99000417 	ldw	r4,16(r19)
 4008cd0:	d9400117 	ldw	r5,4(sp)
 4008cd4:	2209c83a 	sub	r4,r4,r8
 4008cd8:	2010917a 	slli	r8,r4,5
 4008cdc:	d9000017 	ldw	r4,0(sp)
 4008ce0:	2909c83a 	sub	r4,r5,r4
 4008ce4:	4109883a 	add	r4,r8,r4
 4008ce8:	01000e0e 	bge	zero,r4,4008d24 <__ratio+0x98>
 4008cec:	2008953a 	slli	r4,r4,20
 4008cf0:	2421883a 	add	r16,r4,r16
 4008cf4:	100d883a 	mov	r6,r2
 4008cf8:	180f883a 	mov	r7,r3
 4008cfc:	9009883a 	mov	r4,r18
 4008d00:	800b883a 	mov	r5,r16
 4008d04:	400cb780 	call	400cb78 <__divdf3>
 4008d08:	dfc00617 	ldw	ra,24(sp)
 4008d0c:	dcc00517 	ldw	r19,20(sp)
 4008d10:	dc800417 	ldw	r18,16(sp)
 4008d14:	dc400317 	ldw	r17,12(sp)
 4008d18:	dc000217 	ldw	r16,8(sp)
 4008d1c:	dec00704 	addi	sp,sp,28
 4008d20:	f800283a 	ret
 4008d24:	2008953a 	slli	r4,r4,20
 4008d28:	1907c83a 	sub	r3,r3,r4
 4008d2c:	003ff106 	br	4008cf4 <__reset+0xfa818cf4>

04008d30 <_mprec_log10>:
 4008d30:	defffe04 	addi	sp,sp,-8
 4008d34:	dc000015 	stw	r16,0(sp)
 4008d38:	dfc00115 	stw	ra,4(sp)
 4008d3c:	008005c4 	movi	r2,23
 4008d40:	2021883a 	mov	r16,r4
 4008d44:	11000d0e 	bge	r2,r4,4008d7c <_mprec_log10+0x4c>
 4008d48:	0005883a 	mov	r2,zero
 4008d4c:	00cffc34 	movhi	r3,16368
 4008d50:	843fffc4 	addi	r16,r16,-1
 4008d54:	000d883a 	mov	r6,zero
 4008d58:	01d00934 	movhi	r7,16420
 4008d5c:	1009883a 	mov	r4,r2
 4008d60:	180b883a 	mov	r5,r3
 4008d64:	400d6b80 	call	400d6b8 <__muldf3>
 4008d68:	803ff91e 	bne	r16,zero,4008d50 <__reset+0xfa818d50>
 4008d6c:	dfc00117 	ldw	ra,4(sp)
 4008d70:	dc000017 	ldw	r16,0(sp)
 4008d74:	dec00204 	addi	sp,sp,8
 4008d78:	f800283a 	ret
 4008d7c:	202090fa 	slli	r16,r4,3
 4008d80:	00810074 	movhi	r2,1025
 4008d84:	1093bc04 	addi	r2,r2,20208
 4008d88:	1421883a 	add	r16,r2,r16
 4008d8c:	80800017 	ldw	r2,0(r16)
 4008d90:	80c00117 	ldw	r3,4(r16)
 4008d94:	dfc00117 	ldw	ra,4(sp)
 4008d98:	dc000017 	ldw	r16,0(sp)
 4008d9c:	dec00204 	addi	sp,sp,8
 4008da0:	f800283a 	ret

04008da4 <__copybits>:
 4008da4:	297fffc4 	addi	r5,r5,-1
 4008da8:	280fd17a 	srai	r7,r5,5
 4008dac:	30c00417 	ldw	r3,16(r6)
 4008db0:	30800504 	addi	r2,r6,20
 4008db4:	39c00044 	addi	r7,r7,1
 4008db8:	18c7883a 	add	r3,r3,r3
 4008dbc:	39cf883a 	add	r7,r7,r7
 4008dc0:	18c7883a 	add	r3,r3,r3
 4008dc4:	39cf883a 	add	r7,r7,r7
 4008dc8:	10c7883a 	add	r3,r2,r3
 4008dcc:	21cf883a 	add	r7,r4,r7
 4008dd0:	10c00d2e 	bgeu	r2,r3,4008e08 <__copybits+0x64>
 4008dd4:	200b883a 	mov	r5,r4
 4008dd8:	12000017 	ldw	r8,0(r2)
 4008ddc:	29400104 	addi	r5,r5,4
 4008de0:	10800104 	addi	r2,r2,4
 4008de4:	2a3fff15 	stw	r8,-4(r5)
 4008de8:	10fffb36 	bltu	r2,r3,4008dd8 <__reset+0xfa818dd8>
 4008dec:	1985c83a 	sub	r2,r3,r6
 4008df0:	10bffac4 	addi	r2,r2,-21
 4008df4:	1004d0ba 	srli	r2,r2,2
 4008df8:	10800044 	addi	r2,r2,1
 4008dfc:	1085883a 	add	r2,r2,r2
 4008e00:	1085883a 	add	r2,r2,r2
 4008e04:	2089883a 	add	r4,r4,r2
 4008e08:	21c0032e 	bgeu	r4,r7,4008e18 <__copybits+0x74>
 4008e0c:	20000015 	stw	zero,0(r4)
 4008e10:	21000104 	addi	r4,r4,4
 4008e14:	21fffd36 	bltu	r4,r7,4008e0c <__reset+0xfa818e0c>
 4008e18:	f800283a 	ret

04008e1c <__any_on>:
 4008e1c:	20c00417 	ldw	r3,16(r4)
 4008e20:	2805d17a 	srai	r2,r5,5
 4008e24:	21000504 	addi	r4,r4,20
 4008e28:	18800d0e 	bge	r3,r2,4008e60 <__any_on+0x44>
 4008e2c:	18c7883a 	add	r3,r3,r3
 4008e30:	18c7883a 	add	r3,r3,r3
 4008e34:	20c7883a 	add	r3,r4,r3
 4008e38:	20c0192e 	bgeu	r4,r3,4008ea0 <__any_on+0x84>
 4008e3c:	18bfff17 	ldw	r2,-4(r3)
 4008e40:	18ffff04 	addi	r3,r3,-4
 4008e44:	1000041e 	bne	r2,zero,4008e58 <__any_on+0x3c>
 4008e48:	20c0142e 	bgeu	r4,r3,4008e9c <__any_on+0x80>
 4008e4c:	18ffff04 	addi	r3,r3,-4
 4008e50:	19400017 	ldw	r5,0(r3)
 4008e54:	283ffc26 	beq	r5,zero,4008e48 <__reset+0xfa818e48>
 4008e58:	00800044 	movi	r2,1
 4008e5c:	f800283a 	ret
 4008e60:	10c00a0e 	bge	r2,r3,4008e8c <__any_on+0x70>
 4008e64:	1085883a 	add	r2,r2,r2
 4008e68:	1085883a 	add	r2,r2,r2
 4008e6c:	294007cc 	andi	r5,r5,31
 4008e70:	2087883a 	add	r3,r4,r2
 4008e74:	283ff026 	beq	r5,zero,4008e38 <__reset+0xfa818e38>
 4008e78:	19800017 	ldw	r6,0(r3)
 4008e7c:	3144d83a 	srl	r2,r6,r5
 4008e80:	114a983a 	sll	r5,r2,r5
 4008e84:	317ff41e 	bne	r6,r5,4008e58 <__reset+0xfa818e58>
 4008e88:	003feb06 	br	4008e38 <__reset+0xfa818e38>
 4008e8c:	1085883a 	add	r2,r2,r2
 4008e90:	1085883a 	add	r2,r2,r2
 4008e94:	2087883a 	add	r3,r4,r2
 4008e98:	003fe706 	br	4008e38 <__reset+0xfa818e38>
 4008e9c:	f800283a 	ret
 4008ea0:	0005883a 	mov	r2,zero
 4008ea4:	f800283a 	ret

04008ea8 <_realloc_r>:
 4008ea8:	defff604 	addi	sp,sp,-40
 4008eac:	dc800215 	stw	r18,8(sp)
 4008eb0:	dfc00915 	stw	ra,36(sp)
 4008eb4:	df000815 	stw	fp,32(sp)
 4008eb8:	ddc00715 	stw	r23,28(sp)
 4008ebc:	dd800615 	stw	r22,24(sp)
 4008ec0:	dd400515 	stw	r21,20(sp)
 4008ec4:	dd000415 	stw	r20,16(sp)
 4008ec8:	dcc00315 	stw	r19,12(sp)
 4008ecc:	dc400115 	stw	r17,4(sp)
 4008ed0:	dc000015 	stw	r16,0(sp)
 4008ed4:	3025883a 	mov	r18,r6
 4008ed8:	2800b726 	beq	r5,zero,40091b8 <_realloc_r+0x310>
 4008edc:	282b883a 	mov	r21,r5
 4008ee0:	2029883a 	mov	r20,r4
 4008ee4:	400f1900 	call	400f190 <__malloc_lock>
 4008ee8:	a8bfff17 	ldw	r2,-4(r21)
 4008eec:	043fff04 	movi	r16,-4
 4008ef0:	90c002c4 	addi	r3,r18,11
 4008ef4:	01000584 	movi	r4,22
 4008ef8:	acfffe04 	addi	r19,r21,-8
 4008efc:	1420703a 	and	r16,r2,r16
 4008f00:	20c0332e 	bgeu	r4,r3,4008fd0 <_realloc_r+0x128>
 4008f04:	047ffe04 	movi	r17,-8
 4008f08:	1c62703a 	and	r17,r3,r17
 4008f0c:	8807883a 	mov	r3,r17
 4008f10:	88005816 	blt	r17,zero,4009074 <_realloc_r+0x1cc>
 4008f14:	8c805736 	bltu	r17,r18,4009074 <_realloc_r+0x1cc>
 4008f18:	80c0300e 	bge	r16,r3,4008fdc <_realloc_r+0x134>
 4008f1c:	07010074 	movhi	fp,1025
 4008f20:	e7164604 	addi	fp,fp,22808
 4008f24:	e1c00217 	ldw	r7,8(fp)
 4008f28:	9c09883a 	add	r4,r19,r16
 4008f2c:	22000117 	ldw	r8,4(r4)
 4008f30:	21c06326 	beq	r4,r7,40090c0 <_realloc_r+0x218>
 4008f34:	017fff84 	movi	r5,-2
 4008f38:	414a703a 	and	r5,r8,r5
 4008f3c:	214b883a 	add	r5,r4,r5
 4008f40:	29800117 	ldw	r6,4(r5)
 4008f44:	3180004c 	andi	r6,r6,1
 4008f48:	30003f26 	beq	r6,zero,4009048 <_realloc_r+0x1a0>
 4008f4c:	1080004c 	andi	r2,r2,1
 4008f50:	10008326 	beq	r2,zero,4009160 <_realloc_r+0x2b8>
 4008f54:	900b883a 	mov	r5,r18
 4008f58:	a009883a 	mov	r4,r20
 4008f5c:	40073380 	call	4007338 <_malloc_r>
 4008f60:	1025883a 	mov	r18,r2
 4008f64:	10011e26 	beq	r2,zero,40093e0 <_realloc_r+0x538>
 4008f68:	a93fff17 	ldw	r4,-4(r21)
 4008f6c:	10fffe04 	addi	r3,r2,-8
 4008f70:	00bfff84 	movi	r2,-2
 4008f74:	2084703a 	and	r2,r4,r2
 4008f78:	9885883a 	add	r2,r19,r2
 4008f7c:	1880ee26 	beq	r3,r2,4009338 <_realloc_r+0x490>
 4008f80:	81bfff04 	addi	r6,r16,-4
 4008f84:	00800904 	movi	r2,36
 4008f88:	1180b836 	bltu	r2,r6,400926c <_realloc_r+0x3c4>
 4008f8c:	00c004c4 	movi	r3,19
 4008f90:	19809636 	bltu	r3,r6,40091ec <_realloc_r+0x344>
 4008f94:	9005883a 	mov	r2,r18
 4008f98:	a807883a 	mov	r3,r21
 4008f9c:	19000017 	ldw	r4,0(r3)
 4008fa0:	11000015 	stw	r4,0(r2)
 4008fa4:	19000117 	ldw	r4,4(r3)
 4008fa8:	11000115 	stw	r4,4(r2)
 4008fac:	18c00217 	ldw	r3,8(r3)
 4008fb0:	10c00215 	stw	r3,8(r2)
 4008fb4:	a80b883a 	mov	r5,r21
 4008fb8:	a009883a 	mov	r4,r20
 4008fbc:	400674c0 	call	400674c <_free_r>
 4008fc0:	a009883a 	mov	r4,r20
 4008fc4:	400f1b40 	call	400f1b4 <__malloc_unlock>
 4008fc8:	9005883a 	mov	r2,r18
 4008fcc:	00001206 	br	4009018 <_realloc_r+0x170>
 4008fd0:	00c00404 	movi	r3,16
 4008fd4:	1823883a 	mov	r17,r3
 4008fd8:	003fce06 	br	4008f14 <__reset+0xfa818f14>
 4008fdc:	a825883a 	mov	r18,r21
 4008fe0:	8445c83a 	sub	r2,r16,r17
 4008fe4:	00c003c4 	movi	r3,15
 4008fe8:	18802636 	bltu	r3,r2,4009084 <_realloc_r+0x1dc>
 4008fec:	99800117 	ldw	r6,4(r19)
 4008ff0:	9c07883a 	add	r3,r19,r16
 4008ff4:	3180004c 	andi	r6,r6,1
 4008ff8:	3420b03a 	or	r16,r6,r16
 4008ffc:	9c000115 	stw	r16,4(r19)
 4009000:	18800117 	ldw	r2,4(r3)
 4009004:	10800054 	ori	r2,r2,1
 4009008:	18800115 	stw	r2,4(r3)
 400900c:	a009883a 	mov	r4,r20
 4009010:	400f1b40 	call	400f1b4 <__malloc_unlock>
 4009014:	9005883a 	mov	r2,r18
 4009018:	dfc00917 	ldw	ra,36(sp)
 400901c:	df000817 	ldw	fp,32(sp)
 4009020:	ddc00717 	ldw	r23,28(sp)
 4009024:	dd800617 	ldw	r22,24(sp)
 4009028:	dd400517 	ldw	r21,20(sp)
 400902c:	dd000417 	ldw	r20,16(sp)
 4009030:	dcc00317 	ldw	r19,12(sp)
 4009034:	dc800217 	ldw	r18,8(sp)
 4009038:	dc400117 	ldw	r17,4(sp)
 400903c:	dc000017 	ldw	r16,0(sp)
 4009040:	dec00a04 	addi	sp,sp,40
 4009044:	f800283a 	ret
 4009048:	017fff04 	movi	r5,-4
 400904c:	414a703a 	and	r5,r8,r5
 4009050:	814d883a 	add	r6,r16,r5
 4009054:	30c01f16 	blt	r6,r3,40090d4 <_realloc_r+0x22c>
 4009058:	20800317 	ldw	r2,12(r4)
 400905c:	20c00217 	ldw	r3,8(r4)
 4009060:	a825883a 	mov	r18,r21
 4009064:	3021883a 	mov	r16,r6
 4009068:	18800315 	stw	r2,12(r3)
 400906c:	10c00215 	stw	r3,8(r2)
 4009070:	003fdb06 	br	4008fe0 <__reset+0xfa818fe0>
 4009074:	00800304 	movi	r2,12
 4009078:	a0800015 	stw	r2,0(r20)
 400907c:	0005883a 	mov	r2,zero
 4009080:	003fe506 	br	4009018 <__reset+0xfa819018>
 4009084:	98c00117 	ldw	r3,4(r19)
 4009088:	9c4b883a 	add	r5,r19,r17
 400908c:	11000054 	ori	r4,r2,1
 4009090:	18c0004c 	andi	r3,r3,1
 4009094:	1c62b03a 	or	r17,r3,r17
 4009098:	9c400115 	stw	r17,4(r19)
 400909c:	29000115 	stw	r4,4(r5)
 40090a0:	2885883a 	add	r2,r5,r2
 40090a4:	10c00117 	ldw	r3,4(r2)
 40090a8:	29400204 	addi	r5,r5,8
 40090ac:	a009883a 	mov	r4,r20
 40090b0:	18c00054 	ori	r3,r3,1
 40090b4:	10c00115 	stw	r3,4(r2)
 40090b8:	400674c0 	call	400674c <_free_r>
 40090bc:	003fd306 	br	400900c <__reset+0xfa81900c>
 40090c0:	017fff04 	movi	r5,-4
 40090c4:	414a703a 	and	r5,r8,r5
 40090c8:	89800404 	addi	r6,r17,16
 40090cc:	8151883a 	add	r8,r16,r5
 40090d0:	4180590e 	bge	r8,r6,4009238 <_realloc_r+0x390>
 40090d4:	1080004c 	andi	r2,r2,1
 40090d8:	103f9e1e 	bne	r2,zero,4008f54 <__reset+0xfa818f54>
 40090dc:	adbffe17 	ldw	r22,-8(r21)
 40090e0:	00bfff04 	movi	r2,-4
 40090e4:	9dadc83a 	sub	r22,r19,r22
 40090e8:	b1800117 	ldw	r6,4(r22)
 40090ec:	3084703a 	and	r2,r6,r2
 40090f0:	20002026 	beq	r4,zero,4009174 <_realloc_r+0x2cc>
 40090f4:	80af883a 	add	r23,r16,r2
 40090f8:	b96f883a 	add	r23,r23,r5
 40090fc:	21c05f26 	beq	r4,r7,400927c <_realloc_r+0x3d4>
 4009100:	b8c01c16 	blt	r23,r3,4009174 <_realloc_r+0x2cc>
 4009104:	20800317 	ldw	r2,12(r4)
 4009108:	20c00217 	ldw	r3,8(r4)
 400910c:	81bfff04 	addi	r6,r16,-4
 4009110:	01000904 	movi	r4,36
 4009114:	18800315 	stw	r2,12(r3)
 4009118:	10c00215 	stw	r3,8(r2)
 400911c:	b0c00217 	ldw	r3,8(r22)
 4009120:	b0800317 	ldw	r2,12(r22)
 4009124:	b4800204 	addi	r18,r22,8
 4009128:	18800315 	stw	r2,12(r3)
 400912c:	10c00215 	stw	r3,8(r2)
 4009130:	21801b36 	bltu	r4,r6,40091a0 <_realloc_r+0x2f8>
 4009134:	008004c4 	movi	r2,19
 4009138:	1180352e 	bgeu	r2,r6,4009210 <_realloc_r+0x368>
 400913c:	a8800017 	ldw	r2,0(r21)
 4009140:	b0800215 	stw	r2,8(r22)
 4009144:	a8800117 	ldw	r2,4(r21)
 4009148:	b0800315 	stw	r2,12(r22)
 400914c:	008006c4 	movi	r2,27
 4009150:	11807f36 	bltu	r2,r6,4009350 <_realloc_r+0x4a8>
 4009154:	b0800404 	addi	r2,r22,16
 4009158:	ad400204 	addi	r21,r21,8
 400915c:	00002d06 	br	4009214 <_realloc_r+0x36c>
 4009160:	adbffe17 	ldw	r22,-8(r21)
 4009164:	00bfff04 	movi	r2,-4
 4009168:	9dadc83a 	sub	r22,r19,r22
 400916c:	b1000117 	ldw	r4,4(r22)
 4009170:	2084703a 	and	r2,r4,r2
 4009174:	b03f7726 	beq	r22,zero,4008f54 <__reset+0xfa818f54>
 4009178:	80af883a 	add	r23,r16,r2
 400917c:	b8ff7516 	blt	r23,r3,4008f54 <__reset+0xfa818f54>
 4009180:	b0800317 	ldw	r2,12(r22)
 4009184:	b0c00217 	ldw	r3,8(r22)
 4009188:	81bfff04 	addi	r6,r16,-4
 400918c:	01000904 	movi	r4,36
 4009190:	18800315 	stw	r2,12(r3)
 4009194:	10c00215 	stw	r3,8(r2)
 4009198:	b4800204 	addi	r18,r22,8
 400919c:	21bfe52e 	bgeu	r4,r6,4009134 <__reset+0xfa819134>
 40091a0:	a80b883a 	mov	r5,r21
 40091a4:	9009883a 	mov	r4,r18
 40091a8:	4007c280 	call	4007c28 <memmove>
 40091ac:	b821883a 	mov	r16,r23
 40091b0:	b027883a 	mov	r19,r22
 40091b4:	003f8a06 	br	4008fe0 <__reset+0xfa818fe0>
 40091b8:	300b883a 	mov	r5,r6
 40091bc:	dfc00917 	ldw	ra,36(sp)
 40091c0:	df000817 	ldw	fp,32(sp)
 40091c4:	ddc00717 	ldw	r23,28(sp)
 40091c8:	dd800617 	ldw	r22,24(sp)
 40091cc:	dd400517 	ldw	r21,20(sp)
 40091d0:	dd000417 	ldw	r20,16(sp)
 40091d4:	dcc00317 	ldw	r19,12(sp)
 40091d8:	dc800217 	ldw	r18,8(sp)
 40091dc:	dc400117 	ldw	r17,4(sp)
 40091e0:	dc000017 	ldw	r16,0(sp)
 40091e4:	dec00a04 	addi	sp,sp,40
 40091e8:	40073381 	jmpi	4007338 <_malloc_r>
 40091ec:	a8c00017 	ldw	r3,0(r21)
 40091f0:	90c00015 	stw	r3,0(r18)
 40091f4:	a8c00117 	ldw	r3,4(r21)
 40091f8:	90c00115 	stw	r3,4(r18)
 40091fc:	00c006c4 	movi	r3,27
 4009200:	19804536 	bltu	r3,r6,4009318 <_realloc_r+0x470>
 4009204:	90800204 	addi	r2,r18,8
 4009208:	a8c00204 	addi	r3,r21,8
 400920c:	003f6306 	br	4008f9c <__reset+0xfa818f9c>
 4009210:	9005883a 	mov	r2,r18
 4009214:	a8c00017 	ldw	r3,0(r21)
 4009218:	b821883a 	mov	r16,r23
 400921c:	b027883a 	mov	r19,r22
 4009220:	10c00015 	stw	r3,0(r2)
 4009224:	a8c00117 	ldw	r3,4(r21)
 4009228:	10c00115 	stw	r3,4(r2)
 400922c:	a8c00217 	ldw	r3,8(r21)
 4009230:	10c00215 	stw	r3,8(r2)
 4009234:	003f6a06 	br	4008fe0 <__reset+0xfa818fe0>
 4009238:	9c67883a 	add	r19,r19,r17
 400923c:	4445c83a 	sub	r2,r8,r17
 4009240:	e4c00215 	stw	r19,8(fp)
 4009244:	10800054 	ori	r2,r2,1
 4009248:	98800115 	stw	r2,4(r19)
 400924c:	a8bfff17 	ldw	r2,-4(r21)
 4009250:	a009883a 	mov	r4,r20
 4009254:	1080004c 	andi	r2,r2,1
 4009258:	1462b03a 	or	r17,r2,r17
 400925c:	ac7fff15 	stw	r17,-4(r21)
 4009260:	400f1b40 	call	400f1b4 <__malloc_unlock>
 4009264:	a805883a 	mov	r2,r21
 4009268:	003f6b06 	br	4009018 <__reset+0xfa819018>
 400926c:	a80b883a 	mov	r5,r21
 4009270:	9009883a 	mov	r4,r18
 4009274:	4007c280 	call	4007c28 <memmove>
 4009278:	003f4e06 	br	4008fb4 <__reset+0xfa818fb4>
 400927c:	89000404 	addi	r4,r17,16
 4009280:	b93fbc16 	blt	r23,r4,4009174 <__reset+0xfa819174>
 4009284:	b0800317 	ldw	r2,12(r22)
 4009288:	b0c00217 	ldw	r3,8(r22)
 400928c:	81bfff04 	addi	r6,r16,-4
 4009290:	01000904 	movi	r4,36
 4009294:	18800315 	stw	r2,12(r3)
 4009298:	10c00215 	stw	r3,8(r2)
 400929c:	b4800204 	addi	r18,r22,8
 40092a0:	21804336 	bltu	r4,r6,40093b0 <_realloc_r+0x508>
 40092a4:	008004c4 	movi	r2,19
 40092a8:	11803f2e 	bgeu	r2,r6,40093a8 <_realloc_r+0x500>
 40092ac:	a8800017 	ldw	r2,0(r21)
 40092b0:	b0800215 	stw	r2,8(r22)
 40092b4:	a8800117 	ldw	r2,4(r21)
 40092b8:	b0800315 	stw	r2,12(r22)
 40092bc:	008006c4 	movi	r2,27
 40092c0:	11803f36 	bltu	r2,r6,40093c0 <_realloc_r+0x518>
 40092c4:	b0800404 	addi	r2,r22,16
 40092c8:	ad400204 	addi	r21,r21,8
 40092cc:	a8c00017 	ldw	r3,0(r21)
 40092d0:	10c00015 	stw	r3,0(r2)
 40092d4:	a8c00117 	ldw	r3,4(r21)
 40092d8:	10c00115 	stw	r3,4(r2)
 40092dc:	a8c00217 	ldw	r3,8(r21)
 40092e0:	10c00215 	stw	r3,8(r2)
 40092e4:	b447883a 	add	r3,r22,r17
 40092e8:	bc45c83a 	sub	r2,r23,r17
 40092ec:	e0c00215 	stw	r3,8(fp)
 40092f0:	10800054 	ori	r2,r2,1
 40092f4:	18800115 	stw	r2,4(r3)
 40092f8:	b0800117 	ldw	r2,4(r22)
 40092fc:	a009883a 	mov	r4,r20
 4009300:	1080004c 	andi	r2,r2,1
 4009304:	1462b03a 	or	r17,r2,r17
 4009308:	b4400115 	stw	r17,4(r22)
 400930c:	400f1b40 	call	400f1b4 <__malloc_unlock>
 4009310:	9005883a 	mov	r2,r18
 4009314:	003f4006 	br	4009018 <__reset+0xfa819018>
 4009318:	a8c00217 	ldw	r3,8(r21)
 400931c:	90c00215 	stw	r3,8(r18)
 4009320:	a8c00317 	ldw	r3,12(r21)
 4009324:	90c00315 	stw	r3,12(r18)
 4009328:	30801126 	beq	r6,r2,4009370 <_realloc_r+0x4c8>
 400932c:	90800404 	addi	r2,r18,16
 4009330:	a8c00404 	addi	r3,r21,16
 4009334:	003f1906 	br	4008f9c <__reset+0xfa818f9c>
 4009338:	90ffff17 	ldw	r3,-4(r18)
 400933c:	00bfff04 	movi	r2,-4
 4009340:	a825883a 	mov	r18,r21
 4009344:	1884703a 	and	r2,r3,r2
 4009348:	80a1883a 	add	r16,r16,r2
 400934c:	003f2406 	br	4008fe0 <__reset+0xfa818fe0>
 4009350:	a8800217 	ldw	r2,8(r21)
 4009354:	b0800415 	stw	r2,16(r22)
 4009358:	a8800317 	ldw	r2,12(r21)
 400935c:	b0800515 	stw	r2,20(r22)
 4009360:	31000a26 	beq	r6,r4,400938c <_realloc_r+0x4e4>
 4009364:	b0800604 	addi	r2,r22,24
 4009368:	ad400404 	addi	r21,r21,16
 400936c:	003fa906 	br	4009214 <__reset+0xfa819214>
 4009370:	a9000417 	ldw	r4,16(r21)
 4009374:	90800604 	addi	r2,r18,24
 4009378:	a8c00604 	addi	r3,r21,24
 400937c:	91000415 	stw	r4,16(r18)
 4009380:	a9000517 	ldw	r4,20(r21)
 4009384:	91000515 	stw	r4,20(r18)
 4009388:	003f0406 	br	4008f9c <__reset+0xfa818f9c>
 400938c:	a8c00417 	ldw	r3,16(r21)
 4009390:	ad400604 	addi	r21,r21,24
 4009394:	b0800804 	addi	r2,r22,32
 4009398:	b0c00615 	stw	r3,24(r22)
 400939c:	a8ffff17 	ldw	r3,-4(r21)
 40093a0:	b0c00715 	stw	r3,28(r22)
 40093a4:	003f9b06 	br	4009214 <__reset+0xfa819214>
 40093a8:	9005883a 	mov	r2,r18
 40093ac:	003fc706 	br	40092cc <__reset+0xfa8192cc>
 40093b0:	a80b883a 	mov	r5,r21
 40093b4:	9009883a 	mov	r4,r18
 40093b8:	4007c280 	call	4007c28 <memmove>
 40093bc:	003fc906 	br	40092e4 <__reset+0xfa8192e4>
 40093c0:	a8800217 	ldw	r2,8(r21)
 40093c4:	b0800415 	stw	r2,16(r22)
 40093c8:	a8800317 	ldw	r2,12(r21)
 40093cc:	b0800515 	stw	r2,20(r22)
 40093d0:	31000726 	beq	r6,r4,40093f0 <_realloc_r+0x548>
 40093d4:	b0800604 	addi	r2,r22,24
 40093d8:	ad400404 	addi	r21,r21,16
 40093dc:	003fbb06 	br	40092cc <__reset+0xfa8192cc>
 40093e0:	a009883a 	mov	r4,r20
 40093e4:	400f1b40 	call	400f1b4 <__malloc_unlock>
 40093e8:	0005883a 	mov	r2,zero
 40093ec:	003f0a06 	br	4009018 <__reset+0xfa819018>
 40093f0:	a8c00417 	ldw	r3,16(r21)
 40093f4:	ad400604 	addi	r21,r21,24
 40093f8:	b0800804 	addi	r2,r22,32
 40093fc:	b0c00615 	stw	r3,24(r22)
 4009400:	a8ffff17 	ldw	r3,-4(r21)
 4009404:	b0c00715 	stw	r3,28(r22)
 4009408:	003fb006 	br	40092cc <__reset+0xfa8192cc>

0400940c <__fpclassifyd>:
 400940c:	00a00034 	movhi	r2,32768
 4009410:	10bfffc4 	addi	r2,r2,-1
 4009414:	2884703a 	and	r2,r5,r2
 4009418:	10000726 	beq	r2,zero,4009438 <__fpclassifyd+0x2c>
 400941c:	00fffc34 	movhi	r3,65520
 4009420:	019ff834 	movhi	r6,32736
 4009424:	28c7883a 	add	r3,r5,r3
 4009428:	31bfffc4 	addi	r6,r6,-1
 400942c:	30c00536 	bltu	r6,r3,4009444 <__fpclassifyd+0x38>
 4009430:	00800104 	movi	r2,4
 4009434:	f800283a 	ret
 4009438:	2000021e 	bne	r4,zero,4009444 <__fpclassifyd+0x38>
 400943c:	00800084 	movi	r2,2
 4009440:	f800283a 	ret
 4009444:	00dffc34 	movhi	r3,32752
 4009448:	019ff834 	movhi	r6,32736
 400944c:	28cb883a 	add	r5,r5,r3
 4009450:	31bfffc4 	addi	r6,r6,-1
 4009454:	317ff62e 	bgeu	r6,r5,4009430 <__reset+0xfa819430>
 4009458:	01400434 	movhi	r5,16
 400945c:	297fffc4 	addi	r5,r5,-1
 4009460:	28800236 	bltu	r5,r2,400946c <__fpclassifyd+0x60>
 4009464:	008000c4 	movi	r2,3
 4009468:	f800283a 	ret
 400946c:	10c00226 	beq	r2,r3,4009478 <__fpclassifyd+0x6c>
 4009470:	0005883a 	mov	r2,zero
 4009474:	f800283a 	ret
 4009478:	2005003a 	cmpeq	r2,r4,zero
 400947c:	f800283a 	ret

04009480 <_sbrk_r>:
 4009480:	defffd04 	addi	sp,sp,-12
 4009484:	dc000015 	stw	r16,0(sp)
 4009488:	04010074 	movhi	r16,1025
 400948c:	dc400115 	stw	r17,4(sp)
 4009490:	841c2904 	addi	r16,r16,28836
 4009494:	2023883a 	mov	r17,r4
 4009498:	2809883a 	mov	r4,r5
 400949c:	dfc00215 	stw	ra,8(sp)
 40094a0:	80000015 	stw	zero,0(r16)
 40094a4:	400f3740 	call	400f374 <sbrk>
 40094a8:	00ffffc4 	movi	r3,-1
 40094ac:	10c00526 	beq	r2,r3,40094c4 <_sbrk_r+0x44>
 40094b0:	dfc00217 	ldw	ra,8(sp)
 40094b4:	dc400117 	ldw	r17,4(sp)
 40094b8:	dc000017 	ldw	r16,0(sp)
 40094bc:	dec00304 	addi	sp,sp,12
 40094c0:	f800283a 	ret
 40094c4:	80c00017 	ldw	r3,0(r16)
 40094c8:	183ff926 	beq	r3,zero,40094b0 <__reset+0xfa8194b0>
 40094cc:	88c00015 	stw	r3,0(r17)
 40094d0:	003ff706 	br	40094b0 <__reset+0xfa8194b0>

040094d4 <__sread>:
 40094d4:	defffe04 	addi	sp,sp,-8
 40094d8:	dc000015 	stw	r16,0(sp)
 40094dc:	2821883a 	mov	r16,r5
 40094e0:	2940038f 	ldh	r5,14(r5)
 40094e4:	dfc00115 	stw	ra,4(sp)
 40094e8:	400b2c80 	call	400b2c8 <_read_r>
 40094ec:	10000716 	blt	r2,zero,400950c <__sread+0x38>
 40094f0:	80c01417 	ldw	r3,80(r16)
 40094f4:	1887883a 	add	r3,r3,r2
 40094f8:	80c01415 	stw	r3,80(r16)
 40094fc:	dfc00117 	ldw	ra,4(sp)
 4009500:	dc000017 	ldw	r16,0(sp)
 4009504:	dec00204 	addi	sp,sp,8
 4009508:	f800283a 	ret
 400950c:	80c0030b 	ldhu	r3,12(r16)
 4009510:	18fbffcc 	andi	r3,r3,61439
 4009514:	80c0030d 	sth	r3,12(r16)
 4009518:	dfc00117 	ldw	ra,4(sp)
 400951c:	dc000017 	ldw	r16,0(sp)
 4009520:	dec00204 	addi	sp,sp,8
 4009524:	f800283a 	ret

04009528 <__seofread>:
 4009528:	0005883a 	mov	r2,zero
 400952c:	f800283a 	ret

04009530 <__swrite>:
 4009530:	2880030b 	ldhu	r2,12(r5)
 4009534:	defffb04 	addi	sp,sp,-20
 4009538:	dcc00315 	stw	r19,12(sp)
 400953c:	dc800215 	stw	r18,8(sp)
 4009540:	dc400115 	stw	r17,4(sp)
 4009544:	dc000015 	stw	r16,0(sp)
 4009548:	dfc00415 	stw	ra,16(sp)
 400954c:	10c0400c 	andi	r3,r2,256
 4009550:	2821883a 	mov	r16,r5
 4009554:	2023883a 	mov	r17,r4
 4009558:	3025883a 	mov	r18,r6
 400955c:	3827883a 	mov	r19,r7
 4009560:	18000526 	beq	r3,zero,4009578 <__swrite+0x48>
 4009564:	2940038f 	ldh	r5,14(r5)
 4009568:	01c00084 	movi	r7,2
 400956c:	000d883a 	mov	r6,zero
 4009570:	400b2680 	call	400b268 <_lseek_r>
 4009574:	8080030b 	ldhu	r2,12(r16)
 4009578:	8140038f 	ldh	r5,14(r16)
 400957c:	10bbffcc 	andi	r2,r2,61439
 4009580:	980f883a 	mov	r7,r19
 4009584:	900d883a 	mov	r6,r18
 4009588:	8809883a 	mov	r4,r17
 400958c:	8080030d 	sth	r2,12(r16)
 4009590:	dfc00417 	ldw	ra,16(sp)
 4009594:	dcc00317 	ldw	r19,12(sp)
 4009598:	dc800217 	ldw	r18,8(sp)
 400959c:	dc400117 	ldw	r17,4(sp)
 40095a0:	dc000017 	ldw	r16,0(sp)
 40095a4:	dec00504 	addi	sp,sp,20
 40095a8:	400ad341 	jmpi	400ad34 <_write_r>

040095ac <__sseek>:
 40095ac:	defffe04 	addi	sp,sp,-8
 40095b0:	dc000015 	stw	r16,0(sp)
 40095b4:	2821883a 	mov	r16,r5
 40095b8:	2940038f 	ldh	r5,14(r5)
 40095bc:	dfc00115 	stw	ra,4(sp)
 40095c0:	400b2680 	call	400b268 <_lseek_r>
 40095c4:	00ffffc4 	movi	r3,-1
 40095c8:	10c00826 	beq	r2,r3,40095ec <__sseek+0x40>
 40095cc:	80c0030b 	ldhu	r3,12(r16)
 40095d0:	80801415 	stw	r2,80(r16)
 40095d4:	18c40014 	ori	r3,r3,4096
 40095d8:	80c0030d 	sth	r3,12(r16)
 40095dc:	dfc00117 	ldw	ra,4(sp)
 40095e0:	dc000017 	ldw	r16,0(sp)
 40095e4:	dec00204 	addi	sp,sp,8
 40095e8:	f800283a 	ret
 40095ec:	80c0030b 	ldhu	r3,12(r16)
 40095f0:	18fbffcc 	andi	r3,r3,61439
 40095f4:	80c0030d 	sth	r3,12(r16)
 40095f8:	dfc00117 	ldw	ra,4(sp)
 40095fc:	dc000017 	ldw	r16,0(sp)
 4009600:	dec00204 	addi	sp,sp,8
 4009604:	f800283a 	ret

04009608 <__sclose>:
 4009608:	2940038f 	ldh	r5,14(r5)
 400960c:	400ad941 	jmpi	400ad94 <_close_r>

04009610 <strcmp>:
 4009610:	2144b03a 	or	r2,r4,r5
 4009614:	108000cc 	andi	r2,r2,3
 4009618:	1000171e 	bne	r2,zero,4009678 <strcmp+0x68>
 400961c:	20800017 	ldw	r2,0(r4)
 4009620:	28c00017 	ldw	r3,0(r5)
 4009624:	10c0141e 	bne	r2,r3,4009678 <strcmp+0x68>
 4009628:	027fbff4 	movhi	r9,65279
 400962c:	4a7fbfc4 	addi	r9,r9,-257
 4009630:	0086303a 	nor	r3,zero,r2
 4009634:	02202074 	movhi	r8,32897
 4009638:	1245883a 	add	r2,r2,r9
 400963c:	42202004 	addi	r8,r8,-32640
 4009640:	10c4703a 	and	r2,r2,r3
 4009644:	1204703a 	and	r2,r2,r8
 4009648:	10000226 	beq	r2,zero,4009654 <strcmp+0x44>
 400964c:	00002306 	br	40096dc <strcmp+0xcc>
 4009650:	1000221e 	bne	r2,zero,40096dc <strcmp+0xcc>
 4009654:	21000104 	addi	r4,r4,4
 4009658:	20c00017 	ldw	r3,0(r4)
 400965c:	29400104 	addi	r5,r5,4
 4009660:	29800017 	ldw	r6,0(r5)
 4009664:	1a4f883a 	add	r7,r3,r9
 4009668:	00c4303a 	nor	r2,zero,r3
 400966c:	3884703a 	and	r2,r7,r2
 4009670:	1204703a 	and	r2,r2,r8
 4009674:	19bff626 	beq	r3,r6,4009650 <__reset+0xfa819650>
 4009678:	20800003 	ldbu	r2,0(r4)
 400967c:	10c03fcc 	andi	r3,r2,255
 4009680:	18c0201c 	xori	r3,r3,128
 4009684:	18ffe004 	addi	r3,r3,-128
 4009688:	18000c26 	beq	r3,zero,40096bc <strcmp+0xac>
 400968c:	29800007 	ldb	r6,0(r5)
 4009690:	19800326 	beq	r3,r6,40096a0 <strcmp+0x90>
 4009694:	00001306 	br	40096e4 <strcmp+0xd4>
 4009698:	29800007 	ldb	r6,0(r5)
 400969c:	11800b1e 	bne	r2,r6,40096cc <strcmp+0xbc>
 40096a0:	21000044 	addi	r4,r4,1
 40096a4:	20c00003 	ldbu	r3,0(r4)
 40096a8:	29400044 	addi	r5,r5,1
 40096ac:	18803fcc 	andi	r2,r3,255
 40096b0:	1080201c 	xori	r2,r2,128
 40096b4:	10bfe004 	addi	r2,r2,-128
 40096b8:	103ff71e 	bne	r2,zero,4009698 <__reset+0xfa819698>
 40096bc:	0007883a 	mov	r3,zero
 40096c0:	28800003 	ldbu	r2,0(r5)
 40096c4:	1885c83a 	sub	r2,r3,r2
 40096c8:	f800283a 	ret
 40096cc:	28800003 	ldbu	r2,0(r5)
 40096d0:	18c03fcc 	andi	r3,r3,255
 40096d4:	1885c83a 	sub	r2,r3,r2
 40096d8:	f800283a 	ret
 40096dc:	0005883a 	mov	r2,zero
 40096e0:	f800283a 	ret
 40096e4:	10c03fcc 	andi	r3,r2,255
 40096e8:	003ff506 	br	40096c0 <__reset+0xfa8196c0>

040096ec <__sprint_r.part.0>:
 40096ec:	28801917 	ldw	r2,100(r5)
 40096f0:	defff604 	addi	sp,sp,-40
 40096f4:	dd400515 	stw	r21,20(sp)
 40096f8:	dfc00915 	stw	ra,36(sp)
 40096fc:	df000815 	stw	fp,32(sp)
 4009700:	ddc00715 	stw	r23,28(sp)
 4009704:	dd800615 	stw	r22,24(sp)
 4009708:	dd000415 	stw	r20,16(sp)
 400970c:	dcc00315 	stw	r19,12(sp)
 4009710:	dc800215 	stw	r18,8(sp)
 4009714:	dc400115 	stw	r17,4(sp)
 4009718:	dc000015 	stw	r16,0(sp)
 400971c:	1088000c 	andi	r2,r2,8192
 4009720:	302b883a 	mov	r21,r6
 4009724:	10002e26 	beq	r2,zero,40097e0 <__sprint_r.part.0+0xf4>
 4009728:	30800217 	ldw	r2,8(r6)
 400972c:	35800017 	ldw	r22,0(r6)
 4009730:	10002926 	beq	r2,zero,40097d8 <__sprint_r.part.0+0xec>
 4009734:	2827883a 	mov	r19,r5
 4009738:	2029883a 	mov	r20,r4
 400973c:	b5c00104 	addi	r23,r22,4
 4009740:	04bfffc4 	movi	r18,-1
 4009744:	bc400017 	ldw	r17,0(r23)
 4009748:	b4000017 	ldw	r16,0(r22)
 400974c:	0039883a 	mov	fp,zero
 4009750:	8822d0ba 	srli	r17,r17,2
 4009754:	8800031e 	bne	r17,zero,4009764 <__sprint_r.part.0+0x78>
 4009758:	00001806 	br	40097bc <__sprint_r.part.0+0xd0>
 400975c:	84000104 	addi	r16,r16,4
 4009760:	8f001526 	beq	r17,fp,40097b8 <__sprint_r.part.0+0xcc>
 4009764:	81400017 	ldw	r5,0(r16)
 4009768:	980d883a 	mov	r6,r19
 400976c:	a009883a 	mov	r4,r20
 4009770:	400b1140 	call	400b114 <_fputwc_r>
 4009774:	e7000044 	addi	fp,fp,1
 4009778:	14bff81e 	bne	r2,r18,400975c <__reset+0xfa81975c>
 400977c:	9005883a 	mov	r2,r18
 4009780:	a8000215 	stw	zero,8(r21)
 4009784:	a8000115 	stw	zero,4(r21)
 4009788:	dfc00917 	ldw	ra,36(sp)
 400978c:	df000817 	ldw	fp,32(sp)
 4009790:	ddc00717 	ldw	r23,28(sp)
 4009794:	dd800617 	ldw	r22,24(sp)
 4009798:	dd400517 	ldw	r21,20(sp)
 400979c:	dd000417 	ldw	r20,16(sp)
 40097a0:	dcc00317 	ldw	r19,12(sp)
 40097a4:	dc800217 	ldw	r18,8(sp)
 40097a8:	dc400117 	ldw	r17,4(sp)
 40097ac:	dc000017 	ldw	r16,0(sp)
 40097b0:	dec00a04 	addi	sp,sp,40
 40097b4:	f800283a 	ret
 40097b8:	a8800217 	ldw	r2,8(r21)
 40097bc:	8c63883a 	add	r17,r17,r17
 40097c0:	8c63883a 	add	r17,r17,r17
 40097c4:	1445c83a 	sub	r2,r2,r17
 40097c8:	a8800215 	stw	r2,8(r21)
 40097cc:	b5800204 	addi	r22,r22,8
 40097d0:	bdc00204 	addi	r23,r23,8
 40097d4:	103fdb1e 	bne	r2,zero,4009744 <__reset+0xfa819744>
 40097d8:	0005883a 	mov	r2,zero
 40097dc:	003fe806 	br	4009780 <__reset+0xfa819780>
 40097e0:	4006a5c0 	call	4006a5c <__sfvwrite_r>
 40097e4:	003fe606 	br	4009780 <__reset+0xfa819780>

040097e8 <__sprint_r>:
 40097e8:	30c00217 	ldw	r3,8(r6)
 40097ec:	18000126 	beq	r3,zero,40097f4 <__sprint_r+0xc>
 40097f0:	40096ec1 	jmpi	40096ec <__sprint_r.part.0>
 40097f4:	30000115 	stw	zero,4(r6)
 40097f8:	0005883a 	mov	r2,zero
 40097fc:	f800283a 	ret

04009800 <___vfiprintf_internal_r>:
 4009800:	deffc904 	addi	sp,sp,-220
 4009804:	df003515 	stw	fp,212(sp)
 4009808:	dd003115 	stw	r20,196(sp)
 400980c:	dfc03615 	stw	ra,216(sp)
 4009810:	ddc03415 	stw	r23,208(sp)
 4009814:	dd803315 	stw	r22,204(sp)
 4009818:	dd403215 	stw	r21,200(sp)
 400981c:	dcc03015 	stw	r19,192(sp)
 4009820:	dc802f15 	stw	r18,188(sp)
 4009824:	dc402e15 	stw	r17,184(sp)
 4009828:	dc002d15 	stw	r16,180(sp)
 400982c:	d9002015 	stw	r4,128(sp)
 4009830:	d9c02215 	stw	r7,136(sp)
 4009834:	2829883a 	mov	r20,r5
 4009838:	3039883a 	mov	fp,r6
 400983c:	20000226 	beq	r4,zero,4009848 <___vfiprintf_internal_r+0x48>
 4009840:	20800e17 	ldw	r2,56(r4)
 4009844:	1000cf26 	beq	r2,zero,4009b84 <___vfiprintf_internal_r+0x384>
 4009848:	a080030b 	ldhu	r2,12(r20)
 400984c:	10c8000c 	andi	r3,r2,8192
 4009850:	1800061e 	bne	r3,zero,400986c <___vfiprintf_internal_r+0x6c>
 4009854:	a1001917 	ldw	r4,100(r20)
 4009858:	00f7ffc4 	movi	r3,-8193
 400985c:	10880014 	ori	r2,r2,8192
 4009860:	20c6703a 	and	r3,r4,r3
 4009864:	a080030d 	sth	r2,12(r20)
 4009868:	a0c01915 	stw	r3,100(r20)
 400986c:	10c0020c 	andi	r3,r2,8
 4009870:	1800a926 	beq	r3,zero,4009b18 <___vfiprintf_internal_r+0x318>
 4009874:	a0c00417 	ldw	r3,16(r20)
 4009878:	1800a726 	beq	r3,zero,4009b18 <___vfiprintf_internal_r+0x318>
 400987c:	1080068c 	andi	r2,r2,26
 4009880:	00c00284 	movi	r3,10
 4009884:	10c0ac26 	beq	r2,r3,4009b38 <___vfiprintf_internal_r+0x338>
 4009888:	da801a04 	addi	r10,sp,104
 400988c:	da801e15 	stw	r10,120(sp)
 4009890:	d8801e17 	ldw	r2,120(sp)
 4009894:	da8019c4 	addi	r10,sp,103
 4009898:	05810074 	movhi	r22,1025
 400989c:	05c10074 	movhi	r23,1025
 40098a0:	da801f15 	stw	r10,124(sp)
 40098a4:	1295c83a 	sub	r10,r2,r10
 40098a8:	b593f204 	addi	r22,r22,20424
 40098ac:	bdd3ee04 	addi	r23,r23,20408
 40098b0:	dec01a15 	stw	sp,104(sp)
 40098b4:	d8001c15 	stw	zero,112(sp)
 40098b8:	d8001b15 	stw	zero,108(sp)
 40098bc:	d8002615 	stw	zero,152(sp)
 40098c0:	d8002315 	stw	zero,140(sp)
 40098c4:	da802715 	stw	r10,156(sp)
 40098c8:	d811883a 	mov	r8,sp
 40098cc:	dd002115 	stw	r20,132(sp)
 40098d0:	e021883a 	mov	r16,fp
 40098d4:	80800007 	ldb	r2,0(r16)
 40098d8:	1003ea26 	beq	r2,zero,400a884 <___vfiprintf_internal_r+0x1084>
 40098dc:	00c00944 	movi	r3,37
 40098e0:	8025883a 	mov	r18,r16
 40098e4:	10c0021e 	bne	r2,r3,40098f0 <___vfiprintf_internal_r+0xf0>
 40098e8:	00001606 	br	4009944 <___vfiprintf_internal_r+0x144>
 40098ec:	10c00326 	beq	r2,r3,40098fc <___vfiprintf_internal_r+0xfc>
 40098f0:	94800044 	addi	r18,r18,1
 40098f4:	90800007 	ldb	r2,0(r18)
 40098f8:	103ffc1e 	bne	r2,zero,40098ec <__reset+0xfa8198ec>
 40098fc:	9423c83a 	sub	r17,r18,r16
 4009900:	88001026 	beq	r17,zero,4009944 <___vfiprintf_internal_r+0x144>
 4009904:	d8c01c17 	ldw	r3,112(sp)
 4009908:	d8801b17 	ldw	r2,108(sp)
 400990c:	44000015 	stw	r16,0(r8)
 4009910:	88c7883a 	add	r3,r17,r3
 4009914:	10800044 	addi	r2,r2,1
 4009918:	44400115 	stw	r17,4(r8)
 400991c:	d8c01c15 	stw	r3,112(sp)
 4009920:	d8801b15 	stw	r2,108(sp)
 4009924:	010001c4 	movi	r4,7
 4009928:	2080760e 	bge	r4,r2,4009b04 <___vfiprintf_internal_r+0x304>
 400992c:	1803821e 	bne	r3,zero,400a738 <___vfiprintf_internal_r+0xf38>
 4009930:	da802317 	ldw	r10,140(sp)
 4009934:	d8001b15 	stw	zero,108(sp)
 4009938:	d811883a 	mov	r8,sp
 400993c:	5455883a 	add	r10,r10,r17
 4009940:	da802315 	stw	r10,140(sp)
 4009944:	90800007 	ldb	r2,0(r18)
 4009948:	10044626 	beq	r2,zero,400aa64 <___vfiprintf_internal_r+0x1264>
 400994c:	90c00047 	ldb	r3,1(r18)
 4009950:	94000044 	addi	r16,r18,1
 4009954:	d8001d85 	stb	zero,118(sp)
 4009958:	0009883a 	mov	r4,zero
 400995c:	000f883a 	mov	r7,zero
 4009960:	027fffc4 	movi	r9,-1
 4009964:	0023883a 	mov	r17,zero
 4009968:	0029883a 	mov	r20,zero
 400996c:	01401604 	movi	r5,88
 4009970:	01800244 	movi	r6,9
 4009974:	03400a84 	movi	r13,42
 4009978:	03001b04 	movi	r12,108
 400997c:	84000044 	addi	r16,r16,1
 4009980:	18bff804 	addi	r2,r3,-32
 4009984:	28827336 	bltu	r5,r2,400a354 <___vfiprintf_internal_r+0xb54>
 4009988:	100490ba 	slli	r2,r2,2
 400998c:	02810074 	movhi	r10,1025
 4009990:	52a66804 	addi	r10,r10,-26208
 4009994:	1285883a 	add	r2,r2,r10
 4009998:	10800017 	ldw	r2,0(r2)
 400999c:	1000683a 	jmp	r2
 40099a0:	0400a088 	cmpgei	r16,zero,642
 40099a4:	0400a354 	movui	r16,653
 40099a8:	0400a354 	movui	r16,653
 40099ac:	0400a0a8 	cmpgeui	r16,zero,642
 40099b0:	0400a354 	movui	r16,653
 40099b4:	0400a354 	movui	r16,653
 40099b8:	0400a354 	movui	r16,653
 40099bc:	0400a354 	movui	r16,653
 40099c0:	0400a354 	movui	r16,653
 40099c4:	0400a354 	movui	r16,653
 40099c8:	0400a290 	cmplti	r16,zero,650
 40099cc:	0400a2ac 	andhi	r16,zero,650
 40099d0:	0400a354 	movui	r16,653
 40099d4:	04009b94 	movui	r16,622
 40099d8:	0400a2bc 	xorhi	r16,zero,650
 40099dc:	0400a354 	movui	r16,653
 40099e0:	0400a0b4 	movhi	r16,642
 40099e4:	0400a0c0 	call	400a0c <__alt_mem_dram_cntrl-0x3bff5f4>
 40099e8:	0400a0c0 	call	400a0c <__alt_mem_dram_cntrl-0x3bff5f4>
 40099ec:	0400a0c0 	call	400a0c <__alt_mem_dram_cntrl-0x3bff5f4>
 40099f0:	0400a0c0 	call	400a0c <__alt_mem_dram_cntrl-0x3bff5f4>
 40099f4:	0400a0c0 	call	400a0c <__alt_mem_dram_cntrl-0x3bff5f4>
 40099f8:	0400a0c0 	call	400a0c <__alt_mem_dram_cntrl-0x3bff5f4>
 40099fc:	0400a0c0 	call	400a0c <__alt_mem_dram_cntrl-0x3bff5f4>
 4009a00:	0400a0c0 	call	400a0c <__alt_mem_dram_cntrl-0x3bff5f4>
 4009a04:	0400a0c0 	call	400a0c <__alt_mem_dram_cntrl-0x3bff5f4>
 4009a08:	0400a354 	movui	r16,653
 4009a0c:	0400a354 	movui	r16,653
 4009a10:	0400a354 	movui	r16,653
 4009a14:	0400a354 	movui	r16,653
 4009a18:	0400a354 	movui	r16,653
 4009a1c:	0400a354 	movui	r16,653
 4009a20:	0400a354 	movui	r16,653
 4009a24:	0400a354 	movui	r16,653
 4009a28:	0400a354 	movui	r16,653
 4009a2c:	0400a354 	movui	r16,653
 4009a30:	0400a0ec 	andhi	r16,zero,643
 4009a34:	0400a354 	movui	r16,653
 4009a38:	0400a354 	movui	r16,653
 4009a3c:	0400a354 	movui	r16,653
 4009a40:	0400a354 	movui	r16,653
 4009a44:	0400a354 	movui	r16,653
 4009a48:	0400a354 	movui	r16,653
 4009a4c:	0400a354 	movui	r16,653
 4009a50:	0400a354 	movui	r16,653
 4009a54:	0400a354 	movui	r16,653
 4009a58:	0400a354 	movui	r16,653
 4009a5c:	0400a124 	muli	r16,zero,644
 4009a60:	0400a354 	movui	r16,653
 4009a64:	0400a354 	movui	r16,653
 4009a68:	0400a354 	movui	r16,653
 4009a6c:	0400a354 	movui	r16,653
 4009a70:	0400a354 	movui	r16,653
 4009a74:	0400a17c 	xorhi	r16,zero,645
 4009a78:	0400a354 	movui	r16,653
 4009a7c:	0400a354 	movui	r16,653
 4009a80:	0400a1ec 	andhi	r16,zero,647
 4009a84:	0400a354 	movui	r16,653
 4009a88:	0400a354 	movui	r16,653
 4009a8c:	0400a354 	movui	r16,653
 4009a90:	0400a354 	movui	r16,653
 4009a94:	0400a354 	movui	r16,653
 4009a98:	0400a354 	movui	r16,653
 4009a9c:	0400a354 	movui	r16,653
 4009aa0:	0400a354 	movui	r16,653
 4009aa4:	0400a354 	movui	r16,653
 4009aa8:	0400a354 	movui	r16,653
 4009aac:	04009f98 	cmpnei	r16,zero,638
 4009ab0:	04009fc4 	movi	r16,639
 4009ab4:	0400a354 	movui	r16,653
 4009ab8:	0400a354 	movui	r16,653
 4009abc:	0400a354 	movui	r16,653
 4009ac0:	0400a2fc 	xorhi	r16,zero,651
 4009ac4:	04009fc4 	movi	r16,639
 4009ac8:	0400a354 	movui	r16,653
 4009acc:	0400a354 	movui	r16,653
 4009ad0:	04009e58 	cmpnei	r16,zero,633
 4009ad4:	0400a354 	movui	r16,653
 4009ad8:	04009e68 	cmpgeui	r16,zero,633
 4009adc:	04009ea4 	muli	r16,zero,634
 4009ae0:	04009ba0 	cmpeqi	r16,zero,622
 4009ae4:	04009e4c 	andi	r16,zero,633
 4009ae8:	0400a354 	movui	r16,653
 4009aec:	0400a228 	cmpgeui	r16,zero,648
 4009af0:	0400a354 	movui	r16,653
 4009af4:	0400a280 	call	400a28 <__alt_mem_dram_cntrl-0x3bff5d8>
 4009af8:	0400a354 	movui	r16,653
 4009afc:	0400a354 	movui	r16,653
 4009b00:	04009f44 	movi	r16,637
 4009b04:	42000204 	addi	r8,r8,8
 4009b08:	da802317 	ldw	r10,140(sp)
 4009b0c:	5455883a 	add	r10,r10,r17
 4009b10:	da802315 	stw	r10,140(sp)
 4009b14:	003f8b06 	br	4009944 <__reset+0xfa819944>
 4009b18:	d9002017 	ldw	r4,128(sp)
 4009b1c:	a00b883a 	mov	r5,r20
 4009b20:	40046040 	call	4004604 <__swsetup_r>
 4009b24:	1003b11e 	bne	r2,zero,400a9ec <___vfiprintf_internal_r+0x11ec>
 4009b28:	a080030b 	ldhu	r2,12(r20)
 4009b2c:	00c00284 	movi	r3,10
 4009b30:	1080068c 	andi	r2,r2,26
 4009b34:	10ff541e 	bne	r2,r3,4009888 <__reset+0xfa819888>
 4009b38:	a080038f 	ldh	r2,14(r20)
 4009b3c:	103f5216 	blt	r2,zero,4009888 <__reset+0xfa819888>
 4009b40:	d9c02217 	ldw	r7,136(sp)
 4009b44:	d9002017 	ldw	r4,128(sp)
 4009b48:	e00d883a 	mov	r6,fp
 4009b4c:	a00b883a 	mov	r5,r20
 4009b50:	400ac780 	call	400ac78 <__sbprintf>
 4009b54:	dfc03617 	ldw	ra,216(sp)
 4009b58:	df003517 	ldw	fp,212(sp)
 4009b5c:	ddc03417 	ldw	r23,208(sp)
 4009b60:	dd803317 	ldw	r22,204(sp)
 4009b64:	dd403217 	ldw	r21,200(sp)
 4009b68:	dd003117 	ldw	r20,196(sp)
 4009b6c:	dcc03017 	ldw	r19,192(sp)
 4009b70:	dc802f17 	ldw	r18,188(sp)
 4009b74:	dc402e17 	ldw	r17,184(sp)
 4009b78:	dc002d17 	ldw	r16,180(sp)
 4009b7c:	dec03704 	addi	sp,sp,220
 4009b80:	f800283a 	ret
 4009b84:	40065d80 	call	40065d8 <__sinit>
 4009b88:	003f2f06 	br	4009848 <__reset+0xfa819848>
 4009b8c:	0463c83a 	sub	r17,zero,r17
 4009b90:	d8802215 	stw	r2,136(sp)
 4009b94:	a5000114 	ori	r20,r20,4
 4009b98:	80c00007 	ldb	r3,0(r16)
 4009b9c:	003f7706 	br	400997c <__reset+0xfa81997c>
 4009ba0:	00800c04 	movi	r2,48
 4009ba4:	da802217 	ldw	r10,136(sp)
 4009ba8:	d8801d05 	stb	r2,116(sp)
 4009bac:	00801e04 	movi	r2,120
 4009bb0:	d8801d45 	stb	r2,117(sp)
 4009bb4:	d8001d85 	stb	zero,118(sp)
 4009bb8:	50c00104 	addi	r3,r10,4
 4009bbc:	54800017 	ldw	r18,0(r10)
 4009bc0:	0027883a 	mov	r19,zero
 4009bc4:	a0800094 	ori	r2,r20,2
 4009bc8:	48030b16 	blt	r9,zero,400a7f8 <___vfiprintf_internal_r+0xff8>
 4009bcc:	00bfdfc4 	movi	r2,-129
 4009bd0:	a096703a 	and	r11,r20,r2
 4009bd4:	d8c02215 	stw	r3,136(sp)
 4009bd8:	5d000094 	ori	r20,r11,2
 4009bdc:	90032b1e 	bne	r18,zero,400a88c <___vfiprintf_internal_r+0x108c>
 4009be0:	00810074 	movhi	r2,1025
 4009be4:	10938d04 	addi	r2,r2,20020
 4009be8:	d8802615 	stw	r2,152(sp)
 4009bec:	0039883a 	mov	fp,zero
 4009bf0:	48017b1e 	bne	r9,zero,400a1e0 <___vfiprintf_internal_r+0x9e0>
 4009bf4:	0013883a 	mov	r9,zero
 4009bf8:	0027883a 	mov	r19,zero
 4009bfc:	dd401a04 	addi	r21,sp,104
 4009c00:	4825883a 	mov	r18,r9
 4009c04:	4cc0010e 	bge	r9,r19,4009c0c <___vfiprintf_internal_r+0x40c>
 4009c08:	9825883a 	mov	r18,r19
 4009c0c:	e7003fcc 	andi	fp,fp,255
 4009c10:	e700201c 	xori	fp,fp,128
 4009c14:	e73fe004 	addi	fp,fp,-128
 4009c18:	e0000126 	beq	fp,zero,4009c20 <___vfiprintf_internal_r+0x420>
 4009c1c:	94800044 	addi	r18,r18,1
 4009c20:	a380008c 	andi	r14,r20,2
 4009c24:	70000126 	beq	r14,zero,4009c2c <___vfiprintf_internal_r+0x42c>
 4009c28:	94800084 	addi	r18,r18,2
 4009c2c:	a700210c 	andi	fp,r20,132
 4009c30:	e001df1e 	bne	fp,zero,400a3b0 <___vfiprintf_internal_r+0xbb0>
 4009c34:	8c87c83a 	sub	r3,r17,r18
 4009c38:	00c1dd0e 	bge	zero,r3,400a3b0 <___vfiprintf_internal_r+0xbb0>
 4009c3c:	01c00404 	movi	r7,16
 4009c40:	d8801c17 	ldw	r2,112(sp)
 4009c44:	38c3ad0e 	bge	r7,r3,400aafc <___vfiprintf_internal_r+0x12fc>
 4009c48:	02810074 	movhi	r10,1025
 4009c4c:	5293f204 	addi	r10,r10,20424
 4009c50:	dc002915 	stw	r16,164(sp)
 4009c54:	d9801b17 	ldw	r6,108(sp)
 4009c58:	da802415 	stw	r10,144(sp)
 4009c5c:	03c001c4 	movi	r15,7
 4009c60:	da402515 	stw	r9,148(sp)
 4009c64:	db802815 	stw	r14,160(sp)
 4009c68:	1821883a 	mov	r16,r3
 4009c6c:	00000506 	br	4009c84 <___vfiprintf_internal_r+0x484>
 4009c70:	31400084 	addi	r5,r6,2
 4009c74:	42000204 	addi	r8,r8,8
 4009c78:	200d883a 	mov	r6,r4
 4009c7c:	843ffc04 	addi	r16,r16,-16
 4009c80:	3c000d0e 	bge	r7,r16,4009cb8 <___vfiprintf_internal_r+0x4b8>
 4009c84:	10800404 	addi	r2,r2,16
 4009c88:	31000044 	addi	r4,r6,1
 4009c8c:	45800015 	stw	r22,0(r8)
 4009c90:	41c00115 	stw	r7,4(r8)
 4009c94:	d8801c15 	stw	r2,112(sp)
 4009c98:	d9001b15 	stw	r4,108(sp)
 4009c9c:	793ff40e 	bge	r15,r4,4009c70 <__reset+0xfa819c70>
 4009ca0:	1001b51e 	bne	r2,zero,400a378 <___vfiprintf_internal_r+0xb78>
 4009ca4:	843ffc04 	addi	r16,r16,-16
 4009ca8:	000d883a 	mov	r6,zero
 4009cac:	01400044 	movi	r5,1
 4009cb0:	d811883a 	mov	r8,sp
 4009cb4:	3c3ff316 	blt	r7,r16,4009c84 <__reset+0xfa819c84>
 4009cb8:	8007883a 	mov	r3,r16
 4009cbc:	da402517 	ldw	r9,148(sp)
 4009cc0:	db802817 	ldw	r14,160(sp)
 4009cc4:	dc002917 	ldw	r16,164(sp)
 4009cc8:	da802417 	ldw	r10,144(sp)
 4009ccc:	1885883a 	add	r2,r3,r2
 4009cd0:	40c00115 	stw	r3,4(r8)
 4009cd4:	42800015 	stw	r10,0(r8)
 4009cd8:	d8801c15 	stw	r2,112(sp)
 4009cdc:	d9401b15 	stw	r5,108(sp)
 4009ce0:	00c001c4 	movi	r3,7
 4009ce4:	19426016 	blt	r3,r5,400a668 <___vfiprintf_internal_r+0xe68>
 4009ce8:	d8c01d87 	ldb	r3,118(sp)
 4009cec:	42000204 	addi	r8,r8,8
 4009cf0:	29000044 	addi	r4,r5,1
 4009cf4:	1801b31e 	bne	r3,zero,400a3c4 <___vfiprintf_internal_r+0xbc4>
 4009cf8:	7001c026 	beq	r14,zero,400a3fc <___vfiprintf_internal_r+0xbfc>
 4009cfc:	d8c01d04 	addi	r3,sp,116
 4009d00:	10800084 	addi	r2,r2,2
 4009d04:	40c00015 	stw	r3,0(r8)
 4009d08:	00c00084 	movi	r3,2
 4009d0c:	40c00115 	stw	r3,4(r8)
 4009d10:	d8801c15 	stw	r2,112(sp)
 4009d14:	d9001b15 	stw	r4,108(sp)
 4009d18:	00c001c4 	movi	r3,7
 4009d1c:	1902650e 	bge	r3,r4,400a6b4 <___vfiprintf_internal_r+0xeb4>
 4009d20:	10029a1e 	bne	r2,zero,400a78c <___vfiprintf_internal_r+0xf8c>
 4009d24:	00c02004 	movi	r3,128
 4009d28:	01000044 	movi	r4,1
 4009d2c:	000b883a 	mov	r5,zero
 4009d30:	d811883a 	mov	r8,sp
 4009d34:	e0c1b31e 	bne	fp,r3,400a404 <___vfiprintf_internal_r+0xc04>
 4009d38:	8cb9c83a 	sub	fp,r17,r18
 4009d3c:	0701b10e 	bge	zero,fp,400a404 <___vfiprintf_internal_r+0xc04>
 4009d40:	01c00404 	movi	r7,16
 4009d44:	3f03890e 	bge	r7,fp,400ab6c <___vfiprintf_internal_r+0x136c>
 4009d48:	00c10074 	movhi	r3,1025
 4009d4c:	18d3ee04 	addi	r3,r3,20408
 4009d50:	d8c02415 	stw	r3,144(sp)
 4009d54:	8007883a 	mov	r3,r16
 4009d58:	034001c4 	movi	r13,7
 4009d5c:	e021883a 	mov	r16,fp
 4009d60:	da402515 	stw	r9,148(sp)
 4009d64:	1839883a 	mov	fp,r3
 4009d68:	00000506 	br	4009d80 <___vfiprintf_internal_r+0x580>
 4009d6c:	29800084 	addi	r6,r5,2
 4009d70:	42000204 	addi	r8,r8,8
 4009d74:	180b883a 	mov	r5,r3
 4009d78:	843ffc04 	addi	r16,r16,-16
 4009d7c:	3c000d0e 	bge	r7,r16,4009db4 <___vfiprintf_internal_r+0x5b4>
 4009d80:	10800404 	addi	r2,r2,16
 4009d84:	28c00044 	addi	r3,r5,1
 4009d88:	45c00015 	stw	r23,0(r8)
 4009d8c:	41c00115 	stw	r7,4(r8)
 4009d90:	d8801c15 	stw	r2,112(sp)
 4009d94:	d8c01b15 	stw	r3,108(sp)
 4009d98:	68fff40e 	bge	r13,r3,4009d6c <__reset+0xfa819d6c>
 4009d9c:	1002241e 	bne	r2,zero,400a630 <___vfiprintf_internal_r+0xe30>
 4009da0:	843ffc04 	addi	r16,r16,-16
 4009da4:	01800044 	movi	r6,1
 4009da8:	000b883a 	mov	r5,zero
 4009dac:	d811883a 	mov	r8,sp
 4009db0:	3c3ff316 	blt	r7,r16,4009d80 <__reset+0xfa819d80>
 4009db4:	da402517 	ldw	r9,148(sp)
 4009db8:	e007883a 	mov	r3,fp
 4009dbc:	8039883a 	mov	fp,r16
 4009dc0:	1821883a 	mov	r16,r3
 4009dc4:	d8c02417 	ldw	r3,144(sp)
 4009dc8:	1705883a 	add	r2,r2,fp
 4009dcc:	47000115 	stw	fp,4(r8)
 4009dd0:	40c00015 	stw	r3,0(r8)
 4009dd4:	d8801c15 	stw	r2,112(sp)
 4009dd8:	d9801b15 	stw	r6,108(sp)
 4009ddc:	00c001c4 	movi	r3,7
 4009de0:	19827616 	blt	r3,r6,400a7bc <___vfiprintf_internal_r+0xfbc>
 4009de4:	4cf9c83a 	sub	fp,r9,r19
 4009de8:	42000204 	addi	r8,r8,8
 4009dec:	31000044 	addi	r4,r6,1
 4009df0:	300b883a 	mov	r5,r6
 4009df4:	07018516 	blt	zero,fp,400a40c <___vfiprintf_internal_r+0xc0c>
 4009df8:	9885883a 	add	r2,r19,r2
 4009dfc:	45400015 	stw	r21,0(r8)
 4009e00:	44c00115 	stw	r19,4(r8)
 4009e04:	d8801c15 	stw	r2,112(sp)
 4009e08:	d9001b15 	stw	r4,108(sp)
 4009e0c:	00c001c4 	movi	r3,7
 4009e10:	1901dd0e 	bge	r3,r4,400a588 <___vfiprintf_internal_r+0xd88>
 4009e14:	1002401e 	bne	r2,zero,400a718 <___vfiprintf_internal_r+0xf18>
 4009e18:	d8001b15 	stw	zero,108(sp)
 4009e1c:	a2c0010c 	andi	r11,r20,4
 4009e20:	58000226 	beq	r11,zero,4009e2c <___vfiprintf_internal_r+0x62c>
 4009e24:	8ca7c83a 	sub	r19,r17,r18
 4009e28:	04c2f216 	blt	zero,r19,400a9f4 <___vfiprintf_internal_r+0x11f4>
 4009e2c:	8c80010e 	bge	r17,r18,4009e34 <___vfiprintf_internal_r+0x634>
 4009e30:	9023883a 	mov	r17,r18
 4009e34:	da802317 	ldw	r10,140(sp)
 4009e38:	5455883a 	add	r10,r10,r17
 4009e3c:	da802315 	stw	r10,140(sp)
 4009e40:	d8001b15 	stw	zero,108(sp)
 4009e44:	d811883a 	mov	r8,sp
 4009e48:	003ea206 	br	40098d4 <__reset+0xfa8198d4>
 4009e4c:	a5000814 	ori	r20,r20,32
 4009e50:	80c00007 	ldb	r3,0(r16)
 4009e54:	003ec906 	br	400997c <__reset+0xfa81997c>
 4009e58:	80c00007 	ldb	r3,0(r16)
 4009e5c:	1b030926 	beq	r3,r12,400aa84 <___vfiprintf_internal_r+0x1284>
 4009e60:	a5000414 	ori	r20,r20,16
 4009e64:	003ec506 	br	400997c <__reset+0xfa81997c>
 4009e68:	21003fcc 	andi	r4,r4,255
 4009e6c:	20035e1e 	bne	r4,zero,400abe8 <___vfiprintf_internal_r+0x13e8>
 4009e70:	a080080c 	andi	r2,r20,32
 4009e74:	1002a526 	beq	r2,zero,400a90c <___vfiprintf_internal_r+0x110c>
 4009e78:	da802217 	ldw	r10,136(sp)
 4009e7c:	50800017 	ldw	r2,0(r10)
 4009e80:	da802317 	ldw	r10,140(sp)
 4009e84:	5007d7fa 	srai	r3,r10,31
 4009e88:	da802217 	ldw	r10,136(sp)
 4009e8c:	10c00115 	stw	r3,4(r2)
 4009e90:	52800104 	addi	r10,r10,4
 4009e94:	da802215 	stw	r10,136(sp)
 4009e98:	da802317 	ldw	r10,140(sp)
 4009e9c:	12800015 	stw	r10,0(r2)
 4009ea0:	003e8c06 	br	40098d4 <__reset+0xfa8198d4>
 4009ea4:	21003fcc 	andi	r4,r4,255
 4009ea8:	2003511e 	bne	r4,zero,400abf0 <___vfiprintf_internal_r+0x13f0>
 4009eac:	a080080c 	andi	r2,r20,32
 4009eb0:	1000a126 	beq	r2,zero,400a138 <___vfiprintf_internal_r+0x938>
 4009eb4:	da802217 	ldw	r10,136(sp)
 4009eb8:	d8001d85 	stb	zero,118(sp)
 4009ebc:	50800204 	addi	r2,r10,8
 4009ec0:	54800017 	ldw	r18,0(r10)
 4009ec4:	54c00117 	ldw	r19,4(r10)
 4009ec8:	4802b416 	blt	r9,zero,400a99c <___vfiprintf_internal_r+0x119c>
 4009ecc:	013fdfc4 	movi	r4,-129
 4009ed0:	94c6b03a 	or	r3,r18,r19
 4009ed4:	d8802215 	stw	r2,136(sp)
 4009ed8:	a128703a 	and	r20,r20,r4
 4009edc:	1800a226 	beq	r3,zero,400a168 <___vfiprintf_internal_r+0x968>
 4009ee0:	0039883a 	mov	fp,zero
 4009ee4:	dd401a04 	addi	r21,sp,104
 4009ee8:	9006d0fa 	srli	r3,r18,3
 4009eec:	9808977a 	slli	r4,r19,29
 4009ef0:	9826d0fa 	srli	r19,r19,3
 4009ef4:	948001cc 	andi	r18,r18,7
 4009ef8:	90800c04 	addi	r2,r18,48
 4009efc:	ad7fffc4 	addi	r21,r21,-1
 4009f00:	20e4b03a 	or	r18,r4,r3
 4009f04:	a8800005 	stb	r2,0(r21)
 4009f08:	94c6b03a 	or	r3,r18,r19
 4009f0c:	183ff61e 	bne	r3,zero,4009ee8 <__reset+0xfa819ee8>
 4009f10:	a0c0004c 	andi	r3,r20,1
 4009f14:	18005926 	beq	r3,zero,400a07c <___vfiprintf_internal_r+0x87c>
 4009f18:	10803fcc 	andi	r2,r2,255
 4009f1c:	1080201c 	xori	r2,r2,128
 4009f20:	10bfe004 	addi	r2,r2,-128
 4009f24:	00c00c04 	movi	r3,48
 4009f28:	10c05426 	beq	r2,r3,400a07c <___vfiprintf_internal_r+0x87c>
 4009f2c:	da801e17 	ldw	r10,120(sp)
 4009f30:	a8bfffc4 	addi	r2,r21,-1
 4009f34:	a8ffffc5 	stb	r3,-1(r21)
 4009f38:	50a7c83a 	sub	r19,r10,r2
 4009f3c:	102b883a 	mov	r21,r2
 4009f40:	003f2f06 	br	4009c00 <__reset+0xfa819c00>
 4009f44:	21003fcc 	andi	r4,r4,255
 4009f48:	2003421e 	bne	r4,zero,400ac54 <___vfiprintf_internal_r+0x1454>
 4009f4c:	00810074 	movhi	r2,1025
 4009f50:	10938d04 	addi	r2,r2,20020
 4009f54:	d8802615 	stw	r2,152(sp)
 4009f58:	a080080c 	andi	r2,r20,32
 4009f5c:	1000aa26 	beq	r2,zero,400a208 <___vfiprintf_internal_r+0xa08>
 4009f60:	da802217 	ldw	r10,136(sp)
 4009f64:	54800017 	ldw	r18,0(r10)
 4009f68:	54c00117 	ldw	r19,4(r10)
 4009f6c:	52800204 	addi	r10,r10,8
 4009f70:	da802215 	stw	r10,136(sp)
 4009f74:	a080004c 	andi	r2,r20,1
 4009f78:	1001d226 	beq	r2,zero,400a6c4 <___vfiprintf_internal_r+0xec4>
 4009f7c:	94c4b03a 	or	r2,r18,r19
 4009f80:	1002351e 	bne	r2,zero,400a858 <___vfiprintf_internal_r+0x1058>
 4009f84:	d8001d85 	stb	zero,118(sp)
 4009f88:	48022216 	blt	r9,zero,400a814 <___vfiprintf_internal_r+0x1014>
 4009f8c:	00bfdfc4 	movi	r2,-129
 4009f90:	a0a8703a 	and	r20,r20,r2
 4009f94:	003f1506 	br	4009bec <__reset+0xfa819bec>
 4009f98:	da802217 	ldw	r10,136(sp)
 4009f9c:	04800044 	movi	r18,1
 4009fa0:	d8001d85 	stb	zero,118(sp)
 4009fa4:	50800017 	ldw	r2,0(r10)
 4009fa8:	52800104 	addi	r10,r10,4
 4009fac:	da802215 	stw	r10,136(sp)
 4009fb0:	d8801005 	stb	r2,64(sp)
 4009fb4:	9027883a 	mov	r19,r18
 4009fb8:	dd401004 	addi	r21,sp,64
 4009fbc:	0013883a 	mov	r9,zero
 4009fc0:	003f1706 	br	4009c20 <__reset+0xfa819c20>
 4009fc4:	21003fcc 	andi	r4,r4,255
 4009fc8:	2003201e 	bne	r4,zero,400ac4c <___vfiprintf_internal_r+0x144c>
 4009fcc:	a080080c 	andi	r2,r20,32
 4009fd0:	10004b26 	beq	r2,zero,400a100 <___vfiprintf_internal_r+0x900>
 4009fd4:	da802217 	ldw	r10,136(sp)
 4009fd8:	50800117 	ldw	r2,4(r10)
 4009fdc:	54800017 	ldw	r18,0(r10)
 4009fe0:	52800204 	addi	r10,r10,8
 4009fe4:	da802215 	stw	r10,136(sp)
 4009fe8:	1027883a 	mov	r19,r2
 4009fec:	10022c16 	blt	r2,zero,400a8a0 <___vfiprintf_internal_r+0x10a0>
 4009ff0:	df001d83 	ldbu	fp,118(sp)
 4009ff4:	48007216 	blt	r9,zero,400a1c0 <___vfiprintf_internal_r+0x9c0>
 4009ff8:	00ffdfc4 	movi	r3,-129
 4009ffc:	94c4b03a 	or	r2,r18,r19
 400a000:	a0e8703a 	and	r20,r20,r3
 400a004:	1000cc26 	beq	r2,zero,400a338 <___vfiprintf_internal_r+0xb38>
 400a008:	98021026 	beq	r19,zero,400a84c <___vfiprintf_internal_r+0x104c>
 400a00c:	dc402415 	stw	r17,144(sp)
 400a010:	dc002515 	stw	r16,148(sp)
 400a014:	9823883a 	mov	r17,r19
 400a018:	9021883a 	mov	r16,r18
 400a01c:	dd401a04 	addi	r21,sp,104
 400a020:	4825883a 	mov	r18,r9
 400a024:	4027883a 	mov	r19,r8
 400a028:	8009883a 	mov	r4,r16
 400a02c:	880b883a 	mov	r5,r17
 400a030:	01800284 	movi	r6,10
 400a034:	000f883a 	mov	r7,zero
 400a038:	400bbe00 	call	400bbe0 <__umoddi3>
 400a03c:	10800c04 	addi	r2,r2,48
 400a040:	ad7fffc4 	addi	r21,r21,-1
 400a044:	8009883a 	mov	r4,r16
 400a048:	880b883a 	mov	r5,r17
 400a04c:	a8800005 	stb	r2,0(r21)
 400a050:	01800284 	movi	r6,10
 400a054:	000f883a 	mov	r7,zero
 400a058:	400b6680 	call	400b668 <__udivdi3>
 400a05c:	1021883a 	mov	r16,r2
 400a060:	10c4b03a 	or	r2,r2,r3
 400a064:	1823883a 	mov	r17,r3
 400a068:	103fef1e 	bne	r2,zero,400a028 <__reset+0xfa81a028>
 400a06c:	dc402417 	ldw	r17,144(sp)
 400a070:	dc002517 	ldw	r16,148(sp)
 400a074:	9013883a 	mov	r9,r18
 400a078:	9811883a 	mov	r8,r19
 400a07c:	da801e17 	ldw	r10,120(sp)
 400a080:	5567c83a 	sub	r19,r10,r21
 400a084:	003ede06 	br	4009c00 <__reset+0xfa819c00>
 400a088:	38803fcc 	andi	r2,r7,255
 400a08c:	1080201c 	xori	r2,r2,128
 400a090:	10bfe004 	addi	r2,r2,-128
 400a094:	1002371e 	bne	r2,zero,400a974 <___vfiprintf_internal_r+0x1174>
 400a098:	01000044 	movi	r4,1
 400a09c:	01c00804 	movi	r7,32
 400a0a0:	80c00007 	ldb	r3,0(r16)
 400a0a4:	003e3506 	br	400997c <__reset+0xfa81997c>
 400a0a8:	a5000054 	ori	r20,r20,1
 400a0ac:	80c00007 	ldb	r3,0(r16)
 400a0b0:	003e3206 	br	400997c <__reset+0xfa81997c>
 400a0b4:	a5002014 	ori	r20,r20,128
 400a0b8:	80c00007 	ldb	r3,0(r16)
 400a0bc:	003e2f06 	br	400997c <__reset+0xfa81997c>
 400a0c0:	8015883a 	mov	r10,r16
 400a0c4:	0023883a 	mov	r17,zero
 400a0c8:	18bff404 	addi	r2,r3,-48
 400a0cc:	50c00007 	ldb	r3,0(r10)
 400a0d0:	8c4002a4 	muli	r17,r17,10
 400a0d4:	84000044 	addi	r16,r16,1
 400a0d8:	8015883a 	mov	r10,r16
 400a0dc:	1463883a 	add	r17,r2,r17
 400a0e0:	18bff404 	addi	r2,r3,-48
 400a0e4:	30bff92e 	bgeu	r6,r2,400a0cc <__reset+0xfa81a0cc>
 400a0e8:	003e2506 	br	4009980 <__reset+0xfa819980>
 400a0ec:	21003fcc 	andi	r4,r4,255
 400a0f0:	2002d41e 	bne	r4,zero,400ac44 <___vfiprintf_internal_r+0x1444>
 400a0f4:	a5000414 	ori	r20,r20,16
 400a0f8:	a080080c 	andi	r2,r20,32
 400a0fc:	103fb51e 	bne	r2,zero,4009fd4 <__reset+0xfa819fd4>
 400a100:	a080040c 	andi	r2,r20,16
 400a104:	1001f826 	beq	r2,zero,400a8e8 <___vfiprintf_internal_r+0x10e8>
 400a108:	da802217 	ldw	r10,136(sp)
 400a10c:	54800017 	ldw	r18,0(r10)
 400a110:	52800104 	addi	r10,r10,4
 400a114:	da802215 	stw	r10,136(sp)
 400a118:	9027d7fa 	srai	r19,r18,31
 400a11c:	9805883a 	mov	r2,r19
 400a120:	003fb206 	br	4009fec <__reset+0xfa819fec>
 400a124:	21003fcc 	andi	r4,r4,255
 400a128:	2002c41e 	bne	r4,zero,400ac3c <___vfiprintf_internal_r+0x143c>
 400a12c:	a5000414 	ori	r20,r20,16
 400a130:	a080080c 	andi	r2,r20,32
 400a134:	103f5f1e 	bne	r2,zero,4009eb4 <__reset+0xfa819eb4>
 400a138:	a080040c 	andi	r2,r20,16
 400a13c:	10020f26 	beq	r2,zero,400a97c <___vfiprintf_internal_r+0x117c>
 400a140:	da802217 	ldw	r10,136(sp)
 400a144:	d8001d85 	stb	zero,118(sp)
 400a148:	0027883a 	mov	r19,zero
 400a14c:	50800104 	addi	r2,r10,4
 400a150:	54800017 	ldw	r18,0(r10)
 400a154:	48021116 	blt	r9,zero,400a99c <___vfiprintf_internal_r+0x119c>
 400a158:	00ffdfc4 	movi	r3,-129
 400a15c:	d8802215 	stw	r2,136(sp)
 400a160:	a0e8703a 	and	r20,r20,r3
 400a164:	903f5e1e 	bne	r18,zero,4009ee0 <__reset+0xfa819ee0>
 400a168:	0039883a 	mov	fp,zero
 400a16c:	4802a626 	beq	r9,zero,400ac08 <___vfiprintf_internal_r+0x1408>
 400a170:	0025883a 	mov	r18,zero
 400a174:	0027883a 	mov	r19,zero
 400a178:	003f5a06 	br	4009ee4 <__reset+0xfa819ee4>
 400a17c:	21003fcc 	andi	r4,r4,255
 400a180:	20029f1e 	bne	r4,zero,400ac00 <___vfiprintf_internal_r+0x1400>
 400a184:	a5000414 	ori	r20,r20,16
 400a188:	a080080c 	andi	r2,r20,32
 400a18c:	10005e1e 	bne	r2,zero,400a308 <___vfiprintf_internal_r+0xb08>
 400a190:	a080040c 	andi	r2,r20,16
 400a194:	1001a21e 	bne	r2,zero,400a820 <___vfiprintf_internal_r+0x1020>
 400a198:	a080100c 	andi	r2,r20,64
 400a19c:	d8001d85 	stb	zero,118(sp)
 400a1a0:	da802217 	ldw	r10,136(sp)
 400a1a4:	1002231e 	bne	r2,zero,400aa34 <___vfiprintf_internal_r+0x1234>
 400a1a8:	50800104 	addi	r2,r10,4
 400a1ac:	54800017 	ldw	r18,0(r10)
 400a1b0:	0027883a 	mov	r19,zero
 400a1b4:	4801a00e 	bge	r9,zero,400a838 <___vfiprintf_internal_r+0x1038>
 400a1b8:	d8802215 	stw	r2,136(sp)
 400a1bc:	0039883a 	mov	fp,zero
 400a1c0:	94c4b03a 	or	r2,r18,r19
 400a1c4:	103f901e 	bne	r2,zero,400a008 <__reset+0xfa81a008>
 400a1c8:	00800044 	movi	r2,1
 400a1cc:	10803fcc 	andi	r2,r2,255
 400a1d0:	00c00044 	movi	r3,1
 400a1d4:	10c05926 	beq	r2,r3,400a33c <___vfiprintf_internal_r+0xb3c>
 400a1d8:	00c00084 	movi	r3,2
 400a1dc:	10ffe41e 	bne	r2,r3,400a170 <__reset+0xfa81a170>
 400a1e0:	0025883a 	mov	r18,zero
 400a1e4:	0027883a 	mov	r19,zero
 400a1e8:	00013d06 	br	400a6e0 <___vfiprintf_internal_r+0xee0>
 400a1ec:	21003fcc 	andi	r4,r4,255
 400a1f0:	2002811e 	bne	r4,zero,400abf8 <___vfiprintf_internal_r+0x13f8>
 400a1f4:	00810074 	movhi	r2,1025
 400a1f8:	10938804 	addi	r2,r2,20000
 400a1fc:	d8802615 	stw	r2,152(sp)
 400a200:	a080080c 	andi	r2,r20,32
 400a204:	103f561e 	bne	r2,zero,4009f60 <__reset+0xfa819f60>
 400a208:	a080040c 	andi	r2,r20,16
 400a20c:	1001d126 	beq	r2,zero,400a954 <___vfiprintf_internal_r+0x1154>
 400a210:	da802217 	ldw	r10,136(sp)
 400a214:	0027883a 	mov	r19,zero
 400a218:	54800017 	ldw	r18,0(r10)
 400a21c:	52800104 	addi	r10,r10,4
 400a220:	da802215 	stw	r10,136(sp)
 400a224:	003f5306 	br	4009f74 <__reset+0xfa819f74>
 400a228:	da802217 	ldw	r10,136(sp)
 400a22c:	d8001d85 	stb	zero,118(sp)
 400a230:	55400017 	ldw	r21,0(r10)
 400a234:	50c00104 	addi	r3,r10,4
 400a238:	a8024226 	beq	r21,zero,400ab44 <___vfiprintf_internal_r+0x1344>
 400a23c:	48021816 	blt	r9,zero,400aaa0 <___vfiprintf_internal_r+0x12a0>
 400a240:	480d883a 	mov	r6,r9
 400a244:	000b883a 	mov	r5,zero
 400a248:	a809883a 	mov	r4,r21
 400a24c:	d8c02a15 	stw	r3,168(sp)
 400a250:	da002b15 	stw	r8,172(sp)
 400a254:	da402c15 	stw	r9,176(sp)
 400a258:	4007b440 	call	4007b44 <memchr>
 400a25c:	d8c02a17 	ldw	r3,168(sp)
 400a260:	da002b17 	ldw	r8,172(sp)
 400a264:	da402c17 	ldw	r9,176(sp)
 400a268:	10024826 	beq	r2,zero,400ab8c <___vfiprintf_internal_r+0x138c>
 400a26c:	1567c83a 	sub	r19,r2,r21
 400a270:	df001d83 	ldbu	fp,118(sp)
 400a274:	d8c02215 	stw	r3,136(sp)
 400a278:	0013883a 	mov	r9,zero
 400a27c:	003e6006 	br	4009c00 <__reset+0xfa819c00>
 400a280:	21003fcc 	andi	r4,r4,255
 400a284:	203fc026 	beq	r4,zero,400a188 <__reset+0xfa81a188>
 400a288:	d9c01d85 	stb	r7,118(sp)
 400a28c:	003fbe06 	br	400a188 <__reset+0xfa81a188>
 400a290:	da802217 	ldw	r10,136(sp)
 400a294:	54400017 	ldw	r17,0(r10)
 400a298:	50800104 	addi	r2,r10,4
 400a29c:	883e3b16 	blt	r17,zero,4009b8c <__reset+0xfa819b8c>
 400a2a0:	d8802215 	stw	r2,136(sp)
 400a2a4:	80c00007 	ldb	r3,0(r16)
 400a2a8:	003db406 	br	400997c <__reset+0xfa81997c>
 400a2ac:	01000044 	movi	r4,1
 400a2b0:	01c00ac4 	movi	r7,43
 400a2b4:	80c00007 	ldb	r3,0(r16)
 400a2b8:	003db006 	br	400997c <__reset+0xfa81997c>
 400a2bc:	80c00007 	ldb	r3,0(r16)
 400a2c0:	82800044 	addi	r10,r16,1
 400a2c4:	1b423c26 	beq	r3,r13,400abb8 <___vfiprintf_internal_r+0x13b8>
 400a2c8:	18bff404 	addi	r2,r3,-48
 400a2cc:	0013883a 	mov	r9,zero
 400a2d0:	30822b36 	bltu	r6,r2,400ab80 <___vfiprintf_internal_r+0x1380>
 400a2d4:	50c00007 	ldb	r3,0(r10)
 400a2d8:	4a4002a4 	muli	r9,r9,10
 400a2dc:	54000044 	addi	r16,r10,1
 400a2e0:	8015883a 	mov	r10,r16
 400a2e4:	4893883a 	add	r9,r9,r2
 400a2e8:	18bff404 	addi	r2,r3,-48
 400a2ec:	30bff92e 	bgeu	r6,r2,400a2d4 <__reset+0xfa81a2d4>
 400a2f0:	483da30e 	bge	r9,zero,4009980 <__reset+0xfa819980>
 400a2f4:	027fffc4 	movi	r9,-1
 400a2f8:	003da106 	br	4009980 <__reset+0xfa819980>
 400a2fc:	a5001014 	ori	r20,r20,64
 400a300:	80c00007 	ldb	r3,0(r16)
 400a304:	003d9d06 	br	400997c <__reset+0xfa81997c>
 400a308:	da802217 	ldw	r10,136(sp)
 400a30c:	d8001d85 	stb	zero,118(sp)
 400a310:	50c00204 	addi	r3,r10,8
 400a314:	54800017 	ldw	r18,0(r10)
 400a318:	54c00117 	ldw	r19,4(r10)
 400a31c:	4801ca16 	blt	r9,zero,400aa48 <___vfiprintf_internal_r+0x1248>
 400a320:	013fdfc4 	movi	r4,-129
 400a324:	94c4b03a 	or	r2,r18,r19
 400a328:	d8c02215 	stw	r3,136(sp)
 400a32c:	a128703a 	and	r20,r20,r4
 400a330:	0039883a 	mov	fp,zero
 400a334:	103f341e 	bne	r2,zero,400a008 <__reset+0xfa81a008>
 400a338:	483e2e26 	beq	r9,zero,4009bf4 <__reset+0xfa819bf4>
 400a33c:	0025883a 	mov	r18,zero
 400a340:	94800c04 	addi	r18,r18,48
 400a344:	dc8019c5 	stb	r18,103(sp)
 400a348:	dcc02717 	ldw	r19,156(sp)
 400a34c:	dd4019c4 	addi	r21,sp,103
 400a350:	003e2b06 	br	4009c00 <__reset+0xfa819c00>
 400a354:	21003fcc 	andi	r4,r4,255
 400a358:	2002361e 	bne	r4,zero,400ac34 <___vfiprintf_internal_r+0x1434>
 400a35c:	1801c126 	beq	r3,zero,400aa64 <___vfiprintf_internal_r+0x1264>
 400a360:	04800044 	movi	r18,1
 400a364:	d8c01005 	stb	r3,64(sp)
 400a368:	d8001d85 	stb	zero,118(sp)
 400a36c:	9027883a 	mov	r19,r18
 400a370:	dd401004 	addi	r21,sp,64
 400a374:	003f1106 	br	4009fbc <__reset+0xfa819fbc>
 400a378:	d9402117 	ldw	r5,132(sp)
 400a37c:	d9002017 	ldw	r4,128(sp)
 400a380:	d9801a04 	addi	r6,sp,104
 400a384:	d9c02b15 	stw	r7,172(sp)
 400a388:	dbc02a15 	stw	r15,168(sp)
 400a38c:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a390:	d9c02b17 	ldw	r7,172(sp)
 400a394:	dbc02a17 	ldw	r15,168(sp)
 400a398:	10006d1e 	bne	r2,zero,400a550 <___vfiprintf_internal_r+0xd50>
 400a39c:	d9801b17 	ldw	r6,108(sp)
 400a3a0:	d8801c17 	ldw	r2,112(sp)
 400a3a4:	d811883a 	mov	r8,sp
 400a3a8:	31400044 	addi	r5,r6,1
 400a3ac:	003e3306 	br	4009c7c <__reset+0xfa819c7c>
 400a3b0:	d9401b17 	ldw	r5,108(sp)
 400a3b4:	d8801c17 	ldw	r2,112(sp)
 400a3b8:	29000044 	addi	r4,r5,1
 400a3bc:	d8c01d87 	ldb	r3,118(sp)
 400a3c0:	183e4d26 	beq	r3,zero,4009cf8 <__reset+0xfa819cf8>
 400a3c4:	00c00044 	movi	r3,1
 400a3c8:	d9401d84 	addi	r5,sp,118
 400a3cc:	10c5883a 	add	r2,r2,r3
 400a3d0:	41400015 	stw	r5,0(r8)
 400a3d4:	40c00115 	stw	r3,4(r8)
 400a3d8:	d8801c15 	stw	r2,112(sp)
 400a3dc:	d9001b15 	stw	r4,108(sp)
 400a3e0:	014001c4 	movi	r5,7
 400a3e4:	2900a90e 	bge	r5,r4,400a68c <___vfiprintf_internal_r+0xe8c>
 400a3e8:	1000da1e 	bne	r2,zero,400a754 <___vfiprintf_internal_r+0xf54>
 400a3ec:	7000ab1e 	bne	r14,zero,400a69c <___vfiprintf_internal_r+0xe9c>
 400a3f0:	000b883a 	mov	r5,zero
 400a3f4:	1809883a 	mov	r4,r3
 400a3f8:	d811883a 	mov	r8,sp
 400a3fc:	00c02004 	movi	r3,128
 400a400:	e0fe4d26 	beq	fp,r3,4009d38 <__reset+0xfa819d38>
 400a404:	4cf9c83a 	sub	fp,r9,r19
 400a408:	073e7b0e 	bge	zero,fp,4009df8 <__reset+0xfa819df8>
 400a40c:	01c00404 	movi	r7,16
 400a410:	3f01900e 	bge	r7,fp,400aa54 <___vfiprintf_internal_r+0x1254>
 400a414:	00c10074 	movhi	r3,1025
 400a418:	18d3ee04 	addi	r3,r3,20408
 400a41c:	d8c02415 	stw	r3,144(sp)
 400a420:	034001c4 	movi	r13,7
 400a424:	00000506 	br	400a43c <___vfiprintf_internal_r+0xc3c>
 400a428:	29000084 	addi	r4,r5,2
 400a42c:	42000204 	addi	r8,r8,8
 400a430:	180b883a 	mov	r5,r3
 400a434:	e73ffc04 	addi	fp,fp,-16
 400a438:	3f000d0e 	bge	r7,fp,400a470 <___vfiprintf_internal_r+0xc70>
 400a43c:	10800404 	addi	r2,r2,16
 400a440:	28c00044 	addi	r3,r5,1
 400a444:	45c00015 	stw	r23,0(r8)
 400a448:	41c00115 	stw	r7,4(r8)
 400a44c:	d8801c15 	stw	r2,112(sp)
 400a450:	d8c01b15 	stw	r3,108(sp)
 400a454:	68fff40e 	bge	r13,r3,400a428 <__reset+0xfa81a428>
 400a458:	1000101e 	bne	r2,zero,400a49c <___vfiprintf_internal_r+0xc9c>
 400a45c:	e73ffc04 	addi	fp,fp,-16
 400a460:	01000044 	movi	r4,1
 400a464:	000b883a 	mov	r5,zero
 400a468:	d811883a 	mov	r8,sp
 400a46c:	3f3ff316 	blt	r7,fp,400a43c <__reset+0xfa81a43c>
 400a470:	da802417 	ldw	r10,144(sp)
 400a474:	1705883a 	add	r2,r2,fp
 400a478:	47000115 	stw	fp,4(r8)
 400a47c:	42800015 	stw	r10,0(r8)
 400a480:	d8801c15 	stw	r2,112(sp)
 400a484:	d9001b15 	stw	r4,108(sp)
 400a488:	00c001c4 	movi	r3,7
 400a48c:	19003616 	blt	r3,r4,400a568 <___vfiprintf_internal_r+0xd68>
 400a490:	42000204 	addi	r8,r8,8
 400a494:	21000044 	addi	r4,r4,1
 400a498:	003e5706 	br	4009df8 <__reset+0xfa819df8>
 400a49c:	d9402117 	ldw	r5,132(sp)
 400a4a0:	d9002017 	ldw	r4,128(sp)
 400a4a4:	d9801a04 	addi	r6,sp,104
 400a4a8:	d9c02b15 	stw	r7,172(sp)
 400a4ac:	db402a15 	stw	r13,168(sp)
 400a4b0:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a4b4:	d9c02b17 	ldw	r7,172(sp)
 400a4b8:	db402a17 	ldw	r13,168(sp)
 400a4bc:	1000241e 	bne	r2,zero,400a550 <___vfiprintf_internal_r+0xd50>
 400a4c0:	d9401b17 	ldw	r5,108(sp)
 400a4c4:	d8801c17 	ldw	r2,112(sp)
 400a4c8:	d811883a 	mov	r8,sp
 400a4cc:	29000044 	addi	r4,r5,1
 400a4d0:	003fd806 	br	400a434 <__reset+0xfa81a434>
 400a4d4:	d9401b17 	ldw	r5,108(sp)
 400a4d8:	00c10074 	movhi	r3,1025
 400a4dc:	18d3f204 	addi	r3,r3,20424
 400a4e0:	d8c02415 	stw	r3,144(sp)
 400a4e4:	29400044 	addi	r5,r5,1
 400a4e8:	d8c02417 	ldw	r3,144(sp)
 400a4ec:	14c5883a 	add	r2,r2,r19
 400a4f0:	44c00115 	stw	r19,4(r8)
 400a4f4:	40c00015 	stw	r3,0(r8)
 400a4f8:	d8801c15 	stw	r2,112(sp)
 400a4fc:	d9401b15 	stw	r5,108(sp)
 400a500:	00c001c4 	movi	r3,7
 400a504:	1940070e 	bge	r3,r5,400a524 <___vfiprintf_internal_r+0xd24>
 400a508:	103e4826 	beq	r2,zero,4009e2c <__reset+0xfa819e2c>
 400a50c:	d9402117 	ldw	r5,132(sp)
 400a510:	d9002017 	ldw	r4,128(sp)
 400a514:	d9801a04 	addi	r6,sp,104
 400a518:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a51c:	10000c1e 	bne	r2,zero,400a550 <___vfiprintf_internal_r+0xd50>
 400a520:	d8801c17 	ldw	r2,112(sp)
 400a524:	8c80010e 	bge	r17,r18,400a52c <___vfiprintf_internal_r+0xd2c>
 400a528:	9023883a 	mov	r17,r18
 400a52c:	da802317 	ldw	r10,140(sp)
 400a530:	5455883a 	add	r10,r10,r17
 400a534:	da802315 	stw	r10,140(sp)
 400a538:	103e4126 	beq	r2,zero,4009e40 <__reset+0xfa819e40>
 400a53c:	d9402117 	ldw	r5,132(sp)
 400a540:	d9002017 	ldw	r4,128(sp)
 400a544:	d9801a04 	addi	r6,sp,104
 400a548:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a54c:	103e3c26 	beq	r2,zero,4009e40 <__reset+0xfa819e40>
 400a550:	dd002117 	ldw	r20,132(sp)
 400a554:	a080030b 	ldhu	r2,12(r20)
 400a558:	1080100c 	andi	r2,r2,64
 400a55c:	1001231e 	bne	r2,zero,400a9ec <___vfiprintf_internal_r+0x11ec>
 400a560:	d8802317 	ldw	r2,140(sp)
 400a564:	003d7b06 	br	4009b54 <__reset+0xfa819b54>
 400a568:	1000991e 	bne	r2,zero,400a7d0 <___vfiprintf_internal_r+0xfd0>
 400a56c:	00c00044 	movi	r3,1
 400a570:	9805883a 	mov	r2,r19
 400a574:	dd400015 	stw	r21,0(sp)
 400a578:	dcc00115 	stw	r19,4(sp)
 400a57c:	dcc01c15 	stw	r19,112(sp)
 400a580:	d8c01b15 	stw	r3,108(sp)
 400a584:	d811883a 	mov	r8,sp
 400a588:	42000204 	addi	r8,r8,8
 400a58c:	a2c0010c 	andi	r11,r20,4
 400a590:	583fe426 	beq	r11,zero,400a524 <__reset+0xfa81a524>
 400a594:	8ca7c83a 	sub	r19,r17,r18
 400a598:	04ffe20e 	bge	zero,r19,400a524 <__reset+0xfa81a524>
 400a59c:	01c00404 	movi	r7,16
 400a5a0:	3cffcc0e 	bge	r7,r19,400a4d4 <__reset+0xfa81a4d4>
 400a5a4:	02810074 	movhi	r10,1025
 400a5a8:	5293f204 	addi	r10,r10,20424
 400a5ac:	d9001b17 	ldw	r4,108(sp)
 400a5b0:	da802415 	stw	r10,144(sp)
 400a5b4:	382b883a 	mov	r21,r7
 400a5b8:	050001c4 	movi	r20,7
 400a5bc:	df002017 	ldw	fp,128(sp)
 400a5c0:	00000506 	br	400a5d8 <___vfiprintf_internal_r+0xdd8>
 400a5c4:	21400084 	addi	r5,r4,2
 400a5c8:	42000204 	addi	r8,r8,8
 400a5cc:	1809883a 	mov	r4,r3
 400a5d0:	9cfffc04 	addi	r19,r19,-16
 400a5d4:	acffc40e 	bge	r21,r19,400a4e8 <__reset+0xfa81a4e8>
 400a5d8:	10800404 	addi	r2,r2,16
 400a5dc:	20c00044 	addi	r3,r4,1
 400a5e0:	45800015 	stw	r22,0(r8)
 400a5e4:	45400115 	stw	r21,4(r8)
 400a5e8:	d8801c15 	stw	r2,112(sp)
 400a5ec:	d8c01b15 	stw	r3,108(sp)
 400a5f0:	a0fff40e 	bge	r20,r3,400a5c4 <__reset+0xfa81a5c4>
 400a5f4:	1000041e 	bne	r2,zero,400a608 <___vfiprintf_internal_r+0xe08>
 400a5f8:	01400044 	movi	r5,1
 400a5fc:	0009883a 	mov	r4,zero
 400a600:	d811883a 	mov	r8,sp
 400a604:	003ff206 	br	400a5d0 <__reset+0xfa81a5d0>
 400a608:	d9402117 	ldw	r5,132(sp)
 400a60c:	d9801a04 	addi	r6,sp,104
 400a610:	e009883a 	mov	r4,fp
 400a614:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a618:	103fcd1e 	bne	r2,zero,400a550 <__reset+0xfa81a550>
 400a61c:	d9001b17 	ldw	r4,108(sp)
 400a620:	d8801c17 	ldw	r2,112(sp)
 400a624:	d811883a 	mov	r8,sp
 400a628:	21400044 	addi	r5,r4,1
 400a62c:	003fe806 	br	400a5d0 <__reset+0xfa81a5d0>
 400a630:	d9402117 	ldw	r5,132(sp)
 400a634:	d9002017 	ldw	r4,128(sp)
 400a638:	d9801a04 	addi	r6,sp,104
 400a63c:	d9c02b15 	stw	r7,172(sp)
 400a640:	db402a15 	stw	r13,168(sp)
 400a644:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a648:	d9c02b17 	ldw	r7,172(sp)
 400a64c:	db402a17 	ldw	r13,168(sp)
 400a650:	103fbf1e 	bne	r2,zero,400a550 <__reset+0xfa81a550>
 400a654:	d9401b17 	ldw	r5,108(sp)
 400a658:	d8801c17 	ldw	r2,112(sp)
 400a65c:	d811883a 	mov	r8,sp
 400a660:	29800044 	addi	r6,r5,1
 400a664:	003dc406 	br	4009d78 <__reset+0xfa819d78>
 400a668:	1000d21e 	bne	r2,zero,400a9b4 <___vfiprintf_internal_r+0x11b4>
 400a66c:	d8c01d87 	ldb	r3,118(sp)
 400a670:	18009526 	beq	r3,zero,400a8c8 <___vfiprintf_internal_r+0x10c8>
 400a674:	00800044 	movi	r2,1
 400a678:	d8c01d84 	addi	r3,sp,118
 400a67c:	1009883a 	mov	r4,r2
 400a680:	d8c00015 	stw	r3,0(sp)
 400a684:	d8800115 	stw	r2,4(sp)
 400a688:	d811883a 	mov	r8,sp
 400a68c:	200b883a 	mov	r5,r4
 400a690:	42000204 	addi	r8,r8,8
 400a694:	21000044 	addi	r4,r4,1
 400a698:	003d9706 	br	4009cf8 <__reset+0xfa819cf8>
 400a69c:	d9001d04 	addi	r4,sp,116
 400a6a0:	00800084 	movi	r2,2
 400a6a4:	d9000015 	stw	r4,0(sp)
 400a6a8:	d8800115 	stw	r2,4(sp)
 400a6ac:	1809883a 	mov	r4,r3
 400a6b0:	d811883a 	mov	r8,sp
 400a6b4:	200b883a 	mov	r5,r4
 400a6b8:	42000204 	addi	r8,r8,8
 400a6bc:	21000044 	addi	r4,r4,1
 400a6c0:	003f4e06 	br	400a3fc <__reset+0xfa81a3fc>
 400a6c4:	d8001d85 	stb	zero,118(sp)
 400a6c8:	48005016 	blt	r9,zero,400a80c <___vfiprintf_internal_r+0x100c>
 400a6cc:	00ffdfc4 	movi	r3,-129
 400a6d0:	94c4b03a 	or	r2,r18,r19
 400a6d4:	a0e8703a 	and	r20,r20,r3
 400a6d8:	103d4426 	beq	r2,zero,4009bec <__reset+0xfa819bec>
 400a6dc:	0039883a 	mov	fp,zero
 400a6e0:	d9002617 	ldw	r4,152(sp)
 400a6e4:	dd401a04 	addi	r21,sp,104
 400a6e8:	908003cc 	andi	r2,r18,15
 400a6ec:	9806973a 	slli	r3,r19,28
 400a6f0:	2085883a 	add	r2,r4,r2
 400a6f4:	9024d13a 	srli	r18,r18,4
 400a6f8:	10800003 	ldbu	r2,0(r2)
 400a6fc:	9826d13a 	srli	r19,r19,4
 400a700:	ad7fffc4 	addi	r21,r21,-1
 400a704:	1ca4b03a 	or	r18,r3,r18
 400a708:	a8800005 	stb	r2,0(r21)
 400a70c:	94c4b03a 	or	r2,r18,r19
 400a710:	103ff51e 	bne	r2,zero,400a6e8 <__reset+0xfa81a6e8>
 400a714:	003e5906 	br	400a07c <__reset+0xfa81a07c>
 400a718:	d9402117 	ldw	r5,132(sp)
 400a71c:	d9002017 	ldw	r4,128(sp)
 400a720:	d9801a04 	addi	r6,sp,104
 400a724:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a728:	103f891e 	bne	r2,zero,400a550 <__reset+0xfa81a550>
 400a72c:	d8801c17 	ldw	r2,112(sp)
 400a730:	d811883a 	mov	r8,sp
 400a734:	003f9506 	br	400a58c <__reset+0xfa81a58c>
 400a738:	d9402117 	ldw	r5,132(sp)
 400a73c:	d9002017 	ldw	r4,128(sp)
 400a740:	d9801a04 	addi	r6,sp,104
 400a744:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a748:	103f811e 	bne	r2,zero,400a550 <__reset+0xfa81a550>
 400a74c:	d811883a 	mov	r8,sp
 400a750:	003ced06 	br	4009b08 <__reset+0xfa819b08>
 400a754:	d9402117 	ldw	r5,132(sp)
 400a758:	d9002017 	ldw	r4,128(sp)
 400a75c:	d9801a04 	addi	r6,sp,104
 400a760:	da402c15 	stw	r9,176(sp)
 400a764:	db802a15 	stw	r14,168(sp)
 400a768:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a76c:	da402c17 	ldw	r9,176(sp)
 400a770:	db802a17 	ldw	r14,168(sp)
 400a774:	103f761e 	bne	r2,zero,400a550 <__reset+0xfa81a550>
 400a778:	d9401b17 	ldw	r5,108(sp)
 400a77c:	d8801c17 	ldw	r2,112(sp)
 400a780:	d811883a 	mov	r8,sp
 400a784:	29000044 	addi	r4,r5,1
 400a788:	003d5b06 	br	4009cf8 <__reset+0xfa819cf8>
 400a78c:	d9402117 	ldw	r5,132(sp)
 400a790:	d9002017 	ldw	r4,128(sp)
 400a794:	d9801a04 	addi	r6,sp,104
 400a798:	da402c15 	stw	r9,176(sp)
 400a79c:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a7a0:	da402c17 	ldw	r9,176(sp)
 400a7a4:	103f6a1e 	bne	r2,zero,400a550 <__reset+0xfa81a550>
 400a7a8:	d9401b17 	ldw	r5,108(sp)
 400a7ac:	d8801c17 	ldw	r2,112(sp)
 400a7b0:	d811883a 	mov	r8,sp
 400a7b4:	29000044 	addi	r4,r5,1
 400a7b8:	003f1006 	br	400a3fc <__reset+0xfa81a3fc>
 400a7bc:	1000c31e 	bne	r2,zero,400aacc <___vfiprintf_internal_r+0x12cc>
 400a7c0:	01000044 	movi	r4,1
 400a7c4:	000b883a 	mov	r5,zero
 400a7c8:	d811883a 	mov	r8,sp
 400a7cc:	003f0d06 	br	400a404 <__reset+0xfa81a404>
 400a7d0:	d9402117 	ldw	r5,132(sp)
 400a7d4:	d9002017 	ldw	r4,128(sp)
 400a7d8:	d9801a04 	addi	r6,sp,104
 400a7dc:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a7e0:	103f5b1e 	bne	r2,zero,400a550 <__reset+0xfa81a550>
 400a7e4:	d9001b17 	ldw	r4,108(sp)
 400a7e8:	d8801c17 	ldw	r2,112(sp)
 400a7ec:	d811883a 	mov	r8,sp
 400a7f0:	21000044 	addi	r4,r4,1
 400a7f4:	003d8006 	br	4009df8 <__reset+0xfa819df8>
 400a7f8:	01010074 	movhi	r4,1025
 400a7fc:	21138d04 	addi	r4,r4,20020
 400a800:	d9002615 	stw	r4,152(sp)
 400a804:	d8c02215 	stw	r3,136(sp)
 400a808:	1029883a 	mov	r20,r2
 400a80c:	94c4b03a 	or	r2,r18,r19
 400a810:	103fb21e 	bne	r2,zero,400a6dc <__reset+0xfa81a6dc>
 400a814:	0039883a 	mov	fp,zero
 400a818:	00800084 	movi	r2,2
 400a81c:	003e6b06 	br	400a1cc <__reset+0xfa81a1cc>
 400a820:	da802217 	ldw	r10,136(sp)
 400a824:	d8001d85 	stb	zero,118(sp)
 400a828:	0027883a 	mov	r19,zero
 400a82c:	50800104 	addi	r2,r10,4
 400a830:	54800017 	ldw	r18,0(r10)
 400a834:	483e6016 	blt	r9,zero,400a1b8 <__reset+0xfa81a1b8>
 400a838:	00ffdfc4 	movi	r3,-129
 400a83c:	d8802215 	stw	r2,136(sp)
 400a840:	a0e8703a 	and	r20,r20,r3
 400a844:	0039883a 	mov	fp,zero
 400a848:	903ebb26 	beq	r18,zero,400a338 <__reset+0xfa81a338>
 400a84c:	00800244 	movi	r2,9
 400a850:	14bdee36 	bltu	r2,r18,400a00c <__reset+0xfa81a00c>
 400a854:	003eba06 	br	400a340 <__reset+0xfa81a340>
 400a858:	00800c04 	movi	r2,48
 400a85c:	d8c01d45 	stb	r3,117(sp)
 400a860:	d8801d05 	stb	r2,116(sp)
 400a864:	d8001d85 	stb	zero,118(sp)
 400a868:	a0c00094 	ori	r3,r20,2
 400a86c:	4800a916 	blt	r9,zero,400ab14 <___vfiprintf_internal_r+0x1314>
 400a870:	00bfdfc4 	movi	r2,-129
 400a874:	a096703a 	and	r11,r20,r2
 400a878:	5d000094 	ori	r20,r11,2
 400a87c:	0039883a 	mov	fp,zero
 400a880:	003f9706 	br	400a6e0 <__reset+0xfa81a6e0>
 400a884:	8025883a 	mov	r18,r16
 400a888:	003c2e06 	br	4009944 <__reset+0xfa819944>
 400a88c:	00810074 	movhi	r2,1025
 400a890:	10938d04 	addi	r2,r2,20020
 400a894:	0039883a 	mov	fp,zero
 400a898:	d8802615 	stw	r2,152(sp)
 400a89c:	003f9006 	br	400a6e0 <__reset+0xfa81a6e0>
 400a8a0:	04a5c83a 	sub	r18,zero,r18
 400a8a4:	07000b44 	movi	fp,45
 400a8a8:	9004c03a 	cmpne	r2,r18,zero
 400a8ac:	04e7c83a 	sub	r19,zero,r19
 400a8b0:	df001d85 	stb	fp,118(sp)
 400a8b4:	98a7c83a 	sub	r19,r19,r2
 400a8b8:	48009f16 	blt	r9,zero,400ab38 <___vfiprintf_internal_r+0x1338>
 400a8bc:	00bfdfc4 	movi	r2,-129
 400a8c0:	a0a8703a 	and	r20,r20,r2
 400a8c4:	003dd006 	br	400a008 <__reset+0xfa81a008>
 400a8c8:	70004c26 	beq	r14,zero,400a9fc <___vfiprintf_internal_r+0x11fc>
 400a8cc:	00800084 	movi	r2,2
 400a8d0:	d8c01d04 	addi	r3,sp,116
 400a8d4:	d8c00015 	stw	r3,0(sp)
 400a8d8:	d8800115 	stw	r2,4(sp)
 400a8dc:	01000044 	movi	r4,1
 400a8e0:	d811883a 	mov	r8,sp
 400a8e4:	003f7306 	br	400a6b4 <__reset+0xfa81a6b4>
 400a8e8:	a080100c 	andi	r2,r20,64
 400a8ec:	da802217 	ldw	r10,136(sp)
 400a8f0:	103e0626 	beq	r2,zero,400a10c <__reset+0xfa81a10c>
 400a8f4:	5480000f 	ldh	r18,0(r10)
 400a8f8:	52800104 	addi	r10,r10,4
 400a8fc:	da802215 	stw	r10,136(sp)
 400a900:	9027d7fa 	srai	r19,r18,31
 400a904:	9805883a 	mov	r2,r19
 400a908:	003db806 	br	4009fec <__reset+0xfa819fec>
 400a90c:	a080040c 	andi	r2,r20,16
 400a910:	1000091e 	bne	r2,zero,400a938 <___vfiprintf_internal_r+0x1138>
 400a914:	a2c0100c 	andi	r11,r20,64
 400a918:	58000726 	beq	r11,zero,400a938 <___vfiprintf_internal_r+0x1138>
 400a91c:	da802217 	ldw	r10,136(sp)
 400a920:	50800017 	ldw	r2,0(r10)
 400a924:	52800104 	addi	r10,r10,4
 400a928:	da802215 	stw	r10,136(sp)
 400a92c:	da802317 	ldw	r10,140(sp)
 400a930:	1280000d 	sth	r10,0(r2)
 400a934:	003be706 	br	40098d4 <__reset+0xfa8198d4>
 400a938:	da802217 	ldw	r10,136(sp)
 400a93c:	50800017 	ldw	r2,0(r10)
 400a940:	52800104 	addi	r10,r10,4
 400a944:	da802215 	stw	r10,136(sp)
 400a948:	da802317 	ldw	r10,140(sp)
 400a94c:	12800015 	stw	r10,0(r2)
 400a950:	003be006 	br	40098d4 <__reset+0xfa8198d4>
 400a954:	a080100c 	andi	r2,r20,64
 400a958:	da802217 	ldw	r10,136(sp)
 400a95c:	10003026 	beq	r2,zero,400aa20 <___vfiprintf_internal_r+0x1220>
 400a960:	5480000b 	ldhu	r18,0(r10)
 400a964:	52800104 	addi	r10,r10,4
 400a968:	0027883a 	mov	r19,zero
 400a96c:	da802215 	stw	r10,136(sp)
 400a970:	003d8006 	br	4009f74 <__reset+0xfa819f74>
 400a974:	80c00007 	ldb	r3,0(r16)
 400a978:	003c0006 	br	400997c <__reset+0xfa81997c>
 400a97c:	a080100c 	andi	r2,r20,64
 400a980:	d8001d85 	stb	zero,118(sp)
 400a984:	da802217 	ldw	r10,136(sp)
 400a988:	1000201e 	bne	r2,zero,400aa0c <___vfiprintf_internal_r+0x120c>
 400a98c:	50800104 	addi	r2,r10,4
 400a990:	54800017 	ldw	r18,0(r10)
 400a994:	0027883a 	mov	r19,zero
 400a998:	483def0e 	bge	r9,zero,400a158 <__reset+0xfa81a158>
 400a99c:	94c6b03a 	or	r3,r18,r19
 400a9a0:	d8802215 	stw	r2,136(sp)
 400a9a4:	183d4e1e 	bne	r3,zero,4009ee0 <__reset+0xfa819ee0>
 400a9a8:	0039883a 	mov	fp,zero
 400a9ac:	0005883a 	mov	r2,zero
 400a9b0:	003e0606 	br	400a1cc <__reset+0xfa81a1cc>
 400a9b4:	d9402117 	ldw	r5,132(sp)
 400a9b8:	d9002017 	ldw	r4,128(sp)
 400a9bc:	d9801a04 	addi	r6,sp,104
 400a9c0:	da402c15 	stw	r9,176(sp)
 400a9c4:	db802a15 	stw	r14,168(sp)
 400a9c8:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400a9cc:	da402c17 	ldw	r9,176(sp)
 400a9d0:	db802a17 	ldw	r14,168(sp)
 400a9d4:	103ede1e 	bne	r2,zero,400a550 <__reset+0xfa81a550>
 400a9d8:	d9401b17 	ldw	r5,108(sp)
 400a9dc:	d8801c17 	ldw	r2,112(sp)
 400a9e0:	d811883a 	mov	r8,sp
 400a9e4:	29000044 	addi	r4,r5,1
 400a9e8:	003e7406 	br	400a3bc <__reset+0xfa81a3bc>
 400a9ec:	00bfffc4 	movi	r2,-1
 400a9f0:	003c5806 	br	4009b54 <__reset+0xfa819b54>
 400a9f4:	d811883a 	mov	r8,sp
 400a9f8:	003ee806 	br	400a59c <__reset+0xfa81a59c>
 400a9fc:	000b883a 	mov	r5,zero
 400aa00:	01000044 	movi	r4,1
 400aa04:	d811883a 	mov	r8,sp
 400aa08:	003e7c06 	br	400a3fc <__reset+0xfa81a3fc>
 400aa0c:	50800104 	addi	r2,r10,4
 400aa10:	5480000b 	ldhu	r18,0(r10)
 400aa14:	0027883a 	mov	r19,zero
 400aa18:	483dcf0e 	bge	r9,zero,400a158 <__reset+0xfa81a158>
 400aa1c:	003fdf06 	br	400a99c <__reset+0xfa81a99c>
 400aa20:	54800017 	ldw	r18,0(r10)
 400aa24:	52800104 	addi	r10,r10,4
 400aa28:	0027883a 	mov	r19,zero
 400aa2c:	da802215 	stw	r10,136(sp)
 400aa30:	003d5006 	br	4009f74 <__reset+0xfa819f74>
 400aa34:	50800104 	addi	r2,r10,4
 400aa38:	5480000b 	ldhu	r18,0(r10)
 400aa3c:	0027883a 	mov	r19,zero
 400aa40:	483f7d0e 	bge	r9,zero,400a838 <__reset+0xfa81a838>
 400aa44:	003ddc06 	br	400a1b8 <__reset+0xfa81a1b8>
 400aa48:	d8c02215 	stw	r3,136(sp)
 400aa4c:	0039883a 	mov	fp,zero
 400aa50:	003ddb06 	br	400a1c0 <__reset+0xfa81a1c0>
 400aa54:	02810074 	movhi	r10,1025
 400aa58:	5293ee04 	addi	r10,r10,20408
 400aa5c:	da802415 	stw	r10,144(sp)
 400aa60:	003e8306 	br	400a470 <__reset+0xfa81a470>
 400aa64:	d8801c17 	ldw	r2,112(sp)
 400aa68:	dd002117 	ldw	r20,132(sp)
 400aa6c:	103eb926 	beq	r2,zero,400a554 <__reset+0xfa81a554>
 400aa70:	d9002017 	ldw	r4,128(sp)
 400aa74:	d9801a04 	addi	r6,sp,104
 400aa78:	a00b883a 	mov	r5,r20
 400aa7c:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400aa80:	003eb406 	br	400a554 <__reset+0xfa81a554>
 400aa84:	80c00043 	ldbu	r3,1(r16)
 400aa88:	a5000814 	ori	r20,r20,32
 400aa8c:	84000044 	addi	r16,r16,1
 400aa90:	18c03fcc 	andi	r3,r3,255
 400aa94:	18c0201c 	xori	r3,r3,128
 400aa98:	18ffe004 	addi	r3,r3,-128
 400aa9c:	003bb706 	br	400997c <__reset+0xfa81997c>
 400aaa0:	a809883a 	mov	r4,r21
 400aaa4:	d8c02a15 	stw	r3,168(sp)
 400aaa8:	da002b15 	stw	r8,172(sp)
 400aaac:	400229c0 	call	400229c <strlen>
 400aab0:	d8c02a17 	ldw	r3,168(sp)
 400aab4:	1027883a 	mov	r19,r2
 400aab8:	df001d83 	ldbu	fp,118(sp)
 400aabc:	d8c02215 	stw	r3,136(sp)
 400aac0:	0013883a 	mov	r9,zero
 400aac4:	da002b17 	ldw	r8,172(sp)
 400aac8:	003c4d06 	br	4009c00 <__reset+0xfa819c00>
 400aacc:	d9402117 	ldw	r5,132(sp)
 400aad0:	d9002017 	ldw	r4,128(sp)
 400aad4:	d9801a04 	addi	r6,sp,104
 400aad8:	da402c15 	stw	r9,176(sp)
 400aadc:	40096ec0 	call	40096ec <__sprint_r.part.0>
 400aae0:	da402c17 	ldw	r9,176(sp)
 400aae4:	103e9a1e 	bne	r2,zero,400a550 <__reset+0xfa81a550>
 400aae8:	d9401b17 	ldw	r5,108(sp)
 400aaec:	d8801c17 	ldw	r2,112(sp)
 400aaf0:	d811883a 	mov	r8,sp
 400aaf4:	29000044 	addi	r4,r5,1
 400aaf8:	003e4206 	br	400a404 <__reset+0xfa81a404>
 400aafc:	d9401b17 	ldw	r5,108(sp)
 400ab00:	01010074 	movhi	r4,1025
 400ab04:	2113f204 	addi	r4,r4,20424
 400ab08:	d9002415 	stw	r4,144(sp)
 400ab0c:	29400044 	addi	r5,r5,1
 400ab10:	003c6d06 	br	4009cc8 <__reset+0xfa819cc8>
 400ab14:	0039883a 	mov	fp,zero
 400ab18:	00800084 	movi	r2,2
 400ab1c:	10803fcc 	andi	r2,r2,255
 400ab20:	01000044 	movi	r4,1
 400ab24:	11001e26 	beq	r2,r4,400aba0 <___vfiprintf_internal_r+0x13a0>
 400ab28:	01000084 	movi	r4,2
 400ab2c:	11001e1e 	bne	r2,r4,400aba8 <___vfiprintf_internal_r+0x13a8>
 400ab30:	1829883a 	mov	r20,r3
 400ab34:	003eea06 	br	400a6e0 <__reset+0xfa81a6e0>
 400ab38:	a007883a 	mov	r3,r20
 400ab3c:	00800044 	movi	r2,1
 400ab40:	003ff606 	br	400ab1c <__reset+0xfa81ab1c>
 400ab44:	00800184 	movi	r2,6
 400ab48:	1240012e 	bgeu	r2,r9,400ab50 <___vfiprintf_internal_r+0x1350>
 400ab4c:	1013883a 	mov	r9,r2
 400ab50:	4827883a 	mov	r19,r9
 400ab54:	4825883a 	mov	r18,r9
 400ab58:	48001516 	blt	r9,zero,400abb0 <___vfiprintf_internal_r+0x13b0>
 400ab5c:	05410074 	movhi	r21,1025
 400ab60:	d8c02215 	stw	r3,136(sp)
 400ab64:	ad539204 	addi	r21,r21,20040
 400ab68:	003d1406 	br	4009fbc <__reset+0xfa819fbc>
 400ab6c:	02810074 	movhi	r10,1025
 400ab70:	5293ee04 	addi	r10,r10,20408
 400ab74:	da802415 	stw	r10,144(sp)
 400ab78:	200d883a 	mov	r6,r4
 400ab7c:	003c9106 	br	4009dc4 <__reset+0xfa819dc4>
 400ab80:	5021883a 	mov	r16,r10
 400ab84:	0013883a 	mov	r9,zero
 400ab88:	003b7d06 	br	4009980 <__reset+0xfa819980>
 400ab8c:	4827883a 	mov	r19,r9
 400ab90:	df001d83 	ldbu	fp,118(sp)
 400ab94:	d8c02215 	stw	r3,136(sp)
 400ab98:	0013883a 	mov	r9,zero
 400ab9c:	003c1806 	br	4009c00 <__reset+0xfa819c00>
 400aba0:	1829883a 	mov	r20,r3
 400aba4:	003d1806 	br	400a008 <__reset+0xfa81a008>
 400aba8:	1829883a 	mov	r20,r3
 400abac:	003ccd06 	br	4009ee4 <__reset+0xfa819ee4>
 400abb0:	0025883a 	mov	r18,zero
 400abb4:	003fe906 	br	400ab5c <__reset+0xfa81ab5c>
 400abb8:	d8802217 	ldw	r2,136(sp)
 400abbc:	80c00043 	ldbu	r3,1(r16)
 400abc0:	5021883a 	mov	r16,r10
 400abc4:	12400017 	ldw	r9,0(r2)
 400abc8:	10800104 	addi	r2,r2,4
 400abcc:	d8802215 	stw	r2,136(sp)
 400abd0:	483faf0e 	bge	r9,zero,400aa90 <__reset+0xfa81aa90>
 400abd4:	18c03fcc 	andi	r3,r3,255
 400abd8:	18c0201c 	xori	r3,r3,128
 400abdc:	027fffc4 	movi	r9,-1
 400abe0:	18ffe004 	addi	r3,r3,-128
 400abe4:	003b6506 	br	400997c <__reset+0xfa81997c>
 400abe8:	d9c01d85 	stb	r7,118(sp)
 400abec:	003ca006 	br	4009e70 <__reset+0xfa819e70>
 400abf0:	d9c01d85 	stb	r7,118(sp)
 400abf4:	003cad06 	br	4009eac <__reset+0xfa819eac>
 400abf8:	d9c01d85 	stb	r7,118(sp)
 400abfc:	003d7d06 	br	400a1f4 <__reset+0xfa81a1f4>
 400ac00:	d9c01d85 	stb	r7,118(sp)
 400ac04:	003d5f06 	br	400a184 <__reset+0xfa81a184>
 400ac08:	a080004c 	andi	r2,r20,1
 400ac0c:	0039883a 	mov	fp,zero
 400ac10:	10000526 	beq	r2,zero,400ac28 <___vfiprintf_internal_r+0x1428>
 400ac14:	00800c04 	movi	r2,48
 400ac18:	d88019c5 	stb	r2,103(sp)
 400ac1c:	dcc02717 	ldw	r19,156(sp)
 400ac20:	dd4019c4 	addi	r21,sp,103
 400ac24:	003bf606 	br	4009c00 <__reset+0xfa819c00>
 400ac28:	0027883a 	mov	r19,zero
 400ac2c:	dd401a04 	addi	r21,sp,104
 400ac30:	003bf306 	br	4009c00 <__reset+0xfa819c00>
 400ac34:	d9c01d85 	stb	r7,118(sp)
 400ac38:	003dc806 	br	400a35c <__reset+0xfa81a35c>
 400ac3c:	d9c01d85 	stb	r7,118(sp)
 400ac40:	003d3a06 	br	400a12c <__reset+0xfa81a12c>
 400ac44:	d9c01d85 	stb	r7,118(sp)
 400ac48:	003d2a06 	br	400a0f4 <__reset+0xfa81a0f4>
 400ac4c:	d9c01d85 	stb	r7,118(sp)
 400ac50:	003cde06 	br	4009fcc <__reset+0xfa819fcc>
 400ac54:	d9c01d85 	stb	r7,118(sp)
 400ac58:	003cbc06 	br	4009f4c <__reset+0xfa819f4c>

0400ac5c <__vfiprintf_internal>:
 400ac5c:	00810074 	movhi	r2,1025
 400ac60:	109c0f04 	addi	r2,r2,28732
 400ac64:	300f883a 	mov	r7,r6
 400ac68:	280d883a 	mov	r6,r5
 400ac6c:	200b883a 	mov	r5,r4
 400ac70:	11000017 	ldw	r4,0(r2)
 400ac74:	40098001 	jmpi	4009800 <___vfiprintf_internal_r>

0400ac78 <__sbprintf>:
 400ac78:	2880030b 	ldhu	r2,12(r5)
 400ac7c:	2ac01917 	ldw	r11,100(r5)
 400ac80:	2a80038b 	ldhu	r10,14(r5)
 400ac84:	2a400717 	ldw	r9,28(r5)
 400ac88:	2a000917 	ldw	r8,36(r5)
 400ac8c:	defee204 	addi	sp,sp,-1144
 400ac90:	00c10004 	movi	r3,1024
 400ac94:	dc011a15 	stw	r16,1128(sp)
 400ac98:	10bfff4c 	andi	r2,r2,65533
 400ac9c:	2821883a 	mov	r16,r5
 400aca0:	d8cb883a 	add	r5,sp,r3
 400aca4:	dc811c15 	stw	r18,1136(sp)
 400aca8:	dc411b15 	stw	r17,1132(sp)
 400acac:	dfc11d15 	stw	ra,1140(sp)
 400acb0:	2025883a 	mov	r18,r4
 400acb4:	d881030d 	sth	r2,1036(sp)
 400acb8:	dac11915 	stw	r11,1124(sp)
 400acbc:	da81038d 	sth	r10,1038(sp)
 400acc0:	da410715 	stw	r9,1052(sp)
 400acc4:	da010915 	stw	r8,1060(sp)
 400acc8:	dec10015 	stw	sp,1024(sp)
 400accc:	dec10415 	stw	sp,1040(sp)
 400acd0:	d8c10215 	stw	r3,1032(sp)
 400acd4:	d8c10515 	stw	r3,1044(sp)
 400acd8:	d8010615 	stw	zero,1048(sp)
 400acdc:	40098000 	call	4009800 <___vfiprintf_internal_r>
 400ace0:	1023883a 	mov	r17,r2
 400ace4:	10000416 	blt	r2,zero,400acf8 <__sbprintf+0x80>
 400ace8:	d9410004 	addi	r5,sp,1024
 400acec:	9009883a 	mov	r4,r18
 400acf0:	40061fc0 	call	40061fc <_fflush_r>
 400acf4:	10000d1e 	bne	r2,zero,400ad2c <__sbprintf+0xb4>
 400acf8:	d881030b 	ldhu	r2,1036(sp)
 400acfc:	1080100c 	andi	r2,r2,64
 400ad00:	10000326 	beq	r2,zero,400ad10 <__sbprintf+0x98>
 400ad04:	8080030b 	ldhu	r2,12(r16)
 400ad08:	10801014 	ori	r2,r2,64
 400ad0c:	8080030d 	sth	r2,12(r16)
 400ad10:	8805883a 	mov	r2,r17
 400ad14:	dfc11d17 	ldw	ra,1140(sp)
 400ad18:	dc811c17 	ldw	r18,1136(sp)
 400ad1c:	dc411b17 	ldw	r17,1132(sp)
 400ad20:	dc011a17 	ldw	r16,1128(sp)
 400ad24:	dec11e04 	addi	sp,sp,1144
 400ad28:	f800283a 	ret
 400ad2c:	047fffc4 	movi	r17,-1
 400ad30:	003ff106 	br	400acf8 <__reset+0xfa81acf8>

0400ad34 <_write_r>:
 400ad34:	defffd04 	addi	sp,sp,-12
 400ad38:	2805883a 	mov	r2,r5
 400ad3c:	dc000015 	stw	r16,0(sp)
 400ad40:	04010074 	movhi	r16,1025
 400ad44:	dc400115 	stw	r17,4(sp)
 400ad48:	300b883a 	mov	r5,r6
 400ad4c:	841c2904 	addi	r16,r16,28836
 400ad50:	2023883a 	mov	r17,r4
 400ad54:	380d883a 	mov	r6,r7
 400ad58:	1009883a 	mov	r4,r2
 400ad5c:	dfc00215 	stw	ra,8(sp)
 400ad60:	80000015 	stw	zero,0(r16)
 400ad64:	400f6340 	call	400f634 <write>
 400ad68:	00ffffc4 	movi	r3,-1
 400ad6c:	10c00526 	beq	r2,r3,400ad84 <_write_r+0x50>
 400ad70:	dfc00217 	ldw	ra,8(sp)
 400ad74:	dc400117 	ldw	r17,4(sp)
 400ad78:	dc000017 	ldw	r16,0(sp)
 400ad7c:	dec00304 	addi	sp,sp,12
 400ad80:	f800283a 	ret
 400ad84:	80c00017 	ldw	r3,0(r16)
 400ad88:	183ff926 	beq	r3,zero,400ad70 <__reset+0xfa81ad70>
 400ad8c:	88c00015 	stw	r3,0(r17)
 400ad90:	003ff706 	br	400ad70 <__reset+0xfa81ad70>

0400ad94 <_close_r>:
 400ad94:	defffd04 	addi	sp,sp,-12
 400ad98:	dc000015 	stw	r16,0(sp)
 400ad9c:	04010074 	movhi	r16,1025
 400ada0:	dc400115 	stw	r17,4(sp)
 400ada4:	841c2904 	addi	r16,r16,28836
 400ada8:	2023883a 	mov	r17,r4
 400adac:	2809883a 	mov	r4,r5
 400adb0:	dfc00215 	stw	ra,8(sp)
 400adb4:	80000015 	stw	zero,0(r16)
 400adb8:	400ea9c0 	call	400ea9c <close>
 400adbc:	00ffffc4 	movi	r3,-1
 400adc0:	10c00526 	beq	r2,r3,400add8 <_close_r+0x44>
 400adc4:	dfc00217 	ldw	ra,8(sp)
 400adc8:	dc400117 	ldw	r17,4(sp)
 400adcc:	dc000017 	ldw	r16,0(sp)
 400add0:	dec00304 	addi	sp,sp,12
 400add4:	f800283a 	ret
 400add8:	80c00017 	ldw	r3,0(r16)
 400addc:	183ff926 	beq	r3,zero,400adc4 <__reset+0xfa81adc4>
 400ade0:	88c00015 	stw	r3,0(r17)
 400ade4:	003ff706 	br	400adc4 <__reset+0xfa81adc4>

0400ade8 <_calloc_r>:
 400ade8:	298b383a 	mul	r5,r5,r6
 400adec:	defffe04 	addi	sp,sp,-8
 400adf0:	dfc00115 	stw	ra,4(sp)
 400adf4:	dc000015 	stw	r16,0(sp)
 400adf8:	40073380 	call	4007338 <_malloc_r>
 400adfc:	10002926 	beq	r2,zero,400aea4 <_calloc_r+0xbc>
 400ae00:	11bfff17 	ldw	r6,-4(r2)
 400ae04:	1021883a 	mov	r16,r2
 400ae08:	00bfff04 	movi	r2,-4
 400ae0c:	308c703a 	and	r6,r6,r2
 400ae10:	00c00904 	movi	r3,36
 400ae14:	308d883a 	add	r6,r6,r2
 400ae18:	19801636 	bltu	r3,r6,400ae74 <_calloc_r+0x8c>
 400ae1c:	008004c4 	movi	r2,19
 400ae20:	11800b2e 	bgeu	r2,r6,400ae50 <_calloc_r+0x68>
 400ae24:	80000015 	stw	zero,0(r16)
 400ae28:	80000115 	stw	zero,4(r16)
 400ae2c:	008006c4 	movi	r2,27
 400ae30:	11801a2e 	bgeu	r2,r6,400ae9c <_calloc_r+0xb4>
 400ae34:	80000215 	stw	zero,8(r16)
 400ae38:	80000315 	stw	zero,12(r16)
 400ae3c:	30c0151e 	bne	r6,r3,400ae94 <_calloc_r+0xac>
 400ae40:	80000415 	stw	zero,16(r16)
 400ae44:	80800604 	addi	r2,r16,24
 400ae48:	80000515 	stw	zero,20(r16)
 400ae4c:	00000106 	br	400ae54 <_calloc_r+0x6c>
 400ae50:	8005883a 	mov	r2,r16
 400ae54:	10000015 	stw	zero,0(r2)
 400ae58:	10000115 	stw	zero,4(r2)
 400ae5c:	10000215 	stw	zero,8(r2)
 400ae60:	8005883a 	mov	r2,r16
 400ae64:	dfc00117 	ldw	ra,4(sp)
 400ae68:	dc000017 	ldw	r16,0(sp)
 400ae6c:	dec00204 	addi	sp,sp,8
 400ae70:	f800283a 	ret
 400ae74:	000b883a 	mov	r5,zero
 400ae78:	8009883a 	mov	r4,r16
 400ae7c:	4007d840 	call	4007d84 <memset>
 400ae80:	8005883a 	mov	r2,r16
 400ae84:	dfc00117 	ldw	ra,4(sp)
 400ae88:	dc000017 	ldw	r16,0(sp)
 400ae8c:	dec00204 	addi	sp,sp,8
 400ae90:	f800283a 	ret
 400ae94:	80800404 	addi	r2,r16,16
 400ae98:	003fee06 	br	400ae54 <__reset+0xfa81ae54>
 400ae9c:	80800204 	addi	r2,r16,8
 400aea0:	003fec06 	br	400ae54 <__reset+0xfa81ae54>
 400aea4:	0005883a 	mov	r2,zero
 400aea8:	003fee06 	br	400ae64 <__reset+0xfa81ae64>

0400aeac <_fclose_r>:
 400aeac:	28003926 	beq	r5,zero,400af94 <_fclose_r+0xe8>
 400aeb0:	defffc04 	addi	sp,sp,-16
 400aeb4:	dc400115 	stw	r17,4(sp)
 400aeb8:	dc000015 	stw	r16,0(sp)
 400aebc:	dfc00315 	stw	ra,12(sp)
 400aec0:	dc800215 	stw	r18,8(sp)
 400aec4:	2023883a 	mov	r17,r4
 400aec8:	2821883a 	mov	r16,r5
 400aecc:	20000226 	beq	r4,zero,400aed8 <_fclose_r+0x2c>
 400aed0:	20800e17 	ldw	r2,56(r4)
 400aed4:	10002726 	beq	r2,zero,400af74 <_fclose_r+0xc8>
 400aed8:	8080030f 	ldh	r2,12(r16)
 400aedc:	1000071e 	bne	r2,zero,400aefc <_fclose_r+0x50>
 400aee0:	0005883a 	mov	r2,zero
 400aee4:	dfc00317 	ldw	ra,12(sp)
 400aee8:	dc800217 	ldw	r18,8(sp)
 400aeec:	dc400117 	ldw	r17,4(sp)
 400aef0:	dc000017 	ldw	r16,0(sp)
 400aef4:	dec00404 	addi	sp,sp,16
 400aef8:	f800283a 	ret
 400aefc:	800b883a 	mov	r5,r16
 400af00:	8809883a 	mov	r4,r17
 400af04:	4005fe00 	call	4005fe0 <__sflush_r>
 400af08:	1025883a 	mov	r18,r2
 400af0c:	80800b17 	ldw	r2,44(r16)
 400af10:	10000426 	beq	r2,zero,400af24 <_fclose_r+0x78>
 400af14:	81400717 	ldw	r5,28(r16)
 400af18:	8809883a 	mov	r4,r17
 400af1c:	103ee83a 	callr	r2
 400af20:	10001616 	blt	r2,zero,400af7c <_fclose_r+0xd0>
 400af24:	8080030b 	ldhu	r2,12(r16)
 400af28:	1080200c 	andi	r2,r2,128
 400af2c:	1000151e 	bne	r2,zero,400af84 <_fclose_r+0xd8>
 400af30:	81400c17 	ldw	r5,48(r16)
 400af34:	28000526 	beq	r5,zero,400af4c <_fclose_r+0xa0>
 400af38:	80801004 	addi	r2,r16,64
 400af3c:	28800226 	beq	r5,r2,400af48 <_fclose_r+0x9c>
 400af40:	8809883a 	mov	r4,r17
 400af44:	400674c0 	call	400674c <_free_r>
 400af48:	80000c15 	stw	zero,48(r16)
 400af4c:	81401117 	ldw	r5,68(r16)
 400af50:	28000326 	beq	r5,zero,400af60 <_fclose_r+0xb4>
 400af54:	8809883a 	mov	r4,r17
 400af58:	400674c0 	call	400674c <_free_r>
 400af5c:	80001115 	stw	zero,68(r16)
 400af60:	40065e80 	call	40065e8 <__sfp_lock_acquire>
 400af64:	8000030d 	sth	zero,12(r16)
 400af68:	40065ec0 	call	40065ec <__sfp_lock_release>
 400af6c:	9005883a 	mov	r2,r18
 400af70:	003fdc06 	br	400aee4 <__reset+0xfa81aee4>
 400af74:	40065d80 	call	40065d8 <__sinit>
 400af78:	003fd706 	br	400aed8 <__reset+0xfa81aed8>
 400af7c:	04bfffc4 	movi	r18,-1
 400af80:	003fe806 	br	400af24 <__reset+0xfa81af24>
 400af84:	81400417 	ldw	r5,16(r16)
 400af88:	8809883a 	mov	r4,r17
 400af8c:	400674c0 	call	400674c <_free_r>
 400af90:	003fe706 	br	400af30 <__reset+0xfa81af30>
 400af94:	0005883a 	mov	r2,zero
 400af98:	f800283a 	ret

0400af9c <fclose>:
 400af9c:	00810074 	movhi	r2,1025
 400afa0:	109c0f04 	addi	r2,r2,28732
 400afa4:	200b883a 	mov	r5,r4
 400afa8:	11000017 	ldw	r4,0(r2)
 400afac:	400aeac1 	jmpi	400aeac <_fclose_r>

0400afb0 <__fputwc>:
 400afb0:	defff804 	addi	sp,sp,-32
 400afb4:	dcc00415 	stw	r19,16(sp)
 400afb8:	dc800315 	stw	r18,12(sp)
 400afbc:	dc000115 	stw	r16,4(sp)
 400afc0:	dfc00715 	stw	ra,28(sp)
 400afc4:	dd400615 	stw	r21,24(sp)
 400afc8:	dd000515 	stw	r20,20(sp)
 400afcc:	dc400215 	stw	r17,8(sp)
 400afd0:	2027883a 	mov	r19,r4
 400afd4:	2825883a 	mov	r18,r5
 400afd8:	3021883a 	mov	r16,r6
 400afdc:	40071280 	call	4007128 <__locale_mb_cur_max>
 400afe0:	00c00044 	movi	r3,1
 400afe4:	10c03e26 	beq	r2,r3,400b0e0 <__fputwc+0x130>
 400afe8:	81c01704 	addi	r7,r16,92
 400afec:	900d883a 	mov	r6,r18
 400aff0:	d80b883a 	mov	r5,sp
 400aff4:	9809883a 	mov	r4,r19
 400aff8:	400b4800 	call	400b480 <_wcrtomb_r>
 400affc:	1029883a 	mov	r20,r2
 400b000:	00bfffc4 	movi	r2,-1
 400b004:	a0802026 	beq	r20,r2,400b088 <__fputwc+0xd8>
 400b008:	d9400003 	ldbu	r5,0(sp)
 400b00c:	a0001c26 	beq	r20,zero,400b080 <__fputwc+0xd0>
 400b010:	0023883a 	mov	r17,zero
 400b014:	05400284 	movi	r21,10
 400b018:	00000906 	br	400b040 <__fputwc+0x90>
 400b01c:	80800017 	ldw	r2,0(r16)
 400b020:	11400005 	stb	r5,0(r2)
 400b024:	80c00017 	ldw	r3,0(r16)
 400b028:	18c00044 	addi	r3,r3,1
 400b02c:	80c00015 	stw	r3,0(r16)
 400b030:	8c400044 	addi	r17,r17,1
 400b034:	dc45883a 	add	r2,sp,r17
 400b038:	8d00112e 	bgeu	r17,r20,400b080 <__fputwc+0xd0>
 400b03c:	11400003 	ldbu	r5,0(r2)
 400b040:	80c00217 	ldw	r3,8(r16)
 400b044:	18ffffc4 	addi	r3,r3,-1
 400b048:	80c00215 	stw	r3,8(r16)
 400b04c:	183ff30e 	bge	r3,zero,400b01c <__reset+0xfa81b01c>
 400b050:	80800617 	ldw	r2,24(r16)
 400b054:	18801916 	blt	r3,r2,400b0bc <__fputwc+0x10c>
 400b058:	80800017 	ldw	r2,0(r16)
 400b05c:	11400005 	stb	r5,0(r2)
 400b060:	80800017 	ldw	r2,0(r16)
 400b064:	10c00003 	ldbu	r3,0(r2)
 400b068:	10800044 	addi	r2,r2,1
 400b06c:	1d402326 	beq	r3,r21,400b0fc <__fputwc+0x14c>
 400b070:	80800015 	stw	r2,0(r16)
 400b074:	8c400044 	addi	r17,r17,1
 400b078:	dc45883a 	add	r2,sp,r17
 400b07c:	8d3fef36 	bltu	r17,r20,400b03c <__reset+0xfa81b03c>
 400b080:	9005883a 	mov	r2,r18
 400b084:	00000406 	br	400b098 <__fputwc+0xe8>
 400b088:	80c0030b 	ldhu	r3,12(r16)
 400b08c:	a005883a 	mov	r2,r20
 400b090:	18c01014 	ori	r3,r3,64
 400b094:	80c0030d 	sth	r3,12(r16)
 400b098:	dfc00717 	ldw	ra,28(sp)
 400b09c:	dd400617 	ldw	r21,24(sp)
 400b0a0:	dd000517 	ldw	r20,20(sp)
 400b0a4:	dcc00417 	ldw	r19,16(sp)
 400b0a8:	dc800317 	ldw	r18,12(sp)
 400b0ac:	dc400217 	ldw	r17,8(sp)
 400b0b0:	dc000117 	ldw	r16,4(sp)
 400b0b4:	dec00804 	addi	sp,sp,32
 400b0b8:	f800283a 	ret
 400b0bc:	800d883a 	mov	r6,r16
 400b0c0:	29403fcc 	andi	r5,r5,255
 400b0c4:	9809883a 	mov	r4,r19
 400b0c8:	400b3280 	call	400b328 <__swbuf_r>
 400b0cc:	10bfffe0 	cmpeqi	r2,r2,-1
 400b0d0:	10803fcc 	andi	r2,r2,255
 400b0d4:	103fd626 	beq	r2,zero,400b030 <__reset+0xfa81b030>
 400b0d8:	00bfffc4 	movi	r2,-1
 400b0dc:	003fee06 	br	400b098 <__reset+0xfa81b098>
 400b0e0:	90ffffc4 	addi	r3,r18,-1
 400b0e4:	01003f84 	movi	r4,254
 400b0e8:	20ffbf36 	bltu	r4,r3,400afe8 <__reset+0xfa81afe8>
 400b0ec:	900b883a 	mov	r5,r18
 400b0f0:	dc800005 	stb	r18,0(sp)
 400b0f4:	1029883a 	mov	r20,r2
 400b0f8:	003fc506 	br	400b010 <__reset+0xfa81b010>
 400b0fc:	800d883a 	mov	r6,r16
 400b100:	a80b883a 	mov	r5,r21
 400b104:	9809883a 	mov	r4,r19
 400b108:	400b3280 	call	400b328 <__swbuf_r>
 400b10c:	10bfffe0 	cmpeqi	r2,r2,-1
 400b110:	003fef06 	br	400b0d0 <__reset+0xfa81b0d0>

0400b114 <_fputwc_r>:
 400b114:	3080030b 	ldhu	r2,12(r6)
 400b118:	10c8000c 	andi	r3,r2,8192
 400b11c:	1800051e 	bne	r3,zero,400b134 <_fputwc_r+0x20>
 400b120:	30c01917 	ldw	r3,100(r6)
 400b124:	10880014 	ori	r2,r2,8192
 400b128:	3080030d 	sth	r2,12(r6)
 400b12c:	18880014 	ori	r2,r3,8192
 400b130:	30801915 	stw	r2,100(r6)
 400b134:	400afb01 	jmpi	400afb0 <__fputwc>

0400b138 <fputwc>:
 400b138:	00810074 	movhi	r2,1025
 400b13c:	defffc04 	addi	sp,sp,-16
 400b140:	109c0f04 	addi	r2,r2,28732
 400b144:	dc000115 	stw	r16,4(sp)
 400b148:	14000017 	ldw	r16,0(r2)
 400b14c:	dc400215 	stw	r17,8(sp)
 400b150:	dfc00315 	stw	ra,12(sp)
 400b154:	2023883a 	mov	r17,r4
 400b158:	80000226 	beq	r16,zero,400b164 <fputwc+0x2c>
 400b15c:	80800e17 	ldw	r2,56(r16)
 400b160:	10001026 	beq	r2,zero,400b1a4 <fputwc+0x6c>
 400b164:	2880030b 	ldhu	r2,12(r5)
 400b168:	10c8000c 	andi	r3,r2,8192
 400b16c:	1800051e 	bne	r3,zero,400b184 <fputwc+0x4c>
 400b170:	28c01917 	ldw	r3,100(r5)
 400b174:	10880014 	ori	r2,r2,8192
 400b178:	2880030d 	sth	r2,12(r5)
 400b17c:	18880014 	ori	r2,r3,8192
 400b180:	28801915 	stw	r2,100(r5)
 400b184:	280d883a 	mov	r6,r5
 400b188:	8009883a 	mov	r4,r16
 400b18c:	880b883a 	mov	r5,r17
 400b190:	dfc00317 	ldw	ra,12(sp)
 400b194:	dc400217 	ldw	r17,8(sp)
 400b198:	dc000117 	ldw	r16,4(sp)
 400b19c:	dec00404 	addi	sp,sp,16
 400b1a0:	400afb01 	jmpi	400afb0 <__fputwc>
 400b1a4:	8009883a 	mov	r4,r16
 400b1a8:	d9400015 	stw	r5,0(sp)
 400b1ac:	40065d80 	call	40065d8 <__sinit>
 400b1b0:	d9400017 	ldw	r5,0(sp)
 400b1b4:	003feb06 	br	400b164 <__reset+0xfa81b164>

0400b1b8 <_fstat_r>:
 400b1b8:	defffd04 	addi	sp,sp,-12
 400b1bc:	2805883a 	mov	r2,r5
 400b1c0:	dc000015 	stw	r16,0(sp)
 400b1c4:	04010074 	movhi	r16,1025
 400b1c8:	dc400115 	stw	r17,4(sp)
 400b1cc:	841c2904 	addi	r16,r16,28836
 400b1d0:	2023883a 	mov	r17,r4
 400b1d4:	300b883a 	mov	r5,r6
 400b1d8:	1009883a 	mov	r4,r2
 400b1dc:	dfc00215 	stw	ra,8(sp)
 400b1e0:	80000015 	stw	zero,0(r16)
 400b1e4:	400ebd40 	call	400ebd4 <fstat>
 400b1e8:	00ffffc4 	movi	r3,-1
 400b1ec:	10c00526 	beq	r2,r3,400b204 <_fstat_r+0x4c>
 400b1f0:	dfc00217 	ldw	ra,8(sp)
 400b1f4:	dc400117 	ldw	r17,4(sp)
 400b1f8:	dc000017 	ldw	r16,0(sp)
 400b1fc:	dec00304 	addi	sp,sp,12
 400b200:	f800283a 	ret
 400b204:	80c00017 	ldw	r3,0(r16)
 400b208:	183ff926 	beq	r3,zero,400b1f0 <__reset+0xfa81b1f0>
 400b20c:	88c00015 	stw	r3,0(r17)
 400b210:	003ff706 	br	400b1f0 <__reset+0xfa81b1f0>

0400b214 <_isatty_r>:
 400b214:	defffd04 	addi	sp,sp,-12
 400b218:	dc000015 	stw	r16,0(sp)
 400b21c:	04010074 	movhi	r16,1025
 400b220:	dc400115 	stw	r17,4(sp)
 400b224:	841c2904 	addi	r16,r16,28836
 400b228:	2023883a 	mov	r17,r4
 400b22c:	2809883a 	mov	r4,r5
 400b230:	dfc00215 	stw	ra,8(sp)
 400b234:	80000015 	stw	zero,0(r16)
 400b238:	400ef600 	call	400ef60 <isatty>
 400b23c:	00ffffc4 	movi	r3,-1
 400b240:	10c00526 	beq	r2,r3,400b258 <_isatty_r+0x44>
 400b244:	dfc00217 	ldw	ra,8(sp)
 400b248:	dc400117 	ldw	r17,4(sp)
 400b24c:	dc000017 	ldw	r16,0(sp)
 400b250:	dec00304 	addi	sp,sp,12
 400b254:	f800283a 	ret
 400b258:	80c00017 	ldw	r3,0(r16)
 400b25c:	183ff926 	beq	r3,zero,400b244 <__reset+0xfa81b244>
 400b260:	88c00015 	stw	r3,0(r17)
 400b264:	003ff706 	br	400b244 <__reset+0xfa81b244>

0400b268 <_lseek_r>:
 400b268:	defffd04 	addi	sp,sp,-12
 400b26c:	2805883a 	mov	r2,r5
 400b270:	dc000015 	stw	r16,0(sp)
 400b274:	04010074 	movhi	r16,1025
 400b278:	dc400115 	stw	r17,4(sp)
 400b27c:	300b883a 	mov	r5,r6
 400b280:	841c2904 	addi	r16,r16,28836
 400b284:	2023883a 	mov	r17,r4
 400b288:	380d883a 	mov	r6,r7
 400b28c:	1009883a 	mov	r4,r2
 400b290:	dfc00215 	stw	ra,8(sp)
 400b294:	80000015 	stw	zero,0(r16)
 400b298:	400f0400 	call	400f040 <lseek>
 400b29c:	00ffffc4 	movi	r3,-1
 400b2a0:	10c00526 	beq	r2,r3,400b2b8 <_lseek_r+0x50>
 400b2a4:	dfc00217 	ldw	ra,8(sp)
 400b2a8:	dc400117 	ldw	r17,4(sp)
 400b2ac:	dc000017 	ldw	r16,0(sp)
 400b2b0:	dec00304 	addi	sp,sp,12
 400b2b4:	f800283a 	ret
 400b2b8:	80c00017 	ldw	r3,0(r16)
 400b2bc:	183ff926 	beq	r3,zero,400b2a4 <__reset+0xfa81b2a4>
 400b2c0:	88c00015 	stw	r3,0(r17)
 400b2c4:	003ff706 	br	400b2a4 <__reset+0xfa81b2a4>

0400b2c8 <_read_r>:
 400b2c8:	defffd04 	addi	sp,sp,-12
 400b2cc:	2805883a 	mov	r2,r5
 400b2d0:	dc000015 	stw	r16,0(sp)
 400b2d4:	04010074 	movhi	r16,1025
 400b2d8:	dc400115 	stw	r17,4(sp)
 400b2dc:	300b883a 	mov	r5,r6
 400b2e0:	841c2904 	addi	r16,r16,28836
 400b2e4:	2023883a 	mov	r17,r4
 400b2e8:	380d883a 	mov	r6,r7
 400b2ec:	1009883a 	mov	r4,r2
 400b2f0:	dfc00215 	stw	ra,8(sp)
 400b2f4:	80000015 	stw	zero,0(r16)
 400b2f8:	400f2140 	call	400f214 <read>
 400b2fc:	00ffffc4 	movi	r3,-1
 400b300:	10c00526 	beq	r2,r3,400b318 <_read_r+0x50>
 400b304:	dfc00217 	ldw	ra,8(sp)
 400b308:	dc400117 	ldw	r17,4(sp)
 400b30c:	dc000017 	ldw	r16,0(sp)
 400b310:	dec00304 	addi	sp,sp,12
 400b314:	f800283a 	ret
 400b318:	80c00017 	ldw	r3,0(r16)
 400b31c:	183ff926 	beq	r3,zero,400b304 <__reset+0xfa81b304>
 400b320:	88c00015 	stw	r3,0(r17)
 400b324:	003ff706 	br	400b304 <__reset+0xfa81b304>

0400b328 <__swbuf_r>:
 400b328:	defffb04 	addi	sp,sp,-20
 400b32c:	dcc00315 	stw	r19,12(sp)
 400b330:	dc800215 	stw	r18,8(sp)
 400b334:	dc000015 	stw	r16,0(sp)
 400b338:	dfc00415 	stw	ra,16(sp)
 400b33c:	dc400115 	stw	r17,4(sp)
 400b340:	2025883a 	mov	r18,r4
 400b344:	2827883a 	mov	r19,r5
 400b348:	3021883a 	mov	r16,r6
 400b34c:	20000226 	beq	r4,zero,400b358 <__swbuf_r+0x30>
 400b350:	20800e17 	ldw	r2,56(r4)
 400b354:	10004226 	beq	r2,zero,400b460 <__swbuf_r+0x138>
 400b358:	80800617 	ldw	r2,24(r16)
 400b35c:	8100030b 	ldhu	r4,12(r16)
 400b360:	80800215 	stw	r2,8(r16)
 400b364:	2080020c 	andi	r2,r4,8
 400b368:	10003626 	beq	r2,zero,400b444 <__swbuf_r+0x11c>
 400b36c:	80c00417 	ldw	r3,16(r16)
 400b370:	18003426 	beq	r3,zero,400b444 <__swbuf_r+0x11c>
 400b374:	2088000c 	andi	r2,r4,8192
 400b378:	9c403fcc 	andi	r17,r19,255
 400b37c:	10001a26 	beq	r2,zero,400b3e8 <__swbuf_r+0xc0>
 400b380:	80800017 	ldw	r2,0(r16)
 400b384:	81000517 	ldw	r4,20(r16)
 400b388:	10c7c83a 	sub	r3,r2,r3
 400b38c:	1900200e 	bge	r3,r4,400b410 <__swbuf_r+0xe8>
 400b390:	18c00044 	addi	r3,r3,1
 400b394:	81000217 	ldw	r4,8(r16)
 400b398:	11400044 	addi	r5,r2,1
 400b39c:	81400015 	stw	r5,0(r16)
 400b3a0:	213fffc4 	addi	r4,r4,-1
 400b3a4:	81000215 	stw	r4,8(r16)
 400b3a8:	14c00005 	stb	r19,0(r2)
 400b3ac:	80800517 	ldw	r2,20(r16)
 400b3b0:	10c01e26 	beq	r2,r3,400b42c <__swbuf_r+0x104>
 400b3b4:	8080030b 	ldhu	r2,12(r16)
 400b3b8:	1080004c 	andi	r2,r2,1
 400b3bc:	10000226 	beq	r2,zero,400b3c8 <__swbuf_r+0xa0>
 400b3c0:	00800284 	movi	r2,10
 400b3c4:	88801926 	beq	r17,r2,400b42c <__swbuf_r+0x104>
 400b3c8:	8805883a 	mov	r2,r17
 400b3cc:	dfc00417 	ldw	ra,16(sp)
 400b3d0:	dcc00317 	ldw	r19,12(sp)
 400b3d4:	dc800217 	ldw	r18,8(sp)
 400b3d8:	dc400117 	ldw	r17,4(sp)
 400b3dc:	dc000017 	ldw	r16,0(sp)
 400b3e0:	dec00504 	addi	sp,sp,20
 400b3e4:	f800283a 	ret
 400b3e8:	81401917 	ldw	r5,100(r16)
 400b3ec:	00b7ffc4 	movi	r2,-8193
 400b3f0:	21080014 	ori	r4,r4,8192
 400b3f4:	2884703a 	and	r2,r5,r2
 400b3f8:	80801915 	stw	r2,100(r16)
 400b3fc:	80800017 	ldw	r2,0(r16)
 400b400:	8100030d 	sth	r4,12(r16)
 400b404:	81000517 	ldw	r4,20(r16)
 400b408:	10c7c83a 	sub	r3,r2,r3
 400b40c:	193fe016 	blt	r3,r4,400b390 <__reset+0xfa81b390>
 400b410:	800b883a 	mov	r5,r16
 400b414:	9009883a 	mov	r4,r18
 400b418:	40061fc0 	call	40061fc <_fflush_r>
 400b41c:	1000071e 	bne	r2,zero,400b43c <__swbuf_r+0x114>
 400b420:	80800017 	ldw	r2,0(r16)
 400b424:	00c00044 	movi	r3,1
 400b428:	003fda06 	br	400b394 <__reset+0xfa81b394>
 400b42c:	800b883a 	mov	r5,r16
 400b430:	9009883a 	mov	r4,r18
 400b434:	40061fc0 	call	40061fc <_fflush_r>
 400b438:	103fe326 	beq	r2,zero,400b3c8 <__reset+0xfa81b3c8>
 400b43c:	00bfffc4 	movi	r2,-1
 400b440:	003fe206 	br	400b3cc <__reset+0xfa81b3cc>
 400b444:	800b883a 	mov	r5,r16
 400b448:	9009883a 	mov	r4,r18
 400b44c:	40046040 	call	4004604 <__swsetup_r>
 400b450:	103ffa1e 	bne	r2,zero,400b43c <__reset+0xfa81b43c>
 400b454:	8100030b 	ldhu	r4,12(r16)
 400b458:	80c00417 	ldw	r3,16(r16)
 400b45c:	003fc506 	br	400b374 <__reset+0xfa81b374>
 400b460:	40065d80 	call	40065d8 <__sinit>
 400b464:	003fbc06 	br	400b358 <__reset+0xfa81b358>

0400b468 <__swbuf>:
 400b468:	00810074 	movhi	r2,1025
 400b46c:	109c0f04 	addi	r2,r2,28732
 400b470:	280d883a 	mov	r6,r5
 400b474:	200b883a 	mov	r5,r4
 400b478:	11000017 	ldw	r4,0(r2)
 400b47c:	400b3281 	jmpi	400b328 <__swbuf_r>

0400b480 <_wcrtomb_r>:
 400b480:	defff604 	addi	sp,sp,-40
 400b484:	00810074 	movhi	r2,1025
 400b488:	dc800815 	stw	r18,32(sp)
 400b48c:	dc400715 	stw	r17,28(sp)
 400b490:	dc000615 	stw	r16,24(sp)
 400b494:	109c1304 	addi	r2,r2,28748
 400b498:	dfc00915 	stw	ra,36(sp)
 400b49c:	2021883a 	mov	r16,r4
 400b4a0:	3823883a 	mov	r17,r7
 400b4a4:	14800017 	ldw	r18,0(r2)
 400b4a8:	28001426 	beq	r5,zero,400b4fc <_wcrtomb_r+0x7c>
 400b4ac:	d9400415 	stw	r5,16(sp)
 400b4b0:	d9800515 	stw	r6,20(sp)
 400b4b4:	400711c0 	call	400711c <__locale_charset>
 400b4b8:	d9800517 	ldw	r6,20(sp)
 400b4bc:	d9400417 	ldw	r5,16(sp)
 400b4c0:	100f883a 	mov	r7,r2
 400b4c4:	dc400015 	stw	r17,0(sp)
 400b4c8:	8009883a 	mov	r4,r16
 400b4cc:	903ee83a 	callr	r18
 400b4d0:	00ffffc4 	movi	r3,-1
 400b4d4:	10c0031e 	bne	r2,r3,400b4e4 <_wcrtomb_r+0x64>
 400b4d8:	88000015 	stw	zero,0(r17)
 400b4dc:	00c02284 	movi	r3,138
 400b4e0:	80c00015 	stw	r3,0(r16)
 400b4e4:	dfc00917 	ldw	ra,36(sp)
 400b4e8:	dc800817 	ldw	r18,32(sp)
 400b4ec:	dc400717 	ldw	r17,28(sp)
 400b4f0:	dc000617 	ldw	r16,24(sp)
 400b4f4:	dec00a04 	addi	sp,sp,40
 400b4f8:	f800283a 	ret
 400b4fc:	400711c0 	call	400711c <__locale_charset>
 400b500:	100f883a 	mov	r7,r2
 400b504:	dc400015 	stw	r17,0(sp)
 400b508:	000d883a 	mov	r6,zero
 400b50c:	d9400104 	addi	r5,sp,4
 400b510:	8009883a 	mov	r4,r16
 400b514:	903ee83a 	callr	r18
 400b518:	003fed06 	br	400b4d0 <__reset+0xfa81b4d0>

0400b51c <wcrtomb>:
 400b51c:	defff604 	addi	sp,sp,-40
 400b520:	00810074 	movhi	r2,1025
 400b524:	dc800615 	stw	r18,24(sp)
 400b528:	dc400515 	stw	r17,20(sp)
 400b52c:	109c0f04 	addi	r2,r2,28732
 400b530:	dfc00915 	stw	ra,36(sp)
 400b534:	dd000815 	stw	r20,32(sp)
 400b538:	dcc00715 	stw	r19,28(sp)
 400b53c:	dc000415 	stw	r16,16(sp)
 400b540:	3025883a 	mov	r18,r6
 400b544:	14400017 	ldw	r17,0(r2)
 400b548:	20001926 	beq	r4,zero,400b5b0 <wcrtomb+0x94>
 400b54c:	00810074 	movhi	r2,1025
 400b550:	109c1304 	addi	r2,r2,28748
 400b554:	15000017 	ldw	r20,0(r2)
 400b558:	2021883a 	mov	r16,r4
 400b55c:	2827883a 	mov	r19,r5
 400b560:	400711c0 	call	400711c <__locale_charset>
 400b564:	100f883a 	mov	r7,r2
 400b568:	dc800015 	stw	r18,0(sp)
 400b56c:	980d883a 	mov	r6,r19
 400b570:	800b883a 	mov	r5,r16
 400b574:	8809883a 	mov	r4,r17
 400b578:	a03ee83a 	callr	r20
 400b57c:	00ffffc4 	movi	r3,-1
 400b580:	10c0031e 	bne	r2,r3,400b590 <wcrtomb+0x74>
 400b584:	90000015 	stw	zero,0(r18)
 400b588:	00c02284 	movi	r3,138
 400b58c:	88c00015 	stw	r3,0(r17)
 400b590:	dfc00917 	ldw	ra,36(sp)
 400b594:	dd000817 	ldw	r20,32(sp)
 400b598:	dcc00717 	ldw	r19,28(sp)
 400b59c:	dc800617 	ldw	r18,24(sp)
 400b5a0:	dc400517 	ldw	r17,20(sp)
 400b5a4:	dc000417 	ldw	r16,16(sp)
 400b5a8:	dec00a04 	addi	sp,sp,40
 400b5ac:	f800283a 	ret
 400b5b0:	00810074 	movhi	r2,1025
 400b5b4:	109c1304 	addi	r2,r2,28748
 400b5b8:	14000017 	ldw	r16,0(r2)
 400b5bc:	400711c0 	call	400711c <__locale_charset>
 400b5c0:	100f883a 	mov	r7,r2
 400b5c4:	dc800015 	stw	r18,0(sp)
 400b5c8:	000d883a 	mov	r6,zero
 400b5cc:	d9400104 	addi	r5,sp,4
 400b5d0:	8809883a 	mov	r4,r17
 400b5d4:	803ee83a 	callr	r16
 400b5d8:	003fe806 	br	400b57c <__reset+0xfa81b57c>

0400b5dc <__ascii_wctomb>:
 400b5dc:	28000526 	beq	r5,zero,400b5f4 <__ascii_wctomb+0x18>
 400b5e0:	00803fc4 	movi	r2,255
 400b5e4:	11800536 	bltu	r2,r6,400b5fc <__ascii_wctomb+0x20>
 400b5e8:	29800005 	stb	r6,0(r5)
 400b5ec:	00800044 	movi	r2,1
 400b5f0:	f800283a 	ret
 400b5f4:	0005883a 	mov	r2,zero
 400b5f8:	f800283a 	ret
 400b5fc:	00802284 	movi	r2,138
 400b600:	20800015 	stw	r2,0(r4)
 400b604:	00bfffc4 	movi	r2,-1
 400b608:	f800283a 	ret

0400b60c <_wctomb_r>:
 400b60c:	00810074 	movhi	r2,1025
 400b610:	defff904 	addi	sp,sp,-28
 400b614:	109c1304 	addi	r2,r2,28748
 400b618:	dfc00615 	stw	ra,24(sp)
 400b61c:	dc400515 	stw	r17,20(sp)
 400b620:	dc000415 	stw	r16,16(sp)
 400b624:	3823883a 	mov	r17,r7
 400b628:	14000017 	ldw	r16,0(r2)
 400b62c:	d9000115 	stw	r4,4(sp)
 400b630:	d9400215 	stw	r5,8(sp)
 400b634:	d9800315 	stw	r6,12(sp)
 400b638:	400711c0 	call	400711c <__locale_charset>
 400b63c:	d9800317 	ldw	r6,12(sp)
 400b640:	d9400217 	ldw	r5,8(sp)
 400b644:	d9000117 	ldw	r4,4(sp)
 400b648:	100f883a 	mov	r7,r2
 400b64c:	dc400015 	stw	r17,0(sp)
 400b650:	803ee83a 	callr	r16
 400b654:	dfc00617 	ldw	ra,24(sp)
 400b658:	dc400517 	ldw	r17,20(sp)
 400b65c:	dc000417 	ldw	r16,16(sp)
 400b660:	dec00704 	addi	sp,sp,28
 400b664:	f800283a 	ret

0400b668 <__udivdi3>:
 400b668:	defff504 	addi	sp,sp,-44
 400b66c:	dcc00415 	stw	r19,16(sp)
 400b670:	dc000115 	stw	r16,4(sp)
 400b674:	dfc00a15 	stw	ra,40(sp)
 400b678:	df000915 	stw	fp,36(sp)
 400b67c:	ddc00815 	stw	r23,32(sp)
 400b680:	dd800715 	stw	r22,28(sp)
 400b684:	dd400615 	stw	r21,24(sp)
 400b688:	dd000515 	stw	r20,20(sp)
 400b68c:	dc800315 	stw	r18,12(sp)
 400b690:	dc400215 	stw	r17,8(sp)
 400b694:	2027883a 	mov	r19,r4
 400b698:	2821883a 	mov	r16,r5
 400b69c:	3800411e 	bne	r7,zero,400b7a4 <__udivdi3+0x13c>
 400b6a0:	3023883a 	mov	r17,r6
 400b6a4:	2025883a 	mov	r18,r4
 400b6a8:	2980522e 	bgeu	r5,r6,400b7f4 <__udivdi3+0x18c>
 400b6ac:	00bfffd4 	movui	r2,65535
 400b6b0:	282d883a 	mov	r22,r5
 400b6b4:	1180a836 	bltu	r2,r6,400b958 <__udivdi3+0x2f0>
 400b6b8:	00803fc4 	movi	r2,255
 400b6bc:	1185803a 	cmpltu	r2,r2,r6
 400b6c0:	100490fa 	slli	r2,r2,3
 400b6c4:	3086d83a 	srl	r3,r6,r2
 400b6c8:	01010074 	movhi	r4,1025
 400b6cc:	2113f604 	addi	r4,r4,20440
 400b6d0:	20c7883a 	add	r3,r4,r3
 400b6d4:	18c00003 	ldbu	r3,0(r3)
 400b6d8:	1885883a 	add	r2,r3,r2
 400b6dc:	00c00804 	movi	r3,32
 400b6e0:	1887c83a 	sub	r3,r3,r2
 400b6e4:	18000526 	beq	r3,zero,400b6fc <__udivdi3+0x94>
 400b6e8:	80e0983a 	sll	r16,r16,r3
 400b6ec:	9884d83a 	srl	r2,r19,r2
 400b6f0:	30e2983a 	sll	r17,r6,r3
 400b6f4:	98e4983a 	sll	r18,r19,r3
 400b6f8:	142cb03a 	or	r22,r2,r16
 400b6fc:	882ad43a 	srli	r21,r17,16
 400b700:	b009883a 	mov	r4,r22
 400b704:	8d3fffcc 	andi	r20,r17,65535
 400b708:	a80b883a 	mov	r5,r21
 400b70c:	400c2740 	call	400c274 <__umodsi3>
 400b710:	b009883a 	mov	r4,r22
 400b714:	a80b883a 	mov	r5,r21
 400b718:	1027883a 	mov	r19,r2
 400b71c:	400c2100 	call	400c210 <__udivsi3>
 400b720:	102d883a 	mov	r22,r2
 400b724:	9826943a 	slli	r19,r19,16
 400b728:	9004d43a 	srli	r2,r18,16
 400b72c:	a5a1383a 	mul	r16,r20,r22
 400b730:	14c4b03a 	or	r2,r2,r19
 400b734:	1400052e 	bgeu	r2,r16,400b74c <__udivdi3+0xe4>
 400b738:	1445883a 	add	r2,r2,r17
 400b73c:	b0ffffc4 	addi	r3,r22,-1
 400b740:	14400136 	bltu	r2,r17,400b748 <__udivdi3+0xe0>
 400b744:	14012336 	bltu	r2,r16,400bbd4 <__udivdi3+0x56c>
 400b748:	182d883a 	mov	r22,r3
 400b74c:	1421c83a 	sub	r16,r2,r16
 400b750:	a80b883a 	mov	r5,r21
 400b754:	8009883a 	mov	r4,r16
 400b758:	400c2740 	call	400c274 <__umodsi3>
 400b75c:	1027883a 	mov	r19,r2
 400b760:	a80b883a 	mov	r5,r21
 400b764:	8009883a 	mov	r4,r16
 400b768:	400c2100 	call	400c210 <__udivsi3>
 400b76c:	9826943a 	slli	r19,r19,16
 400b770:	a0a9383a 	mul	r20,r20,r2
 400b774:	94bfffcc 	andi	r18,r18,65535
 400b778:	94e4b03a 	or	r18,r18,r19
 400b77c:	9500052e 	bgeu	r18,r20,400b794 <__udivdi3+0x12c>
 400b780:	8ca5883a 	add	r18,r17,r18
 400b784:	10ffffc4 	addi	r3,r2,-1
 400b788:	9440f136 	bltu	r18,r17,400bb50 <__udivdi3+0x4e8>
 400b78c:	9500f02e 	bgeu	r18,r20,400bb50 <__udivdi3+0x4e8>
 400b790:	10bfff84 	addi	r2,r2,-2
 400b794:	b00c943a 	slli	r6,r22,16
 400b798:	0007883a 	mov	r3,zero
 400b79c:	3084b03a 	or	r2,r6,r2
 400b7a0:	00005906 	br	400b908 <__udivdi3+0x2a0>
 400b7a4:	29c05636 	bltu	r5,r7,400b900 <__udivdi3+0x298>
 400b7a8:	00bfffd4 	movui	r2,65535
 400b7ac:	11c0622e 	bgeu	r2,r7,400b938 <__udivdi3+0x2d0>
 400b7b0:	00804034 	movhi	r2,256
 400b7b4:	10bfffc4 	addi	r2,r2,-1
 400b7b8:	11c0ee36 	bltu	r2,r7,400bb74 <__udivdi3+0x50c>
 400b7bc:	00800404 	movi	r2,16
 400b7c0:	3886d83a 	srl	r3,r7,r2
 400b7c4:	01010074 	movhi	r4,1025
 400b7c8:	2113f604 	addi	r4,r4,20440
 400b7cc:	20c7883a 	add	r3,r4,r3
 400b7d0:	18c00003 	ldbu	r3,0(r3)
 400b7d4:	05400804 	movi	r21,32
 400b7d8:	1885883a 	add	r2,r3,r2
 400b7dc:	a8abc83a 	sub	r21,r21,r2
 400b7e0:	a800621e 	bne	r21,zero,400b96c <__udivdi3+0x304>
 400b7e4:	3c00e936 	bltu	r7,r16,400bb8c <__udivdi3+0x524>
 400b7e8:	9985403a 	cmpgeu	r2,r19,r6
 400b7ec:	0007883a 	mov	r3,zero
 400b7f0:	00004506 	br	400b908 <__udivdi3+0x2a0>
 400b7f4:	3000041e 	bne	r6,zero,400b808 <__udivdi3+0x1a0>
 400b7f8:	000b883a 	mov	r5,zero
 400b7fc:	01000044 	movi	r4,1
 400b800:	400c2100 	call	400c210 <__udivsi3>
 400b804:	1023883a 	mov	r17,r2
 400b808:	00bfffd4 	movui	r2,65535
 400b80c:	14404e2e 	bgeu	r2,r17,400b948 <__udivdi3+0x2e0>
 400b810:	00804034 	movhi	r2,256
 400b814:	10bfffc4 	addi	r2,r2,-1
 400b818:	1440d836 	bltu	r2,r17,400bb7c <__udivdi3+0x514>
 400b81c:	00800404 	movi	r2,16
 400b820:	8886d83a 	srl	r3,r17,r2
 400b824:	01010074 	movhi	r4,1025
 400b828:	2113f604 	addi	r4,r4,20440
 400b82c:	20c7883a 	add	r3,r4,r3
 400b830:	18c00003 	ldbu	r3,0(r3)
 400b834:	1885883a 	add	r2,r3,r2
 400b838:	00c00804 	movi	r3,32
 400b83c:	1887c83a 	sub	r3,r3,r2
 400b840:	18008f1e 	bne	r3,zero,400ba80 <__udivdi3+0x418>
 400b844:	882ad43a 	srli	r21,r17,16
 400b848:	8461c83a 	sub	r16,r16,r17
 400b84c:	8d3fffcc 	andi	r20,r17,65535
 400b850:	00c00044 	movi	r3,1
 400b854:	8009883a 	mov	r4,r16
 400b858:	a80b883a 	mov	r5,r21
 400b85c:	d8c00015 	stw	r3,0(sp)
 400b860:	400c2740 	call	400c274 <__umodsi3>
 400b864:	8009883a 	mov	r4,r16
 400b868:	a80b883a 	mov	r5,r21
 400b86c:	1027883a 	mov	r19,r2
 400b870:	400c2100 	call	400c210 <__udivsi3>
 400b874:	9826943a 	slli	r19,r19,16
 400b878:	9008d43a 	srli	r4,r18,16
 400b87c:	1521383a 	mul	r16,r2,r20
 400b880:	102d883a 	mov	r22,r2
 400b884:	24c8b03a 	or	r4,r4,r19
 400b888:	d8c00017 	ldw	r3,0(sp)
 400b88c:	2400052e 	bgeu	r4,r16,400b8a4 <__udivdi3+0x23c>
 400b890:	2449883a 	add	r4,r4,r17
 400b894:	b0bfffc4 	addi	r2,r22,-1
 400b898:	24400136 	bltu	r4,r17,400b8a0 <__udivdi3+0x238>
 400b89c:	2400ca36 	bltu	r4,r16,400bbc8 <__udivdi3+0x560>
 400b8a0:	102d883a 	mov	r22,r2
 400b8a4:	2421c83a 	sub	r16,r4,r16
 400b8a8:	a80b883a 	mov	r5,r21
 400b8ac:	8009883a 	mov	r4,r16
 400b8b0:	d8c00015 	stw	r3,0(sp)
 400b8b4:	400c2740 	call	400c274 <__umodsi3>
 400b8b8:	1027883a 	mov	r19,r2
 400b8bc:	a80b883a 	mov	r5,r21
 400b8c0:	8009883a 	mov	r4,r16
 400b8c4:	400c2100 	call	400c210 <__udivsi3>
 400b8c8:	9826943a 	slli	r19,r19,16
 400b8cc:	1529383a 	mul	r20,r2,r20
 400b8d0:	94bfffcc 	andi	r18,r18,65535
 400b8d4:	94e4b03a 	or	r18,r18,r19
 400b8d8:	d8c00017 	ldw	r3,0(sp)
 400b8dc:	9500052e 	bgeu	r18,r20,400b8f4 <__udivdi3+0x28c>
 400b8e0:	8ca5883a 	add	r18,r17,r18
 400b8e4:	113fffc4 	addi	r4,r2,-1
 400b8e8:	94409736 	bltu	r18,r17,400bb48 <__udivdi3+0x4e0>
 400b8ec:	9500962e 	bgeu	r18,r20,400bb48 <__udivdi3+0x4e0>
 400b8f0:	10bfff84 	addi	r2,r2,-2
 400b8f4:	b00c943a 	slli	r6,r22,16
 400b8f8:	3084b03a 	or	r2,r6,r2
 400b8fc:	00000206 	br	400b908 <__udivdi3+0x2a0>
 400b900:	0007883a 	mov	r3,zero
 400b904:	0005883a 	mov	r2,zero
 400b908:	dfc00a17 	ldw	ra,40(sp)
 400b90c:	df000917 	ldw	fp,36(sp)
 400b910:	ddc00817 	ldw	r23,32(sp)
 400b914:	dd800717 	ldw	r22,28(sp)
 400b918:	dd400617 	ldw	r21,24(sp)
 400b91c:	dd000517 	ldw	r20,20(sp)
 400b920:	dcc00417 	ldw	r19,16(sp)
 400b924:	dc800317 	ldw	r18,12(sp)
 400b928:	dc400217 	ldw	r17,8(sp)
 400b92c:	dc000117 	ldw	r16,4(sp)
 400b930:	dec00b04 	addi	sp,sp,44
 400b934:	f800283a 	ret
 400b938:	00803fc4 	movi	r2,255
 400b93c:	11c5803a 	cmpltu	r2,r2,r7
 400b940:	100490fa 	slli	r2,r2,3
 400b944:	003f9e06 	br	400b7c0 <__reset+0xfa81b7c0>
 400b948:	00803fc4 	movi	r2,255
 400b94c:	1445803a 	cmpltu	r2,r2,r17
 400b950:	100490fa 	slli	r2,r2,3
 400b954:	003fb206 	br	400b820 <__reset+0xfa81b820>
 400b958:	00804034 	movhi	r2,256
 400b95c:	10bfffc4 	addi	r2,r2,-1
 400b960:	11808836 	bltu	r2,r6,400bb84 <__udivdi3+0x51c>
 400b964:	00800404 	movi	r2,16
 400b968:	003f5606 	br	400b6c4 <__reset+0xfa81b6c4>
 400b96c:	30aed83a 	srl	r23,r6,r2
 400b970:	3d4e983a 	sll	r7,r7,r21
 400b974:	80acd83a 	srl	r22,r16,r2
 400b978:	9884d83a 	srl	r2,r19,r2
 400b97c:	3deeb03a 	or	r23,r7,r23
 400b980:	b824d43a 	srli	r18,r23,16
 400b984:	8560983a 	sll	r16,r16,r21
 400b988:	b009883a 	mov	r4,r22
 400b98c:	900b883a 	mov	r5,r18
 400b990:	3568983a 	sll	r20,r6,r21
 400b994:	1420b03a 	or	r16,r2,r16
 400b998:	400c2740 	call	400c274 <__umodsi3>
 400b99c:	b009883a 	mov	r4,r22
 400b9a0:	900b883a 	mov	r5,r18
 400b9a4:	1023883a 	mov	r17,r2
 400b9a8:	400c2100 	call	400c210 <__udivsi3>
 400b9ac:	8808943a 	slli	r4,r17,16
 400b9b0:	bf3fffcc 	andi	fp,r23,65535
 400b9b4:	8006d43a 	srli	r3,r16,16
 400b9b8:	e0a3383a 	mul	r17,fp,r2
 400b9bc:	100d883a 	mov	r6,r2
 400b9c0:	1906b03a 	or	r3,r3,r4
 400b9c4:	1c40042e 	bgeu	r3,r17,400b9d8 <__udivdi3+0x370>
 400b9c8:	1dc7883a 	add	r3,r3,r23
 400b9cc:	10bfffc4 	addi	r2,r2,-1
 400b9d0:	1dc0752e 	bgeu	r3,r23,400bba8 <__udivdi3+0x540>
 400b9d4:	100d883a 	mov	r6,r2
 400b9d8:	1c63c83a 	sub	r17,r3,r17
 400b9dc:	900b883a 	mov	r5,r18
 400b9e0:	8809883a 	mov	r4,r17
 400b9e4:	d9800015 	stw	r6,0(sp)
 400b9e8:	400c2740 	call	400c274 <__umodsi3>
 400b9ec:	102d883a 	mov	r22,r2
 400b9f0:	8809883a 	mov	r4,r17
 400b9f4:	900b883a 	mov	r5,r18
 400b9f8:	400c2100 	call	400c210 <__udivsi3>
 400b9fc:	b02c943a 	slli	r22,r22,16
 400ba00:	e089383a 	mul	r4,fp,r2
 400ba04:	843fffcc 	andi	r16,r16,65535
 400ba08:	85a0b03a 	or	r16,r16,r22
 400ba0c:	d9800017 	ldw	r6,0(sp)
 400ba10:	8100042e 	bgeu	r16,r4,400ba24 <__udivdi3+0x3bc>
 400ba14:	85e1883a 	add	r16,r16,r23
 400ba18:	10ffffc4 	addi	r3,r2,-1
 400ba1c:	85c05e2e 	bgeu	r16,r23,400bb98 <__udivdi3+0x530>
 400ba20:	1805883a 	mov	r2,r3
 400ba24:	300c943a 	slli	r6,r6,16
 400ba28:	a17fffcc 	andi	r5,r20,65535
 400ba2c:	a028d43a 	srli	r20,r20,16
 400ba30:	3084b03a 	or	r2,r6,r2
 400ba34:	10ffffcc 	andi	r3,r2,65535
 400ba38:	100cd43a 	srli	r6,r2,16
 400ba3c:	194f383a 	mul	r7,r3,r5
 400ba40:	1d07383a 	mul	r3,r3,r20
 400ba44:	314b383a 	mul	r5,r6,r5
 400ba48:	3810d43a 	srli	r8,r7,16
 400ba4c:	8121c83a 	sub	r16,r16,r4
 400ba50:	1947883a 	add	r3,r3,r5
 400ba54:	40c7883a 	add	r3,r8,r3
 400ba58:	350d383a 	mul	r6,r6,r20
 400ba5c:	1940022e 	bgeu	r3,r5,400ba68 <__udivdi3+0x400>
 400ba60:	01000074 	movhi	r4,1
 400ba64:	310d883a 	add	r6,r6,r4
 400ba68:	1828d43a 	srli	r20,r3,16
 400ba6c:	a18d883a 	add	r6,r20,r6
 400ba70:	81803e36 	bltu	r16,r6,400bb6c <__udivdi3+0x504>
 400ba74:	81803826 	beq	r16,r6,400bb58 <__udivdi3+0x4f0>
 400ba78:	0007883a 	mov	r3,zero
 400ba7c:	003fa206 	br	400b908 <__reset+0xfa81b908>
 400ba80:	88e2983a 	sll	r17,r17,r3
 400ba84:	80a8d83a 	srl	r20,r16,r2
 400ba88:	80e0983a 	sll	r16,r16,r3
 400ba8c:	882ad43a 	srli	r21,r17,16
 400ba90:	9884d83a 	srl	r2,r19,r2
 400ba94:	a009883a 	mov	r4,r20
 400ba98:	a80b883a 	mov	r5,r21
 400ba9c:	142eb03a 	or	r23,r2,r16
 400baa0:	98e4983a 	sll	r18,r19,r3
 400baa4:	400c2740 	call	400c274 <__umodsi3>
 400baa8:	a009883a 	mov	r4,r20
 400baac:	a80b883a 	mov	r5,r21
 400bab0:	1021883a 	mov	r16,r2
 400bab4:	400c2100 	call	400c210 <__udivsi3>
 400bab8:	1039883a 	mov	fp,r2
 400babc:	8d3fffcc 	andi	r20,r17,65535
 400bac0:	8020943a 	slli	r16,r16,16
 400bac4:	b804d43a 	srli	r2,r23,16
 400bac8:	a72d383a 	mul	r22,r20,fp
 400bacc:	1404b03a 	or	r2,r2,r16
 400bad0:	1580062e 	bgeu	r2,r22,400baec <__udivdi3+0x484>
 400bad4:	1445883a 	add	r2,r2,r17
 400bad8:	e0ffffc4 	addi	r3,fp,-1
 400badc:	14403836 	bltu	r2,r17,400bbc0 <__udivdi3+0x558>
 400bae0:	1580372e 	bgeu	r2,r22,400bbc0 <__udivdi3+0x558>
 400bae4:	e73fff84 	addi	fp,fp,-2
 400bae8:	1445883a 	add	r2,r2,r17
 400baec:	15adc83a 	sub	r22,r2,r22
 400baf0:	a80b883a 	mov	r5,r21
 400baf4:	b009883a 	mov	r4,r22
 400baf8:	400c2740 	call	400c274 <__umodsi3>
 400bafc:	1027883a 	mov	r19,r2
 400bb00:	b009883a 	mov	r4,r22
 400bb04:	a80b883a 	mov	r5,r21
 400bb08:	400c2100 	call	400c210 <__udivsi3>
 400bb0c:	9826943a 	slli	r19,r19,16
 400bb10:	a0a1383a 	mul	r16,r20,r2
 400bb14:	b93fffcc 	andi	r4,r23,65535
 400bb18:	24c8b03a 	or	r4,r4,r19
 400bb1c:	2400062e 	bgeu	r4,r16,400bb38 <__udivdi3+0x4d0>
 400bb20:	2449883a 	add	r4,r4,r17
 400bb24:	10ffffc4 	addi	r3,r2,-1
 400bb28:	24402336 	bltu	r4,r17,400bbb8 <__udivdi3+0x550>
 400bb2c:	2400222e 	bgeu	r4,r16,400bbb8 <__udivdi3+0x550>
 400bb30:	10bfff84 	addi	r2,r2,-2
 400bb34:	2449883a 	add	r4,r4,r17
 400bb38:	e038943a 	slli	fp,fp,16
 400bb3c:	2421c83a 	sub	r16,r4,r16
 400bb40:	e086b03a 	or	r3,fp,r2
 400bb44:	003f4306 	br	400b854 <__reset+0xfa81b854>
 400bb48:	2005883a 	mov	r2,r4
 400bb4c:	003f6906 	br	400b8f4 <__reset+0xfa81b8f4>
 400bb50:	1805883a 	mov	r2,r3
 400bb54:	003f0f06 	br	400b794 <__reset+0xfa81b794>
 400bb58:	1806943a 	slli	r3,r3,16
 400bb5c:	9d66983a 	sll	r19,r19,r21
 400bb60:	39ffffcc 	andi	r7,r7,65535
 400bb64:	19c7883a 	add	r3,r3,r7
 400bb68:	98ffc32e 	bgeu	r19,r3,400ba78 <__reset+0xfa81ba78>
 400bb6c:	10bfffc4 	addi	r2,r2,-1
 400bb70:	003fc106 	br	400ba78 <__reset+0xfa81ba78>
 400bb74:	00800604 	movi	r2,24
 400bb78:	003f1106 	br	400b7c0 <__reset+0xfa81b7c0>
 400bb7c:	00800604 	movi	r2,24
 400bb80:	003f2706 	br	400b820 <__reset+0xfa81b820>
 400bb84:	00800604 	movi	r2,24
 400bb88:	003ece06 	br	400b6c4 <__reset+0xfa81b6c4>
 400bb8c:	0007883a 	mov	r3,zero
 400bb90:	00800044 	movi	r2,1
 400bb94:	003f5c06 	br	400b908 <__reset+0xfa81b908>
 400bb98:	813fa12e 	bgeu	r16,r4,400ba20 <__reset+0xfa81ba20>
 400bb9c:	10bfff84 	addi	r2,r2,-2
 400bba0:	85e1883a 	add	r16,r16,r23
 400bba4:	003f9f06 	br	400ba24 <__reset+0xfa81ba24>
 400bba8:	1c7f8a2e 	bgeu	r3,r17,400b9d4 <__reset+0xfa81b9d4>
 400bbac:	31bfff84 	addi	r6,r6,-2
 400bbb0:	1dc7883a 	add	r3,r3,r23
 400bbb4:	003f8806 	br	400b9d8 <__reset+0xfa81b9d8>
 400bbb8:	1805883a 	mov	r2,r3
 400bbbc:	003fde06 	br	400bb38 <__reset+0xfa81bb38>
 400bbc0:	1839883a 	mov	fp,r3
 400bbc4:	003fc906 	br	400baec <__reset+0xfa81baec>
 400bbc8:	b5bfff84 	addi	r22,r22,-2
 400bbcc:	2449883a 	add	r4,r4,r17
 400bbd0:	003f3406 	br	400b8a4 <__reset+0xfa81b8a4>
 400bbd4:	b5bfff84 	addi	r22,r22,-2
 400bbd8:	1445883a 	add	r2,r2,r17
 400bbdc:	003edb06 	br	400b74c <__reset+0xfa81b74c>

0400bbe0 <__umoddi3>:
 400bbe0:	defff404 	addi	sp,sp,-48
 400bbe4:	df000a15 	stw	fp,40(sp)
 400bbe8:	dc400315 	stw	r17,12(sp)
 400bbec:	dc000215 	stw	r16,8(sp)
 400bbf0:	dfc00b15 	stw	ra,44(sp)
 400bbf4:	ddc00915 	stw	r23,36(sp)
 400bbf8:	dd800815 	stw	r22,32(sp)
 400bbfc:	dd400715 	stw	r21,28(sp)
 400bc00:	dd000615 	stw	r20,24(sp)
 400bc04:	dcc00515 	stw	r19,20(sp)
 400bc08:	dc800415 	stw	r18,16(sp)
 400bc0c:	2021883a 	mov	r16,r4
 400bc10:	2823883a 	mov	r17,r5
 400bc14:	2839883a 	mov	fp,r5
 400bc18:	38003c1e 	bne	r7,zero,400bd0c <__umoddi3+0x12c>
 400bc1c:	3027883a 	mov	r19,r6
 400bc20:	2029883a 	mov	r20,r4
 400bc24:	2980512e 	bgeu	r5,r6,400bd6c <__umoddi3+0x18c>
 400bc28:	00bfffd4 	movui	r2,65535
 400bc2c:	11809a36 	bltu	r2,r6,400be98 <__umoddi3+0x2b8>
 400bc30:	01003fc4 	movi	r4,255
 400bc34:	2189803a 	cmpltu	r4,r4,r6
 400bc38:	200890fa 	slli	r4,r4,3
 400bc3c:	3104d83a 	srl	r2,r6,r4
 400bc40:	00c10074 	movhi	r3,1025
 400bc44:	18d3f604 	addi	r3,r3,20440
 400bc48:	1885883a 	add	r2,r3,r2
 400bc4c:	10c00003 	ldbu	r3,0(r2)
 400bc50:	00800804 	movi	r2,32
 400bc54:	1909883a 	add	r4,r3,r4
 400bc58:	1125c83a 	sub	r18,r2,r4
 400bc5c:	90000526 	beq	r18,zero,400bc74 <__umoddi3+0x94>
 400bc60:	8ca2983a 	sll	r17,r17,r18
 400bc64:	8108d83a 	srl	r4,r16,r4
 400bc68:	34a6983a 	sll	r19,r6,r18
 400bc6c:	84a8983a 	sll	r20,r16,r18
 400bc70:	2478b03a 	or	fp,r4,r17
 400bc74:	982ed43a 	srli	r23,r19,16
 400bc78:	e009883a 	mov	r4,fp
 400bc7c:	9dbfffcc 	andi	r22,r19,65535
 400bc80:	b80b883a 	mov	r5,r23
 400bc84:	400c2740 	call	400c274 <__umodsi3>
 400bc88:	e009883a 	mov	r4,fp
 400bc8c:	b80b883a 	mov	r5,r23
 400bc90:	102b883a 	mov	r21,r2
 400bc94:	400c2100 	call	400c210 <__udivsi3>
 400bc98:	a806943a 	slli	r3,r21,16
 400bc9c:	a008d43a 	srli	r4,r20,16
 400bca0:	b085383a 	mul	r2,r22,r2
 400bca4:	20c8b03a 	or	r4,r4,r3
 400bca8:	2080032e 	bgeu	r4,r2,400bcb8 <__umoddi3+0xd8>
 400bcac:	24c9883a 	add	r4,r4,r19
 400bcb0:	24c00136 	bltu	r4,r19,400bcb8 <__umoddi3+0xd8>
 400bcb4:	20811036 	bltu	r4,r2,400c0f8 <__umoddi3+0x518>
 400bcb8:	20abc83a 	sub	r21,r4,r2
 400bcbc:	b80b883a 	mov	r5,r23
 400bcc0:	a809883a 	mov	r4,r21
 400bcc4:	400c2740 	call	400c274 <__umodsi3>
 400bcc8:	1023883a 	mov	r17,r2
 400bccc:	b80b883a 	mov	r5,r23
 400bcd0:	a809883a 	mov	r4,r21
 400bcd4:	400c2100 	call	400c210 <__udivsi3>
 400bcd8:	8822943a 	slli	r17,r17,16
 400bcdc:	b085383a 	mul	r2,r22,r2
 400bce0:	a0ffffcc 	andi	r3,r20,65535
 400bce4:	1c46b03a 	or	r3,r3,r17
 400bce8:	1880042e 	bgeu	r3,r2,400bcfc <__umoddi3+0x11c>
 400bcec:	1cc7883a 	add	r3,r3,r19
 400bcf0:	1cc00236 	bltu	r3,r19,400bcfc <__umoddi3+0x11c>
 400bcf4:	1880012e 	bgeu	r3,r2,400bcfc <__umoddi3+0x11c>
 400bcf8:	1cc7883a 	add	r3,r3,r19
 400bcfc:	1885c83a 	sub	r2,r3,r2
 400bd00:	1484d83a 	srl	r2,r2,r18
 400bd04:	0007883a 	mov	r3,zero
 400bd08:	00004f06 	br	400be48 <__umoddi3+0x268>
 400bd0c:	29c04c36 	bltu	r5,r7,400be40 <__umoddi3+0x260>
 400bd10:	00bfffd4 	movui	r2,65535
 400bd14:	11c0582e 	bgeu	r2,r7,400be78 <__umoddi3+0x298>
 400bd18:	00804034 	movhi	r2,256
 400bd1c:	10bfffc4 	addi	r2,r2,-1
 400bd20:	11c0e736 	bltu	r2,r7,400c0c0 <__umoddi3+0x4e0>
 400bd24:	01000404 	movi	r4,16
 400bd28:	3904d83a 	srl	r2,r7,r4
 400bd2c:	00c10074 	movhi	r3,1025
 400bd30:	18d3f604 	addi	r3,r3,20440
 400bd34:	1885883a 	add	r2,r3,r2
 400bd38:	14c00003 	ldbu	r19,0(r2)
 400bd3c:	00c00804 	movi	r3,32
 400bd40:	9927883a 	add	r19,r19,r4
 400bd44:	1ce9c83a 	sub	r20,r3,r19
 400bd48:	a000581e 	bne	r20,zero,400beac <__umoddi3+0x2cc>
 400bd4c:	3c400136 	bltu	r7,r17,400bd54 <__umoddi3+0x174>
 400bd50:	8180eb36 	bltu	r16,r6,400c100 <__umoddi3+0x520>
 400bd54:	8185c83a 	sub	r2,r16,r6
 400bd58:	89e3c83a 	sub	r17,r17,r7
 400bd5c:	8089803a 	cmpltu	r4,r16,r2
 400bd60:	8939c83a 	sub	fp,r17,r4
 400bd64:	e007883a 	mov	r3,fp
 400bd68:	00003706 	br	400be48 <__umoddi3+0x268>
 400bd6c:	3000041e 	bne	r6,zero,400bd80 <__umoddi3+0x1a0>
 400bd70:	000b883a 	mov	r5,zero
 400bd74:	01000044 	movi	r4,1
 400bd78:	400c2100 	call	400c210 <__udivsi3>
 400bd7c:	1027883a 	mov	r19,r2
 400bd80:	00bfffd4 	movui	r2,65535
 400bd84:	14c0402e 	bgeu	r2,r19,400be88 <__umoddi3+0x2a8>
 400bd88:	00804034 	movhi	r2,256
 400bd8c:	10bfffc4 	addi	r2,r2,-1
 400bd90:	14c0cd36 	bltu	r2,r19,400c0c8 <__umoddi3+0x4e8>
 400bd94:	00800404 	movi	r2,16
 400bd98:	9886d83a 	srl	r3,r19,r2
 400bd9c:	01010074 	movhi	r4,1025
 400bda0:	2113f604 	addi	r4,r4,20440
 400bda4:	20c7883a 	add	r3,r4,r3
 400bda8:	18c00003 	ldbu	r3,0(r3)
 400bdac:	1887883a 	add	r3,r3,r2
 400bdb0:	00800804 	movi	r2,32
 400bdb4:	10e5c83a 	sub	r18,r2,r3
 400bdb8:	9000901e 	bne	r18,zero,400bffc <__umoddi3+0x41c>
 400bdbc:	982cd43a 	srli	r22,r19,16
 400bdc0:	8ce3c83a 	sub	r17,r17,r19
 400bdc4:	9d7fffcc 	andi	r21,r19,65535
 400bdc8:	b00b883a 	mov	r5,r22
 400bdcc:	8809883a 	mov	r4,r17
 400bdd0:	400c2740 	call	400c274 <__umodsi3>
 400bdd4:	8809883a 	mov	r4,r17
 400bdd8:	b00b883a 	mov	r5,r22
 400bddc:	1021883a 	mov	r16,r2
 400bde0:	400c2100 	call	400c210 <__udivsi3>
 400bde4:	8006943a 	slli	r3,r16,16
 400bde8:	a008d43a 	srli	r4,r20,16
 400bdec:	1545383a 	mul	r2,r2,r21
 400bdf0:	20c8b03a 	or	r4,r4,r3
 400bdf4:	2080042e 	bgeu	r4,r2,400be08 <__umoddi3+0x228>
 400bdf8:	24c9883a 	add	r4,r4,r19
 400bdfc:	24c00236 	bltu	r4,r19,400be08 <__umoddi3+0x228>
 400be00:	2080012e 	bgeu	r4,r2,400be08 <__umoddi3+0x228>
 400be04:	24c9883a 	add	r4,r4,r19
 400be08:	20a1c83a 	sub	r16,r4,r2
 400be0c:	b00b883a 	mov	r5,r22
 400be10:	8009883a 	mov	r4,r16
 400be14:	400c2740 	call	400c274 <__umodsi3>
 400be18:	1023883a 	mov	r17,r2
 400be1c:	b00b883a 	mov	r5,r22
 400be20:	8009883a 	mov	r4,r16
 400be24:	400c2100 	call	400c210 <__udivsi3>
 400be28:	8822943a 	slli	r17,r17,16
 400be2c:	1545383a 	mul	r2,r2,r21
 400be30:	a53fffcc 	andi	r20,r20,65535
 400be34:	a446b03a 	or	r3,r20,r17
 400be38:	18bfb02e 	bgeu	r3,r2,400bcfc <__reset+0xfa81bcfc>
 400be3c:	003fab06 	br	400bcec <__reset+0xfa81bcec>
 400be40:	2005883a 	mov	r2,r4
 400be44:	2807883a 	mov	r3,r5
 400be48:	dfc00b17 	ldw	ra,44(sp)
 400be4c:	df000a17 	ldw	fp,40(sp)
 400be50:	ddc00917 	ldw	r23,36(sp)
 400be54:	dd800817 	ldw	r22,32(sp)
 400be58:	dd400717 	ldw	r21,28(sp)
 400be5c:	dd000617 	ldw	r20,24(sp)
 400be60:	dcc00517 	ldw	r19,20(sp)
 400be64:	dc800417 	ldw	r18,16(sp)
 400be68:	dc400317 	ldw	r17,12(sp)
 400be6c:	dc000217 	ldw	r16,8(sp)
 400be70:	dec00c04 	addi	sp,sp,48
 400be74:	f800283a 	ret
 400be78:	04c03fc4 	movi	r19,255
 400be7c:	99c9803a 	cmpltu	r4,r19,r7
 400be80:	200890fa 	slli	r4,r4,3
 400be84:	003fa806 	br	400bd28 <__reset+0xfa81bd28>
 400be88:	00803fc4 	movi	r2,255
 400be8c:	14c5803a 	cmpltu	r2,r2,r19
 400be90:	100490fa 	slli	r2,r2,3
 400be94:	003fc006 	br	400bd98 <__reset+0xfa81bd98>
 400be98:	00804034 	movhi	r2,256
 400be9c:	10bfffc4 	addi	r2,r2,-1
 400bea0:	11808b36 	bltu	r2,r6,400c0d0 <__umoddi3+0x4f0>
 400bea4:	01000404 	movi	r4,16
 400bea8:	003f6406 	br	400bc3c <__reset+0xfa81bc3c>
 400beac:	34c4d83a 	srl	r2,r6,r19
 400beb0:	3d0e983a 	sll	r7,r7,r20
 400beb4:	8cf8d83a 	srl	fp,r17,r19
 400beb8:	8d10983a 	sll	r8,r17,r20
 400bebc:	38aab03a 	or	r21,r7,r2
 400bec0:	a82cd43a 	srli	r22,r21,16
 400bec4:	84e2d83a 	srl	r17,r16,r19
 400bec8:	e009883a 	mov	r4,fp
 400becc:	b00b883a 	mov	r5,r22
 400bed0:	8a22b03a 	or	r17,r17,r8
 400bed4:	3524983a 	sll	r18,r6,r20
 400bed8:	400c2740 	call	400c274 <__umodsi3>
 400bedc:	e009883a 	mov	r4,fp
 400bee0:	b00b883a 	mov	r5,r22
 400bee4:	102f883a 	mov	r23,r2
 400bee8:	400c2100 	call	400c210 <__udivsi3>
 400beec:	100d883a 	mov	r6,r2
 400bef0:	b808943a 	slli	r4,r23,16
 400bef4:	aa3fffcc 	andi	r8,r21,65535
 400bef8:	8804d43a 	srli	r2,r17,16
 400befc:	41af383a 	mul	r23,r8,r6
 400bf00:	8520983a 	sll	r16,r16,r20
 400bf04:	1104b03a 	or	r2,r2,r4
 400bf08:	15c0042e 	bgeu	r2,r23,400bf1c <__umoddi3+0x33c>
 400bf0c:	1545883a 	add	r2,r2,r21
 400bf10:	30ffffc4 	addi	r3,r6,-1
 400bf14:	1540742e 	bgeu	r2,r21,400c0e8 <__umoddi3+0x508>
 400bf18:	180d883a 	mov	r6,r3
 400bf1c:	15efc83a 	sub	r23,r2,r23
 400bf20:	b00b883a 	mov	r5,r22
 400bf24:	b809883a 	mov	r4,r23
 400bf28:	d9800115 	stw	r6,4(sp)
 400bf2c:	da000015 	stw	r8,0(sp)
 400bf30:	400c2740 	call	400c274 <__umodsi3>
 400bf34:	b00b883a 	mov	r5,r22
 400bf38:	b809883a 	mov	r4,r23
 400bf3c:	1039883a 	mov	fp,r2
 400bf40:	400c2100 	call	400c210 <__udivsi3>
 400bf44:	da000017 	ldw	r8,0(sp)
 400bf48:	e038943a 	slli	fp,fp,16
 400bf4c:	100b883a 	mov	r5,r2
 400bf50:	4089383a 	mul	r4,r8,r2
 400bf54:	8a3fffcc 	andi	r8,r17,65535
 400bf58:	4710b03a 	or	r8,r8,fp
 400bf5c:	d9800117 	ldw	r6,4(sp)
 400bf60:	4100042e 	bgeu	r8,r4,400bf74 <__umoddi3+0x394>
 400bf64:	4551883a 	add	r8,r8,r21
 400bf68:	10bfffc4 	addi	r2,r2,-1
 400bf6c:	45405a2e 	bgeu	r8,r21,400c0d8 <__umoddi3+0x4f8>
 400bf70:	100b883a 	mov	r5,r2
 400bf74:	300c943a 	slli	r6,r6,16
 400bf78:	91ffffcc 	andi	r7,r18,65535
 400bf7c:	9004d43a 	srli	r2,r18,16
 400bf80:	314cb03a 	or	r6,r6,r5
 400bf84:	317fffcc 	andi	r5,r6,65535
 400bf88:	300cd43a 	srli	r6,r6,16
 400bf8c:	29d3383a 	mul	r9,r5,r7
 400bf90:	288b383a 	mul	r5,r5,r2
 400bf94:	31cf383a 	mul	r7,r6,r7
 400bf98:	4806d43a 	srli	r3,r9,16
 400bf9c:	4111c83a 	sub	r8,r8,r4
 400bfa0:	29cb883a 	add	r5,r5,r7
 400bfa4:	194b883a 	add	r5,r3,r5
 400bfa8:	3085383a 	mul	r2,r6,r2
 400bfac:	29c0022e 	bgeu	r5,r7,400bfb8 <__umoddi3+0x3d8>
 400bfb0:	00c00074 	movhi	r3,1
 400bfb4:	10c5883a 	add	r2,r2,r3
 400bfb8:	2808d43a 	srli	r4,r5,16
 400bfbc:	280a943a 	slli	r5,r5,16
 400bfc0:	4a7fffcc 	andi	r9,r9,65535
 400bfc4:	2085883a 	add	r2,r4,r2
 400bfc8:	2a4b883a 	add	r5,r5,r9
 400bfcc:	40803636 	bltu	r8,r2,400c0a8 <__umoddi3+0x4c8>
 400bfd0:	40804d26 	beq	r8,r2,400c108 <__umoddi3+0x528>
 400bfd4:	4089c83a 	sub	r4,r8,r2
 400bfd8:	280f883a 	mov	r7,r5
 400bfdc:	81cfc83a 	sub	r7,r16,r7
 400bfe0:	81c7803a 	cmpltu	r3,r16,r7
 400bfe4:	20c7c83a 	sub	r3,r4,r3
 400bfe8:	1cc4983a 	sll	r2,r3,r19
 400bfec:	3d0ed83a 	srl	r7,r7,r20
 400bff0:	1d06d83a 	srl	r3,r3,r20
 400bff4:	11c4b03a 	or	r2,r2,r7
 400bff8:	003f9306 	br	400be48 <__reset+0xfa81be48>
 400bffc:	9ca6983a 	sll	r19,r19,r18
 400c000:	88e8d83a 	srl	r20,r17,r3
 400c004:	80c4d83a 	srl	r2,r16,r3
 400c008:	982cd43a 	srli	r22,r19,16
 400c00c:	8ca2983a 	sll	r17,r17,r18
 400c010:	a009883a 	mov	r4,r20
 400c014:	b00b883a 	mov	r5,r22
 400c018:	1478b03a 	or	fp,r2,r17
 400c01c:	400c2740 	call	400c274 <__umodsi3>
 400c020:	a009883a 	mov	r4,r20
 400c024:	b00b883a 	mov	r5,r22
 400c028:	1023883a 	mov	r17,r2
 400c02c:	400c2100 	call	400c210 <__udivsi3>
 400c030:	9d7fffcc 	andi	r21,r19,65535
 400c034:	880a943a 	slli	r5,r17,16
 400c038:	e008d43a 	srli	r4,fp,16
 400c03c:	a885383a 	mul	r2,r21,r2
 400c040:	84a8983a 	sll	r20,r16,r18
 400c044:	2148b03a 	or	r4,r4,r5
 400c048:	2080042e 	bgeu	r4,r2,400c05c <__umoddi3+0x47c>
 400c04c:	24c9883a 	add	r4,r4,r19
 400c050:	24c00236 	bltu	r4,r19,400c05c <__umoddi3+0x47c>
 400c054:	2080012e 	bgeu	r4,r2,400c05c <__umoddi3+0x47c>
 400c058:	24c9883a 	add	r4,r4,r19
 400c05c:	20a3c83a 	sub	r17,r4,r2
 400c060:	b00b883a 	mov	r5,r22
 400c064:	8809883a 	mov	r4,r17
 400c068:	400c2740 	call	400c274 <__umodsi3>
 400c06c:	102f883a 	mov	r23,r2
 400c070:	8809883a 	mov	r4,r17
 400c074:	b00b883a 	mov	r5,r22
 400c078:	400c2100 	call	400c210 <__udivsi3>
 400c07c:	b82e943a 	slli	r23,r23,16
 400c080:	a885383a 	mul	r2,r21,r2
 400c084:	e13fffcc 	andi	r4,fp,65535
 400c088:	25c8b03a 	or	r4,r4,r23
 400c08c:	2080042e 	bgeu	r4,r2,400c0a0 <__umoddi3+0x4c0>
 400c090:	24c9883a 	add	r4,r4,r19
 400c094:	24c00236 	bltu	r4,r19,400c0a0 <__umoddi3+0x4c0>
 400c098:	2080012e 	bgeu	r4,r2,400c0a0 <__umoddi3+0x4c0>
 400c09c:	24c9883a 	add	r4,r4,r19
 400c0a0:	20a3c83a 	sub	r17,r4,r2
 400c0a4:	003f4806 	br	400bdc8 <__reset+0xfa81bdc8>
 400c0a8:	2c8fc83a 	sub	r7,r5,r18
 400c0ac:	1545c83a 	sub	r2,r2,r21
 400c0b0:	29cb803a 	cmpltu	r5,r5,r7
 400c0b4:	1145c83a 	sub	r2,r2,r5
 400c0b8:	4089c83a 	sub	r4,r8,r2
 400c0bc:	003fc706 	br	400bfdc <__reset+0xfa81bfdc>
 400c0c0:	01000604 	movi	r4,24
 400c0c4:	003f1806 	br	400bd28 <__reset+0xfa81bd28>
 400c0c8:	00800604 	movi	r2,24
 400c0cc:	003f3206 	br	400bd98 <__reset+0xfa81bd98>
 400c0d0:	01000604 	movi	r4,24
 400c0d4:	003ed906 	br	400bc3c <__reset+0xfa81bc3c>
 400c0d8:	413fa52e 	bgeu	r8,r4,400bf70 <__reset+0xfa81bf70>
 400c0dc:	297fff84 	addi	r5,r5,-2
 400c0e0:	4551883a 	add	r8,r8,r21
 400c0e4:	003fa306 	br	400bf74 <__reset+0xfa81bf74>
 400c0e8:	15ff8b2e 	bgeu	r2,r23,400bf18 <__reset+0xfa81bf18>
 400c0ec:	31bfff84 	addi	r6,r6,-2
 400c0f0:	1545883a 	add	r2,r2,r21
 400c0f4:	003f8906 	br	400bf1c <__reset+0xfa81bf1c>
 400c0f8:	24c9883a 	add	r4,r4,r19
 400c0fc:	003eee06 	br	400bcb8 <__reset+0xfa81bcb8>
 400c100:	8005883a 	mov	r2,r16
 400c104:	003f1706 	br	400bd64 <__reset+0xfa81bd64>
 400c108:	817fe736 	bltu	r16,r5,400c0a8 <__reset+0xfa81c0a8>
 400c10c:	280f883a 	mov	r7,r5
 400c110:	0009883a 	mov	r4,zero
 400c114:	003fb106 	br	400bfdc <__reset+0xfa81bfdc>

0400c118 <__divsi3>:
 400c118:	20001b16 	blt	r4,zero,400c188 <__divsi3+0x70>
 400c11c:	000f883a 	mov	r7,zero
 400c120:	28001616 	blt	r5,zero,400c17c <__divsi3+0x64>
 400c124:	200d883a 	mov	r6,r4
 400c128:	29001a2e 	bgeu	r5,r4,400c194 <__divsi3+0x7c>
 400c12c:	00800804 	movi	r2,32
 400c130:	00c00044 	movi	r3,1
 400c134:	00000106 	br	400c13c <__divsi3+0x24>
 400c138:	10000d26 	beq	r2,zero,400c170 <__divsi3+0x58>
 400c13c:	294b883a 	add	r5,r5,r5
 400c140:	10bfffc4 	addi	r2,r2,-1
 400c144:	18c7883a 	add	r3,r3,r3
 400c148:	293ffb36 	bltu	r5,r4,400c138 <__reset+0xfa81c138>
 400c14c:	0005883a 	mov	r2,zero
 400c150:	18000726 	beq	r3,zero,400c170 <__divsi3+0x58>
 400c154:	0005883a 	mov	r2,zero
 400c158:	31400236 	bltu	r6,r5,400c164 <__divsi3+0x4c>
 400c15c:	314dc83a 	sub	r6,r6,r5
 400c160:	10c4b03a 	or	r2,r2,r3
 400c164:	1806d07a 	srli	r3,r3,1
 400c168:	280ad07a 	srli	r5,r5,1
 400c16c:	183ffa1e 	bne	r3,zero,400c158 <__reset+0xfa81c158>
 400c170:	38000126 	beq	r7,zero,400c178 <__divsi3+0x60>
 400c174:	0085c83a 	sub	r2,zero,r2
 400c178:	f800283a 	ret
 400c17c:	014bc83a 	sub	r5,zero,r5
 400c180:	39c0005c 	xori	r7,r7,1
 400c184:	003fe706 	br	400c124 <__reset+0xfa81c124>
 400c188:	0109c83a 	sub	r4,zero,r4
 400c18c:	01c00044 	movi	r7,1
 400c190:	003fe306 	br	400c120 <__reset+0xfa81c120>
 400c194:	00c00044 	movi	r3,1
 400c198:	003fee06 	br	400c154 <__reset+0xfa81c154>

0400c19c <__modsi3>:
 400c19c:	20001716 	blt	r4,zero,400c1fc <__modsi3+0x60>
 400c1a0:	000f883a 	mov	r7,zero
 400c1a4:	2005883a 	mov	r2,r4
 400c1a8:	28001216 	blt	r5,zero,400c1f4 <__modsi3+0x58>
 400c1ac:	2900162e 	bgeu	r5,r4,400c208 <__modsi3+0x6c>
 400c1b0:	01800804 	movi	r6,32
 400c1b4:	00c00044 	movi	r3,1
 400c1b8:	00000106 	br	400c1c0 <__modsi3+0x24>
 400c1bc:	30000a26 	beq	r6,zero,400c1e8 <__modsi3+0x4c>
 400c1c0:	294b883a 	add	r5,r5,r5
 400c1c4:	31bfffc4 	addi	r6,r6,-1
 400c1c8:	18c7883a 	add	r3,r3,r3
 400c1cc:	293ffb36 	bltu	r5,r4,400c1bc <__reset+0xfa81c1bc>
 400c1d0:	18000526 	beq	r3,zero,400c1e8 <__modsi3+0x4c>
 400c1d4:	1806d07a 	srli	r3,r3,1
 400c1d8:	11400136 	bltu	r2,r5,400c1e0 <__modsi3+0x44>
 400c1dc:	1145c83a 	sub	r2,r2,r5
 400c1e0:	280ad07a 	srli	r5,r5,1
 400c1e4:	183ffb1e 	bne	r3,zero,400c1d4 <__reset+0xfa81c1d4>
 400c1e8:	38000126 	beq	r7,zero,400c1f0 <__modsi3+0x54>
 400c1ec:	0085c83a 	sub	r2,zero,r2
 400c1f0:	f800283a 	ret
 400c1f4:	014bc83a 	sub	r5,zero,r5
 400c1f8:	003fec06 	br	400c1ac <__reset+0xfa81c1ac>
 400c1fc:	0109c83a 	sub	r4,zero,r4
 400c200:	01c00044 	movi	r7,1
 400c204:	003fe706 	br	400c1a4 <__reset+0xfa81c1a4>
 400c208:	00c00044 	movi	r3,1
 400c20c:	003ff106 	br	400c1d4 <__reset+0xfa81c1d4>

0400c210 <__udivsi3>:
 400c210:	200d883a 	mov	r6,r4
 400c214:	2900152e 	bgeu	r5,r4,400c26c <__udivsi3+0x5c>
 400c218:	28001416 	blt	r5,zero,400c26c <__udivsi3+0x5c>
 400c21c:	00800804 	movi	r2,32
 400c220:	00c00044 	movi	r3,1
 400c224:	00000206 	br	400c230 <__udivsi3+0x20>
 400c228:	10000e26 	beq	r2,zero,400c264 <__udivsi3+0x54>
 400c22c:	28000516 	blt	r5,zero,400c244 <__udivsi3+0x34>
 400c230:	294b883a 	add	r5,r5,r5
 400c234:	10bfffc4 	addi	r2,r2,-1
 400c238:	18c7883a 	add	r3,r3,r3
 400c23c:	293ffa36 	bltu	r5,r4,400c228 <__reset+0xfa81c228>
 400c240:	18000826 	beq	r3,zero,400c264 <__udivsi3+0x54>
 400c244:	0005883a 	mov	r2,zero
 400c248:	31400236 	bltu	r6,r5,400c254 <__udivsi3+0x44>
 400c24c:	314dc83a 	sub	r6,r6,r5
 400c250:	10c4b03a 	or	r2,r2,r3
 400c254:	1806d07a 	srli	r3,r3,1
 400c258:	280ad07a 	srli	r5,r5,1
 400c25c:	183ffa1e 	bne	r3,zero,400c248 <__reset+0xfa81c248>
 400c260:	f800283a 	ret
 400c264:	0005883a 	mov	r2,zero
 400c268:	f800283a 	ret
 400c26c:	00c00044 	movi	r3,1
 400c270:	003ff406 	br	400c244 <__reset+0xfa81c244>

0400c274 <__umodsi3>:
 400c274:	2005883a 	mov	r2,r4
 400c278:	2900122e 	bgeu	r5,r4,400c2c4 <__umodsi3+0x50>
 400c27c:	28001116 	blt	r5,zero,400c2c4 <__umodsi3+0x50>
 400c280:	01800804 	movi	r6,32
 400c284:	00c00044 	movi	r3,1
 400c288:	00000206 	br	400c294 <__umodsi3+0x20>
 400c28c:	30000c26 	beq	r6,zero,400c2c0 <__umodsi3+0x4c>
 400c290:	28000516 	blt	r5,zero,400c2a8 <__umodsi3+0x34>
 400c294:	294b883a 	add	r5,r5,r5
 400c298:	31bfffc4 	addi	r6,r6,-1
 400c29c:	18c7883a 	add	r3,r3,r3
 400c2a0:	293ffa36 	bltu	r5,r4,400c28c <__reset+0xfa81c28c>
 400c2a4:	18000626 	beq	r3,zero,400c2c0 <__umodsi3+0x4c>
 400c2a8:	1806d07a 	srli	r3,r3,1
 400c2ac:	11400136 	bltu	r2,r5,400c2b4 <__umodsi3+0x40>
 400c2b0:	1145c83a 	sub	r2,r2,r5
 400c2b4:	280ad07a 	srli	r5,r5,1
 400c2b8:	183ffb1e 	bne	r3,zero,400c2a8 <__reset+0xfa81c2a8>
 400c2bc:	f800283a 	ret
 400c2c0:	f800283a 	ret
 400c2c4:	00c00044 	movi	r3,1
 400c2c8:	003ff706 	br	400c2a8 <__reset+0xfa81c2a8>

0400c2cc <__adddf3>:
 400c2cc:	02c00434 	movhi	r11,16
 400c2d0:	5affffc4 	addi	r11,r11,-1
 400c2d4:	2806d7fa 	srli	r3,r5,31
 400c2d8:	2ad4703a 	and	r10,r5,r11
 400c2dc:	3ad2703a 	and	r9,r7,r11
 400c2e0:	3804d53a 	srli	r2,r7,20
 400c2e4:	3018d77a 	srli	r12,r6,29
 400c2e8:	280ad53a 	srli	r5,r5,20
 400c2ec:	501490fa 	slli	r10,r10,3
 400c2f0:	2010d77a 	srli	r8,r4,29
 400c2f4:	481290fa 	slli	r9,r9,3
 400c2f8:	380ed7fa 	srli	r7,r7,31
 400c2fc:	defffb04 	addi	sp,sp,-20
 400c300:	dc800215 	stw	r18,8(sp)
 400c304:	dc400115 	stw	r17,4(sp)
 400c308:	dc000015 	stw	r16,0(sp)
 400c30c:	dfc00415 	stw	ra,16(sp)
 400c310:	dcc00315 	stw	r19,12(sp)
 400c314:	1c803fcc 	andi	r18,r3,255
 400c318:	2c01ffcc 	andi	r16,r5,2047
 400c31c:	5210b03a 	or	r8,r10,r8
 400c320:	202290fa 	slli	r17,r4,3
 400c324:	1081ffcc 	andi	r2,r2,2047
 400c328:	4b12b03a 	or	r9,r9,r12
 400c32c:	300c90fa 	slli	r6,r6,3
 400c330:	91c07526 	beq	r18,r7,400c508 <__adddf3+0x23c>
 400c334:	8087c83a 	sub	r3,r16,r2
 400c338:	00c0ab0e 	bge	zero,r3,400c5e8 <__adddf3+0x31c>
 400c33c:	10002a1e 	bne	r2,zero,400c3e8 <__adddf3+0x11c>
 400c340:	4984b03a 	or	r2,r9,r6
 400c344:	1000961e 	bne	r2,zero,400c5a0 <__adddf3+0x2d4>
 400c348:	888001cc 	andi	r2,r17,7
 400c34c:	10000726 	beq	r2,zero,400c36c <__adddf3+0xa0>
 400c350:	888003cc 	andi	r2,r17,15
 400c354:	00c00104 	movi	r3,4
 400c358:	10c00426 	beq	r2,r3,400c36c <__adddf3+0xa0>
 400c35c:	88c7883a 	add	r3,r17,r3
 400c360:	1c63803a 	cmpltu	r17,r3,r17
 400c364:	4451883a 	add	r8,r8,r17
 400c368:	1823883a 	mov	r17,r3
 400c36c:	4080202c 	andhi	r2,r8,128
 400c370:	10005926 	beq	r2,zero,400c4d8 <__adddf3+0x20c>
 400c374:	84000044 	addi	r16,r16,1
 400c378:	0081ffc4 	movi	r2,2047
 400c37c:	8080ba26 	beq	r16,r2,400c668 <__adddf3+0x39c>
 400c380:	00bfe034 	movhi	r2,65408
 400c384:	10bfffc4 	addi	r2,r2,-1
 400c388:	4090703a 	and	r8,r8,r2
 400c38c:	4004977a 	slli	r2,r8,29
 400c390:	4010927a 	slli	r8,r8,9
 400c394:	8822d0fa 	srli	r17,r17,3
 400c398:	8401ffcc 	andi	r16,r16,2047
 400c39c:	4010d33a 	srli	r8,r8,12
 400c3a0:	9007883a 	mov	r3,r18
 400c3a4:	1444b03a 	or	r2,r2,r17
 400c3a8:	8401ffcc 	andi	r16,r16,2047
 400c3ac:	8020953a 	slli	r16,r16,20
 400c3b0:	18c03fcc 	andi	r3,r3,255
 400c3b4:	01000434 	movhi	r4,16
 400c3b8:	213fffc4 	addi	r4,r4,-1
 400c3bc:	180697fa 	slli	r3,r3,31
 400c3c0:	4110703a 	and	r8,r8,r4
 400c3c4:	4410b03a 	or	r8,r8,r16
 400c3c8:	40c6b03a 	or	r3,r8,r3
 400c3cc:	dfc00417 	ldw	ra,16(sp)
 400c3d0:	dcc00317 	ldw	r19,12(sp)
 400c3d4:	dc800217 	ldw	r18,8(sp)
 400c3d8:	dc400117 	ldw	r17,4(sp)
 400c3dc:	dc000017 	ldw	r16,0(sp)
 400c3e0:	dec00504 	addi	sp,sp,20
 400c3e4:	f800283a 	ret
 400c3e8:	0081ffc4 	movi	r2,2047
 400c3ec:	80bfd626 	beq	r16,r2,400c348 <__reset+0xfa81c348>
 400c3f0:	4a402034 	orhi	r9,r9,128
 400c3f4:	00800e04 	movi	r2,56
 400c3f8:	10c09f16 	blt	r2,r3,400c678 <__adddf3+0x3ac>
 400c3fc:	008007c4 	movi	r2,31
 400c400:	10c0c216 	blt	r2,r3,400c70c <__adddf3+0x440>
 400c404:	00800804 	movi	r2,32
 400c408:	10c5c83a 	sub	r2,r2,r3
 400c40c:	488a983a 	sll	r5,r9,r2
 400c410:	30c8d83a 	srl	r4,r6,r3
 400c414:	3084983a 	sll	r2,r6,r2
 400c418:	48c6d83a 	srl	r3,r9,r3
 400c41c:	290cb03a 	or	r6,r5,r4
 400c420:	1004c03a 	cmpne	r2,r2,zero
 400c424:	308cb03a 	or	r6,r6,r2
 400c428:	898dc83a 	sub	r6,r17,r6
 400c42c:	89a3803a 	cmpltu	r17,r17,r6
 400c430:	40d1c83a 	sub	r8,r8,r3
 400c434:	4451c83a 	sub	r8,r8,r17
 400c438:	3023883a 	mov	r17,r6
 400c43c:	4080202c 	andhi	r2,r8,128
 400c440:	10002326 	beq	r2,zero,400c4d0 <__adddf3+0x204>
 400c444:	04c02034 	movhi	r19,128
 400c448:	9cffffc4 	addi	r19,r19,-1
 400c44c:	44e6703a 	and	r19,r8,r19
 400c450:	98007626 	beq	r19,zero,400c62c <__adddf3+0x360>
 400c454:	9809883a 	mov	r4,r19
 400c458:	400e8d00 	call	400e8d0 <__clzsi2>
 400c45c:	10fffe04 	addi	r3,r2,-8
 400c460:	010007c4 	movi	r4,31
 400c464:	20c07716 	blt	r4,r3,400c644 <__adddf3+0x378>
 400c468:	00800804 	movi	r2,32
 400c46c:	10c5c83a 	sub	r2,r2,r3
 400c470:	8884d83a 	srl	r2,r17,r2
 400c474:	98d0983a 	sll	r8,r19,r3
 400c478:	88e2983a 	sll	r17,r17,r3
 400c47c:	1204b03a 	or	r2,r2,r8
 400c480:	1c007416 	blt	r3,r16,400c654 <__adddf3+0x388>
 400c484:	1c21c83a 	sub	r16,r3,r16
 400c488:	82000044 	addi	r8,r16,1
 400c48c:	00c007c4 	movi	r3,31
 400c490:	1a009116 	blt	r3,r8,400c6d8 <__adddf3+0x40c>
 400c494:	00c00804 	movi	r3,32
 400c498:	1a07c83a 	sub	r3,r3,r8
 400c49c:	8a08d83a 	srl	r4,r17,r8
 400c4a0:	88e2983a 	sll	r17,r17,r3
 400c4a4:	10c6983a 	sll	r3,r2,r3
 400c4a8:	1210d83a 	srl	r8,r2,r8
 400c4ac:	8804c03a 	cmpne	r2,r17,zero
 400c4b0:	1906b03a 	or	r3,r3,r4
 400c4b4:	18a2b03a 	or	r17,r3,r2
 400c4b8:	0021883a 	mov	r16,zero
 400c4bc:	003fa206 	br	400c348 <__reset+0xfa81c348>
 400c4c0:	1890b03a 	or	r8,r3,r2
 400c4c4:	40017d26 	beq	r8,zero,400cabc <__adddf3+0x7f0>
 400c4c8:	1011883a 	mov	r8,r2
 400c4cc:	1823883a 	mov	r17,r3
 400c4d0:	888001cc 	andi	r2,r17,7
 400c4d4:	103f9e1e 	bne	r2,zero,400c350 <__reset+0xfa81c350>
 400c4d8:	4004977a 	slli	r2,r8,29
 400c4dc:	8822d0fa 	srli	r17,r17,3
 400c4e0:	4010d0fa 	srli	r8,r8,3
 400c4e4:	9007883a 	mov	r3,r18
 400c4e8:	1444b03a 	or	r2,r2,r17
 400c4ec:	0101ffc4 	movi	r4,2047
 400c4f0:	81002426 	beq	r16,r4,400c584 <__adddf3+0x2b8>
 400c4f4:	8120703a 	and	r16,r16,r4
 400c4f8:	01000434 	movhi	r4,16
 400c4fc:	213fffc4 	addi	r4,r4,-1
 400c500:	4110703a 	and	r8,r8,r4
 400c504:	003fa806 	br	400c3a8 <__reset+0xfa81c3a8>
 400c508:	8089c83a 	sub	r4,r16,r2
 400c50c:	01005e0e 	bge	zero,r4,400c688 <__adddf3+0x3bc>
 400c510:	10002b26 	beq	r2,zero,400c5c0 <__adddf3+0x2f4>
 400c514:	0081ffc4 	movi	r2,2047
 400c518:	80bf8b26 	beq	r16,r2,400c348 <__reset+0xfa81c348>
 400c51c:	4a402034 	orhi	r9,r9,128
 400c520:	00800e04 	movi	r2,56
 400c524:	1100a40e 	bge	r2,r4,400c7b8 <__adddf3+0x4ec>
 400c528:	498cb03a 	or	r6,r9,r6
 400c52c:	300ac03a 	cmpne	r5,r6,zero
 400c530:	0013883a 	mov	r9,zero
 400c534:	2c4b883a 	add	r5,r5,r17
 400c538:	2c63803a 	cmpltu	r17,r5,r17
 400c53c:	4a11883a 	add	r8,r9,r8
 400c540:	8a11883a 	add	r8,r17,r8
 400c544:	2823883a 	mov	r17,r5
 400c548:	4080202c 	andhi	r2,r8,128
 400c54c:	103fe026 	beq	r2,zero,400c4d0 <__reset+0xfa81c4d0>
 400c550:	84000044 	addi	r16,r16,1
 400c554:	0081ffc4 	movi	r2,2047
 400c558:	8080d226 	beq	r16,r2,400c8a4 <__adddf3+0x5d8>
 400c55c:	00bfe034 	movhi	r2,65408
 400c560:	10bfffc4 	addi	r2,r2,-1
 400c564:	4090703a 	and	r8,r8,r2
 400c568:	880ad07a 	srli	r5,r17,1
 400c56c:	400897fa 	slli	r4,r8,31
 400c570:	88c0004c 	andi	r3,r17,1
 400c574:	28e2b03a 	or	r17,r5,r3
 400c578:	4010d07a 	srli	r8,r8,1
 400c57c:	2462b03a 	or	r17,r4,r17
 400c580:	003f7106 	br	400c348 <__reset+0xfa81c348>
 400c584:	4088b03a 	or	r4,r8,r2
 400c588:	20014526 	beq	r4,zero,400caa0 <__adddf3+0x7d4>
 400c58c:	01000434 	movhi	r4,16
 400c590:	42000234 	orhi	r8,r8,8
 400c594:	213fffc4 	addi	r4,r4,-1
 400c598:	4110703a 	and	r8,r8,r4
 400c59c:	003f8206 	br	400c3a8 <__reset+0xfa81c3a8>
 400c5a0:	18ffffc4 	addi	r3,r3,-1
 400c5a4:	1800491e 	bne	r3,zero,400c6cc <__adddf3+0x400>
 400c5a8:	898bc83a 	sub	r5,r17,r6
 400c5ac:	8963803a 	cmpltu	r17,r17,r5
 400c5b0:	4251c83a 	sub	r8,r8,r9
 400c5b4:	4451c83a 	sub	r8,r8,r17
 400c5b8:	2823883a 	mov	r17,r5
 400c5bc:	003f9f06 	br	400c43c <__reset+0xfa81c43c>
 400c5c0:	4984b03a 	or	r2,r9,r6
 400c5c4:	103f6026 	beq	r2,zero,400c348 <__reset+0xfa81c348>
 400c5c8:	213fffc4 	addi	r4,r4,-1
 400c5cc:	2000931e 	bne	r4,zero,400c81c <__adddf3+0x550>
 400c5d0:	898d883a 	add	r6,r17,r6
 400c5d4:	3463803a 	cmpltu	r17,r6,r17
 400c5d8:	4251883a 	add	r8,r8,r9
 400c5dc:	8a11883a 	add	r8,r17,r8
 400c5e0:	3023883a 	mov	r17,r6
 400c5e4:	003fd806 	br	400c548 <__reset+0xfa81c548>
 400c5e8:	1800541e 	bne	r3,zero,400c73c <__adddf3+0x470>
 400c5ec:	80800044 	addi	r2,r16,1
 400c5f0:	1081ffcc 	andi	r2,r2,2047
 400c5f4:	00c00044 	movi	r3,1
 400c5f8:	1880a00e 	bge	r3,r2,400c87c <__adddf3+0x5b0>
 400c5fc:	8989c83a 	sub	r4,r17,r6
 400c600:	8905803a 	cmpltu	r2,r17,r4
 400c604:	4267c83a 	sub	r19,r8,r9
 400c608:	98a7c83a 	sub	r19,r19,r2
 400c60c:	9880202c 	andhi	r2,r19,128
 400c610:	10006326 	beq	r2,zero,400c7a0 <__adddf3+0x4d4>
 400c614:	3463c83a 	sub	r17,r6,r17
 400c618:	4a07c83a 	sub	r3,r9,r8
 400c61c:	344d803a 	cmpltu	r6,r6,r17
 400c620:	19a7c83a 	sub	r19,r3,r6
 400c624:	3825883a 	mov	r18,r7
 400c628:	983f8a1e 	bne	r19,zero,400c454 <__reset+0xfa81c454>
 400c62c:	8809883a 	mov	r4,r17
 400c630:	400e8d00 	call	400e8d0 <__clzsi2>
 400c634:	10800804 	addi	r2,r2,32
 400c638:	10fffe04 	addi	r3,r2,-8
 400c63c:	010007c4 	movi	r4,31
 400c640:	20ff890e 	bge	r4,r3,400c468 <__reset+0xfa81c468>
 400c644:	10bff604 	addi	r2,r2,-40
 400c648:	8884983a 	sll	r2,r17,r2
 400c64c:	0023883a 	mov	r17,zero
 400c650:	1c3f8c0e 	bge	r3,r16,400c484 <__reset+0xfa81c484>
 400c654:	023fe034 	movhi	r8,65408
 400c658:	423fffc4 	addi	r8,r8,-1
 400c65c:	80e1c83a 	sub	r16,r16,r3
 400c660:	1210703a 	and	r8,r2,r8
 400c664:	003f3806 	br	400c348 <__reset+0xfa81c348>
 400c668:	9007883a 	mov	r3,r18
 400c66c:	0011883a 	mov	r8,zero
 400c670:	0005883a 	mov	r2,zero
 400c674:	003f4c06 	br	400c3a8 <__reset+0xfa81c3a8>
 400c678:	498cb03a 	or	r6,r9,r6
 400c67c:	300cc03a 	cmpne	r6,r6,zero
 400c680:	0007883a 	mov	r3,zero
 400c684:	003f6806 	br	400c428 <__reset+0xfa81c428>
 400c688:	20009c1e 	bne	r4,zero,400c8fc <__adddf3+0x630>
 400c68c:	80800044 	addi	r2,r16,1
 400c690:	1141ffcc 	andi	r5,r2,2047
 400c694:	01000044 	movi	r4,1
 400c698:	2140670e 	bge	r4,r5,400c838 <__adddf3+0x56c>
 400c69c:	0101ffc4 	movi	r4,2047
 400c6a0:	11007f26 	beq	r2,r4,400c8a0 <__adddf3+0x5d4>
 400c6a4:	898d883a 	add	r6,r17,r6
 400c6a8:	4247883a 	add	r3,r8,r9
 400c6ac:	3451803a 	cmpltu	r8,r6,r17
 400c6b0:	40d1883a 	add	r8,r8,r3
 400c6b4:	402297fa 	slli	r17,r8,31
 400c6b8:	300cd07a 	srli	r6,r6,1
 400c6bc:	4010d07a 	srli	r8,r8,1
 400c6c0:	1021883a 	mov	r16,r2
 400c6c4:	89a2b03a 	or	r17,r17,r6
 400c6c8:	003f1f06 	br	400c348 <__reset+0xfa81c348>
 400c6cc:	0081ffc4 	movi	r2,2047
 400c6d0:	80bf481e 	bne	r16,r2,400c3f4 <__reset+0xfa81c3f4>
 400c6d4:	003f1c06 	br	400c348 <__reset+0xfa81c348>
 400c6d8:	843ff844 	addi	r16,r16,-31
 400c6dc:	01000804 	movi	r4,32
 400c6e0:	1406d83a 	srl	r3,r2,r16
 400c6e4:	41005026 	beq	r8,r4,400c828 <__adddf3+0x55c>
 400c6e8:	01001004 	movi	r4,64
 400c6ec:	2211c83a 	sub	r8,r4,r8
 400c6f0:	1204983a 	sll	r2,r2,r8
 400c6f4:	88a2b03a 	or	r17,r17,r2
 400c6f8:	8822c03a 	cmpne	r17,r17,zero
 400c6fc:	1c62b03a 	or	r17,r3,r17
 400c700:	0011883a 	mov	r8,zero
 400c704:	0021883a 	mov	r16,zero
 400c708:	003f7106 	br	400c4d0 <__reset+0xfa81c4d0>
 400c70c:	193ff804 	addi	r4,r3,-32
 400c710:	00800804 	movi	r2,32
 400c714:	4908d83a 	srl	r4,r9,r4
 400c718:	18804526 	beq	r3,r2,400c830 <__adddf3+0x564>
 400c71c:	00801004 	movi	r2,64
 400c720:	10c5c83a 	sub	r2,r2,r3
 400c724:	4886983a 	sll	r3,r9,r2
 400c728:	198cb03a 	or	r6,r3,r6
 400c72c:	300cc03a 	cmpne	r6,r6,zero
 400c730:	218cb03a 	or	r6,r4,r6
 400c734:	0007883a 	mov	r3,zero
 400c738:	003f3b06 	br	400c428 <__reset+0xfa81c428>
 400c73c:	80002a26 	beq	r16,zero,400c7e8 <__adddf3+0x51c>
 400c740:	0101ffc4 	movi	r4,2047
 400c744:	11006826 	beq	r2,r4,400c8e8 <__adddf3+0x61c>
 400c748:	00c7c83a 	sub	r3,zero,r3
 400c74c:	42002034 	orhi	r8,r8,128
 400c750:	01000e04 	movi	r4,56
 400c754:	20c07c16 	blt	r4,r3,400c948 <__adddf3+0x67c>
 400c758:	010007c4 	movi	r4,31
 400c75c:	20c0da16 	blt	r4,r3,400cac8 <__adddf3+0x7fc>
 400c760:	01000804 	movi	r4,32
 400c764:	20c9c83a 	sub	r4,r4,r3
 400c768:	4114983a 	sll	r10,r8,r4
 400c76c:	88cad83a 	srl	r5,r17,r3
 400c770:	8908983a 	sll	r4,r17,r4
 400c774:	40c6d83a 	srl	r3,r8,r3
 400c778:	5162b03a 	or	r17,r10,r5
 400c77c:	2008c03a 	cmpne	r4,r4,zero
 400c780:	8922b03a 	or	r17,r17,r4
 400c784:	3463c83a 	sub	r17,r6,r17
 400c788:	48c7c83a 	sub	r3,r9,r3
 400c78c:	344d803a 	cmpltu	r6,r6,r17
 400c790:	1991c83a 	sub	r8,r3,r6
 400c794:	1021883a 	mov	r16,r2
 400c798:	3825883a 	mov	r18,r7
 400c79c:	003f2706 	br	400c43c <__reset+0xfa81c43c>
 400c7a0:	24d0b03a 	or	r8,r4,r19
 400c7a4:	40001b1e 	bne	r8,zero,400c814 <__adddf3+0x548>
 400c7a8:	0005883a 	mov	r2,zero
 400c7ac:	0007883a 	mov	r3,zero
 400c7b0:	0021883a 	mov	r16,zero
 400c7b4:	003f4d06 	br	400c4ec <__reset+0xfa81c4ec>
 400c7b8:	008007c4 	movi	r2,31
 400c7bc:	11003c16 	blt	r2,r4,400c8b0 <__adddf3+0x5e4>
 400c7c0:	00800804 	movi	r2,32
 400c7c4:	1105c83a 	sub	r2,r2,r4
 400c7c8:	488e983a 	sll	r7,r9,r2
 400c7cc:	310ad83a 	srl	r5,r6,r4
 400c7d0:	3084983a 	sll	r2,r6,r2
 400c7d4:	4912d83a 	srl	r9,r9,r4
 400c7d8:	394ab03a 	or	r5,r7,r5
 400c7dc:	1004c03a 	cmpne	r2,r2,zero
 400c7e0:	288ab03a 	or	r5,r5,r2
 400c7e4:	003f5306 	br	400c534 <__reset+0xfa81c534>
 400c7e8:	4448b03a 	or	r4,r8,r17
 400c7ec:	20003e26 	beq	r4,zero,400c8e8 <__adddf3+0x61c>
 400c7f0:	00c6303a 	nor	r3,zero,r3
 400c7f4:	18003a1e 	bne	r3,zero,400c8e0 <__adddf3+0x614>
 400c7f8:	3463c83a 	sub	r17,r6,r17
 400c7fc:	4a07c83a 	sub	r3,r9,r8
 400c800:	344d803a 	cmpltu	r6,r6,r17
 400c804:	1991c83a 	sub	r8,r3,r6
 400c808:	1021883a 	mov	r16,r2
 400c80c:	3825883a 	mov	r18,r7
 400c810:	003f0a06 	br	400c43c <__reset+0xfa81c43c>
 400c814:	2023883a 	mov	r17,r4
 400c818:	003f0d06 	br	400c450 <__reset+0xfa81c450>
 400c81c:	0081ffc4 	movi	r2,2047
 400c820:	80bf3f1e 	bne	r16,r2,400c520 <__reset+0xfa81c520>
 400c824:	003ec806 	br	400c348 <__reset+0xfa81c348>
 400c828:	0005883a 	mov	r2,zero
 400c82c:	003fb106 	br	400c6f4 <__reset+0xfa81c6f4>
 400c830:	0007883a 	mov	r3,zero
 400c834:	003fbc06 	br	400c728 <__reset+0xfa81c728>
 400c838:	4444b03a 	or	r2,r8,r17
 400c83c:	8000871e 	bne	r16,zero,400ca5c <__adddf3+0x790>
 400c840:	1000ba26 	beq	r2,zero,400cb2c <__adddf3+0x860>
 400c844:	4984b03a 	or	r2,r9,r6
 400c848:	103ebf26 	beq	r2,zero,400c348 <__reset+0xfa81c348>
 400c84c:	8985883a 	add	r2,r17,r6
 400c850:	4247883a 	add	r3,r8,r9
 400c854:	1451803a 	cmpltu	r8,r2,r17
 400c858:	40d1883a 	add	r8,r8,r3
 400c85c:	40c0202c 	andhi	r3,r8,128
 400c860:	1023883a 	mov	r17,r2
 400c864:	183f1a26 	beq	r3,zero,400c4d0 <__reset+0xfa81c4d0>
 400c868:	00bfe034 	movhi	r2,65408
 400c86c:	10bfffc4 	addi	r2,r2,-1
 400c870:	2021883a 	mov	r16,r4
 400c874:	4090703a 	and	r8,r8,r2
 400c878:	003eb306 	br	400c348 <__reset+0xfa81c348>
 400c87c:	4444b03a 	or	r2,r8,r17
 400c880:	8000291e 	bne	r16,zero,400c928 <__adddf3+0x65c>
 400c884:	10004b1e 	bne	r2,zero,400c9b4 <__adddf3+0x6e8>
 400c888:	4990b03a 	or	r8,r9,r6
 400c88c:	40008b26 	beq	r8,zero,400cabc <__adddf3+0x7f0>
 400c890:	4811883a 	mov	r8,r9
 400c894:	3023883a 	mov	r17,r6
 400c898:	3825883a 	mov	r18,r7
 400c89c:	003eaa06 	br	400c348 <__reset+0xfa81c348>
 400c8a0:	1021883a 	mov	r16,r2
 400c8a4:	0011883a 	mov	r8,zero
 400c8a8:	0005883a 	mov	r2,zero
 400c8ac:	003f0f06 	br	400c4ec <__reset+0xfa81c4ec>
 400c8b0:	217ff804 	addi	r5,r4,-32
 400c8b4:	00800804 	movi	r2,32
 400c8b8:	494ad83a 	srl	r5,r9,r5
 400c8bc:	20807d26 	beq	r4,r2,400cab4 <__adddf3+0x7e8>
 400c8c0:	00801004 	movi	r2,64
 400c8c4:	1109c83a 	sub	r4,r2,r4
 400c8c8:	4912983a 	sll	r9,r9,r4
 400c8cc:	498cb03a 	or	r6,r9,r6
 400c8d0:	300cc03a 	cmpne	r6,r6,zero
 400c8d4:	298ab03a 	or	r5,r5,r6
 400c8d8:	0013883a 	mov	r9,zero
 400c8dc:	003f1506 	br	400c534 <__reset+0xfa81c534>
 400c8e0:	0101ffc4 	movi	r4,2047
 400c8e4:	113f9a1e 	bne	r2,r4,400c750 <__reset+0xfa81c750>
 400c8e8:	4811883a 	mov	r8,r9
 400c8ec:	3023883a 	mov	r17,r6
 400c8f0:	1021883a 	mov	r16,r2
 400c8f4:	3825883a 	mov	r18,r7
 400c8f8:	003e9306 	br	400c348 <__reset+0xfa81c348>
 400c8fc:	8000161e 	bne	r16,zero,400c958 <__adddf3+0x68c>
 400c900:	444ab03a 	or	r5,r8,r17
 400c904:	28005126 	beq	r5,zero,400ca4c <__adddf3+0x780>
 400c908:	0108303a 	nor	r4,zero,r4
 400c90c:	20004d1e 	bne	r4,zero,400ca44 <__adddf3+0x778>
 400c910:	89a3883a 	add	r17,r17,r6
 400c914:	4253883a 	add	r9,r8,r9
 400c918:	898d803a 	cmpltu	r6,r17,r6
 400c91c:	3251883a 	add	r8,r6,r9
 400c920:	1021883a 	mov	r16,r2
 400c924:	003f0806 	br	400c548 <__reset+0xfa81c548>
 400c928:	1000301e 	bne	r2,zero,400c9ec <__adddf3+0x720>
 400c92c:	4984b03a 	or	r2,r9,r6
 400c930:	10007126 	beq	r2,zero,400caf8 <__adddf3+0x82c>
 400c934:	4811883a 	mov	r8,r9
 400c938:	3023883a 	mov	r17,r6
 400c93c:	3825883a 	mov	r18,r7
 400c940:	0401ffc4 	movi	r16,2047
 400c944:	003e8006 	br	400c348 <__reset+0xfa81c348>
 400c948:	4462b03a 	or	r17,r8,r17
 400c94c:	8822c03a 	cmpne	r17,r17,zero
 400c950:	0007883a 	mov	r3,zero
 400c954:	003f8b06 	br	400c784 <__reset+0xfa81c784>
 400c958:	0141ffc4 	movi	r5,2047
 400c95c:	11403b26 	beq	r2,r5,400ca4c <__adddf3+0x780>
 400c960:	0109c83a 	sub	r4,zero,r4
 400c964:	42002034 	orhi	r8,r8,128
 400c968:	01400e04 	movi	r5,56
 400c96c:	29006716 	blt	r5,r4,400cb0c <__adddf3+0x840>
 400c970:	014007c4 	movi	r5,31
 400c974:	29007016 	blt	r5,r4,400cb38 <__adddf3+0x86c>
 400c978:	01400804 	movi	r5,32
 400c97c:	290bc83a 	sub	r5,r5,r4
 400c980:	4154983a 	sll	r10,r8,r5
 400c984:	890ed83a 	srl	r7,r17,r4
 400c988:	894a983a 	sll	r5,r17,r5
 400c98c:	4108d83a 	srl	r4,r8,r4
 400c990:	51e2b03a 	or	r17,r10,r7
 400c994:	280ac03a 	cmpne	r5,r5,zero
 400c998:	8962b03a 	or	r17,r17,r5
 400c99c:	89a3883a 	add	r17,r17,r6
 400c9a0:	2253883a 	add	r9,r4,r9
 400c9a4:	898d803a 	cmpltu	r6,r17,r6
 400c9a8:	3251883a 	add	r8,r6,r9
 400c9ac:	1021883a 	mov	r16,r2
 400c9b0:	003ee506 	br	400c548 <__reset+0xfa81c548>
 400c9b4:	4984b03a 	or	r2,r9,r6
 400c9b8:	103e6326 	beq	r2,zero,400c348 <__reset+0xfa81c348>
 400c9bc:	8987c83a 	sub	r3,r17,r6
 400c9c0:	88c9803a 	cmpltu	r4,r17,r3
 400c9c4:	4245c83a 	sub	r2,r8,r9
 400c9c8:	1105c83a 	sub	r2,r2,r4
 400c9cc:	1100202c 	andhi	r4,r2,128
 400c9d0:	203ebb26 	beq	r4,zero,400c4c0 <__reset+0xfa81c4c0>
 400c9d4:	3463c83a 	sub	r17,r6,r17
 400c9d8:	4a07c83a 	sub	r3,r9,r8
 400c9dc:	344d803a 	cmpltu	r6,r6,r17
 400c9e0:	1991c83a 	sub	r8,r3,r6
 400c9e4:	3825883a 	mov	r18,r7
 400c9e8:	003e5706 	br	400c348 <__reset+0xfa81c348>
 400c9ec:	4984b03a 	or	r2,r9,r6
 400c9f0:	10002e26 	beq	r2,zero,400caac <__adddf3+0x7e0>
 400c9f4:	4004d0fa 	srli	r2,r8,3
 400c9f8:	8822d0fa 	srli	r17,r17,3
 400c9fc:	4010977a 	slli	r8,r8,29
 400ca00:	10c0022c 	andhi	r3,r2,8
 400ca04:	4462b03a 	or	r17,r8,r17
 400ca08:	18000826 	beq	r3,zero,400ca2c <__adddf3+0x760>
 400ca0c:	4808d0fa 	srli	r4,r9,3
 400ca10:	20c0022c 	andhi	r3,r4,8
 400ca14:	1800051e 	bne	r3,zero,400ca2c <__adddf3+0x760>
 400ca18:	300cd0fa 	srli	r6,r6,3
 400ca1c:	4806977a 	slli	r3,r9,29
 400ca20:	2005883a 	mov	r2,r4
 400ca24:	3825883a 	mov	r18,r7
 400ca28:	19a2b03a 	or	r17,r3,r6
 400ca2c:	8810d77a 	srli	r8,r17,29
 400ca30:	100490fa 	slli	r2,r2,3
 400ca34:	882290fa 	slli	r17,r17,3
 400ca38:	0401ffc4 	movi	r16,2047
 400ca3c:	4090b03a 	or	r8,r8,r2
 400ca40:	003e4106 	br	400c348 <__reset+0xfa81c348>
 400ca44:	0141ffc4 	movi	r5,2047
 400ca48:	117fc71e 	bne	r2,r5,400c968 <__reset+0xfa81c968>
 400ca4c:	4811883a 	mov	r8,r9
 400ca50:	3023883a 	mov	r17,r6
 400ca54:	1021883a 	mov	r16,r2
 400ca58:	003e3b06 	br	400c348 <__reset+0xfa81c348>
 400ca5c:	10002f26 	beq	r2,zero,400cb1c <__adddf3+0x850>
 400ca60:	4984b03a 	or	r2,r9,r6
 400ca64:	10001126 	beq	r2,zero,400caac <__adddf3+0x7e0>
 400ca68:	4004d0fa 	srli	r2,r8,3
 400ca6c:	8822d0fa 	srli	r17,r17,3
 400ca70:	4010977a 	slli	r8,r8,29
 400ca74:	10c0022c 	andhi	r3,r2,8
 400ca78:	4462b03a 	or	r17,r8,r17
 400ca7c:	183feb26 	beq	r3,zero,400ca2c <__reset+0xfa81ca2c>
 400ca80:	4808d0fa 	srli	r4,r9,3
 400ca84:	20c0022c 	andhi	r3,r4,8
 400ca88:	183fe81e 	bne	r3,zero,400ca2c <__reset+0xfa81ca2c>
 400ca8c:	300cd0fa 	srli	r6,r6,3
 400ca90:	4806977a 	slli	r3,r9,29
 400ca94:	2005883a 	mov	r2,r4
 400ca98:	19a2b03a 	or	r17,r3,r6
 400ca9c:	003fe306 	br	400ca2c <__reset+0xfa81ca2c>
 400caa0:	0011883a 	mov	r8,zero
 400caa4:	0005883a 	mov	r2,zero
 400caa8:	003e3f06 	br	400c3a8 <__reset+0xfa81c3a8>
 400caac:	0401ffc4 	movi	r16,2047
 400cab0:	003e2506 	br	400c348 <__reset+0xfa81c348>
 400cab4:	0013883a 	mov	r9,zero
 400cab8:	003f8406 	br	400c8cc <__reset+0xfa81c8cc>
 400cabc:	0005883a 	mov	r2,zero
 400cac0:	0007883a 	mov	r3,zero
 400cac4:	003e8906 	br	400c4ec <__reset+0xfa81c4ec>
 400cac8:	197ff804 	addi	r5,r3,-32
 400cacc:	01000804 	movi	r4,32
 400cad0:	414ad83a 	srl	r5,r8,r5
 400cad4:	19002426 	beq	r3,r4,400cb68 <__adddf3+0x89c>
 400cad8:	01001004 	movi	r4,64
 400cadc:	20c7c83a 	sub	r3,r4,r3
 400cae0:	40c6983a 	sll	r3,r8,r3
 400cae4:	1c46b03a 	or	r3,r3,r17
 400cae8:	1806c03a 	cmpne	r3,r3,zero
 400caec:	28e2b03a 	or	r17,r5,r3
 400caf0:	0007883a 	mov	r3,zero
 400caf4:	003f2306 	br	400c784 <__reset+0xfa81c784>
 400caf8:	0007883a 	mov	r3,zero
 400cafc:	5811883a 	mov	r8,r11
 400cb00:	00bfffc4 	movi	r2,-1
 400cb04:	0401ffc4 	movi	r16,2047
 400cb08:	003e7806 	br	400c4ec <__reset+0xfa81c4ec>
 400cb0c:	4462b03a 	or	r17,r8,r17
 400cb10:	8822c03a 	cmpne	r17,r17,zero
 400cb14:	0009883a 	mov	r4,zero
 400cb18:	003fa006 	br	400c99c <__reset+0xfa81c99c>
 400cb1c:	4811883a 	mov	r8,r9
 400cb20:	3023883a 	mov	r17,r6
 400cb24:	0401ffc4 	movi	r16,2047
 400cb28:	003e0706 	br	400c348 <__reset+0xfa81c348>
 400cb2c:	4811883a 	mov	r8,r9
 400cb30:	3023883a 	mov	r17,r6
 400cb34:	003e0406 	br	400c348 <__reset+0xfa81c348>
 400cb38:	21fff804 	addi	r7,r4,-32
 400cb3c:	01400804 	movi	r5,32
 400cb40:	41ced83a 	srl	r7,r8,r7
 400cb44:	21400a26 	beq	r4,r5,400cb70 <__adddf3+0x8a4>
 400cb48:	01401004 	movi	r5,64
 400cb4c:	2909c83a 	sub	r4,r5,r4
 400cb50:	4108983a 	sll	r4,r8,r4
 400cb54:	2448b03a 	or	r4,r4,r17
 400cb58:	2008c03a 	cmpne	r4,r4,zero
 400cb5c:	3922b03a 	or	r17,r7,r4
 400cb60:	0009883a 	mov	r4,zero
 400cb64:	003f8d06 	br	400c99c <__reset+0xfa81c99c>
 400cb68:	0007883a 	mov	r3,zero
 400cb6c:	003fdd06 	br	400cae4 <__reset+0xfa81cae4>
 400cb70:	0009883a 	mov	r4,zero
 400cb74:	003ff706 	br	400cb54 <__reset+0xfa81cb54>

0400cb78 <__divdf3>:
 400cb78:	defff204 	addi	sp,sp,-56
 400cb7c:	dd400915 	stw	r21,36(sp)
 400cb80:	282ad53a 	srli	r21,r5,20
 400cb84:	dd000815 	stw	r20,32(sp)
 400cb88:	2828d7fa 	srli	r20,r5,31
 400cb8c:	dc000415 	stw	r16,16(sp)
 400cb90:	04000434 	movhi	r16,16
 400cb94:	df000c15 	stw	fp,48(sp)
 400cb98:	843fffc4 	addi	r16,r16,-1
 400cb9c:	dfc00d15 	stw	ra,52(sp)
 400cba0:	ddc00b15 	stw	r23,44(sp)
 400cba4:	dd800a15 	stw	r22,40(sp)
 400cba8:	dcc00715 	stw	r19,28(sp)
 400cbac:	dc800615 	stw	r18,24(sp)
 400cbb0:	dc400515 	stw	r17,20(sp)
 400cbb4:	ad41ffcc 	andi	r21,r21,2047
 400cbb8:	2c20703a 	and	r16,r5,r16
 400cbbc:	a7003fcc 	andi	fp,r20,255
 400cbc0:	a8006126 	beq	r21,zero,400cd48 <__divdf3+0x1d0>
 400cbc4:	0081ffc4 	movi	r2,2047
 400cbc8:	2025883a 	mov	r18,r4
 400cbcc:	a8803726 	beq	r21,r2,400ccac <__divdf3+0x134>
 400cbd0:	80800434 	orhi	r2,r16,16
 400cbd4:	100490fa 	slli	r2,r2,3
 400cbd8:	2020d77a 	srli	r16,r4,29
 400cbdc:	202490fa 	slli	r18,r4,3
 400cbe0:	ad7f0044 	addi	r21,r21,-1023
 400cbe4:	80a0b03a 	or	r16,r16,r2
 400cbe8:	0027883a 	mov	r19,zero
 400cbec:	0013883a 	mov	r9,zero
 400cbf0:	3804d53a 	srli	r2,r7,20
 400cbf4:	382cd7fa 	srli	r22,r7,31
 400cbf8:	04400434 	movhi	r17,16
 400cbfc:	8c7fffc4 	addi	r17,r17,-1
 400cc00:	1081ffcc 	andi	r2,r2,2047
 400cc04:	3011883a 	mov	r8,r6
 400cc08:	3c62703a 	and	r17,r7,r17
 400cc0c:	b5c03fcc 	andi	r23,r22,255
 400cc10:	10006c26 	beq	r2,zero,400cdc4 <__divdf3+0x24c>
 400cc14:	00c1ffc4 	movi	r3,2047
 400cc18:	10c06426 	beq	r2,r3,400cdac <__divdf3+0x234>
 400cc1c:	88c00434 	orhi	r3,r17,16
 400cc20:	180690fa 	slli	r3,r3,3
 400cc24:	3022d77a 	srli	r17,r6,29
 400cc28:	301090fa 	slli	r8,r6,3
 400cc2c:	10bf0044 	addi	r2,r2,-1023
 400cc30:	88e2b03a 	or	r17,r17,r3
 400cc34:	000f883a 	mov	r7,zero
 400cc38:	a58cf03a 	xor	r6,r20,r22
 400cc3c:	3cc8b03a 	or	r4,r7,r19
 400cc40:	a8abc83a 	sub	r21,r21,r2
 400cc44:	008003c4 	movi	r2,15
 400cc48:	3007883a 	mov	r3,r6
 400cc4c:	34c03fcc 	andi	r19,r6,255
 400cc50:	11009036 	bltu	r2,r4,400ce94 <__divdf3+0x31c>
 400cc54:	200890ba 	slli	r4,r4,2
 400cc58:	00810074 	movhi	r2,1025
 400cc5c:	10b31b04 	addi	r2,r2,-13204
 400cc60:	2089883a 	add	r4,r4,r2
 400cc64:	20800017 	ldw	r2,0(r4)
 400cc68:	1000683a 	jmp	r2
 400cc6c:	0400ce94 	movui	r16,826
 400cc70:	0400cce4 	muli	r16,zero,819
 400cc74:	0400ce84 	movi	r16,826
 400cc78:	0400ccd8 	cmpnei	r16,zero,819
 400cc7c:	0400ce84 	movi	r16,826
 400cc80:	0400ce58 	cmpnei	r16,zero,825
 400cc84:	0400ce84 	movi	r16,826
 400cc88:	0400ccd8 	cmpnei	r16,zero,819
 400cc8c:	0400cce4 	muli	r16,zero,819
 400cc90:	0400cce4 	muli	r16,zero,819
 400cc94:	0400ce58 	cmpnei	r16,zero,825
 400cc98:	0400ccd8 	cmpnei	r16,zero,819
 400cc9c:	0400ccc8 	cmpgei	r16,zero,819
 400cca0:	0400ccc8 	cmpgei	r16,zero,819
 400cca4:	0400ccc8 	cmpgei	r16,zero,819
 400cca8:	0400d178 	rdprs	r16,zero,837
 400ccac:	2404b03a 	or	r2,r4,r16
 400ccb0:	1000661e 	bne	r2,zero,400ce4c <__divdf3+0x2d4>
 400ccb4:	04c00204 	movi	r19,8
 400ccb8:	0021883a 	mov	r16,zero
 400ccbc:	0025883a 	mov	r18,zero
 400ccc0:	02400084 	movi	r9,2
 400ccc4:	003fca06 	br	400cbf0 <__reset+0xfa81cbf0>
 400ccc8:	8023883a 	mov	r17,r16
 400cccc:	9011883a 	mov	r8,r18
 400ccd0:	e02f883a 	mov	r23,fp
 400ccd4:	480f883a 	mov	r7,r9
 400ccd8:	00800084 	movi	r2,2
 400ccdc:	3881311e 	bne	r7,r2,400d1a4 <__divdf3+0x62c>
 400cce0:	b827883a 	mov	r19,r23
 400cce4:	98c0004c 	andi	r3,r19,1
 400cce8:	0081ffc4 	movi	r2,2047
 400ccec:	000b883a 	mov	r5,zero
 400ccf0:	0025883a 	mov	r18,zero
 400ccf4:	1004953a 	slli	r2,r2,20
 400ccf8:	18c03fcc 	andi	r3,r3,255
 400ccfc:	04400434 	movhi	r17,16
 400cd00:	8c7fffc4 	addi	r17,r17,-1
 400cd04:	180697fa 	slli	r3,r3,31
 400cd08:	2c4a703a 	and	r5,r5,r17
 400cd0c:	288ab03a 	or	r5,r5,r2
 400cd10:	28c6b03a 	or	r3,r5,r3
 400cd14:	9005883a 	mov	r2,r18
 400cd18:	dfc00d17 	ldw	ra,52(sp)
 400cd1c:	df000c17 	ldw	fp,48(sp)
 400cd20:	ddc00b17 	ldw	r23,44(sp)
 400cd24:	dd800a17 	ldw	r22,40(sp)
 400cd28:	dd400917 	ldw	r21,36(sp)
 400cd2c:	dd000817 	ldw	r20,32(sp)
 400cd30:	dcc00717 	ldw	r19,28(sp)
 400cd34:	dc800617 	ldw	r18,24(sp)
 400cd38:	dc400517 	ldw	r17,20(sp)
 400cd3c:	dc000417 	ldw	r16,16(sp)
 400cd40:	dec00e04 	addi	sp,sp,56
 400cd44:	f800283a 	ret
 400cd48:	2404b03a 	or	r2,r4,r16
 400cd4c:	2027883a 	mov	r19,r4
 400cd50:	10003926 	beq	r2,zero,400ce38 <__divdf3+0x2c0>
 400cd54:	80012e26 	beq	r16,zero,400d210 <__divdf3+0x698>
 400cd58:	8009883a 	mov	r4,r16
 400cd5c:	d9800315 	stw	r6,12(sp)
 400cd60:	d9c00215 	stw	r7,8(sp)
 400cd64:	400e8d00 	call	400e8d0 <__clzsi2>
 400cd68:	d9800317 	ldw	r6,12(sp)
 400cd6c:	d9c00217 	ldw	r7,8(sp)
 400cd70:	113ffd44 	addi	r4,r2,-11
 400cd74:	00c00704 	movi	r3,28
 400cd78:	19012116 	blt	r3,r4,400d200 <__divdf3+0x688>
 400cd7c:	00c00744 	movi	r3,29
 400cd80:	147ffe04 	addi	r17,r2,-8
 400cd84:	1907c83a 	sub	r3,r3,r4
 400cd88:	8460983a 	sll	r16,r16,r17
 400cd8c:	98c6d83a 	srl	r3,r19,r3
 400cd90:	9c64983a 	sll	r18,r19,r17
 400cd94:	1c20b03a 	or	r16,r3,r16
 400cd98:	1080fcc4 	addi	r2,r2,1011
 400cd9c:	00abc83a 	sub	r21,zero,r2
 400cda0:	0027883a 	mov	r19,zero
 400cda4:	0013883a 	mov	r9,zero
 400cda8:	003f9106 	br	400cbf0 <__reset+0xfa81cbf0>
 400cdac:	3446b03a 	or	r3,r6,r17
 400cdb0:	18001f1e 	bne	r3,zero,400ce30 <__divdf3+0x2b8>
 400cdb4:	0023883a 	mov	r17,zero
 400cdb8:	0011883a 	mov	r8,zero
 400cdbc:	01c00084 	movi	r7,2
 400cdc0:	003f9d06 	br	400cc38 <__reset+0xfa81cc38>
 400cdc4:	3446b03a 	or	r3,r6,r17
 400cdc8:	18001526 	beq	r3,zero,400ce20 <__divdf3+0x2a8>
 400cdcc:	88011b26 	beq	r17,zero,400d23c <__divdf3+0x6c4>
 400cdd0:	8809883a 	mov	r4,r17
 400cdd4:	d9800315 	stw	r6,12(sp)
 400cdd8:	da400115 	stw	r9,4(sp)
 400cddc:	400e8d00 	call	400e8d0 <__clzsi2>
 400cde0:	d9800317 	ldw	r6,12(sp)
 400cde4:	da400117 	ldw	r9,4(sp)
 400cde8:	113ffd44 	addi	r4,r2,-11
 400cdec:	00c00704 	movi	r3,28
 400cdf0:	19010e16 	blt	r3,r4,400d22c <__divdf3+0x6b4>
 400cdf4:	00c00744 	movi	r3,29
 400cdf8:	123ffe04 	addi	r8,r2,-8
 400cdfc:	1907c83a 	sub	r3,r3,r4
 400ce00:	8a22983a 	sll	r17,r17,r8
 400ce04:	30c6d83a 	srl	r3,r6,r3
 400ce08:	3210983a 	sll	r8,r6,r8
 400ce0c:	1c62b03a 	or	r17,r3,r17
 400ce10:	1080fcc4 	addi	r2,r2,1011
 400ce14:	0085c83a 	sub	r2,zero,r2
 400ce18:	000f883a 	mov	r7,zero
 400ce1c:	003f8606 	br	400cc38 <__reset+0xfa81cc38>
 400ce20:	0023883a 	mov	r17,zero
 400ce24:	0011883a 	mov	r8,zero
 400ce28:	01c00044 	movi	r7,1
 400ce2c:	003f8206 	br	400cc38 <__reset+0xfa81cc38>
 400ce30:	01c000c4 	movi	r7,3
 400ce34:	003f8006 	br	400cc38 <__reset+0xfa81cc38>
 400ce38:	04c00104 	movi	r19,4
 400ce3c:	0021883a 	mov	r16,zero
 400ce40:	0025883a 	mov	r18,zero
 400ce44:	02400044 	movi	r9,1
 400ce48:	003f6906 	br	400cbf0 <__reset+0xfa81cbf0>
 400ce4c:	04c00304 	movi	r19,12
 400ce50:	024000c4 	movi	r9,3
 400ce54:	003f6606 	br	400cbf0 <__reset+0xfa81cbf0>
 400ce58:	01400434 	movhi	r5,16
 400ce5c:	0007883a 	mov	r3,zero
 400ce60:	297fffc4 	addi	r5,r5,-1
 400ce64:	04bfffc4 	movi	r18,-1
 400ce68:	0081ffc4 	movi	r2,2047
 400ce6c:	003fa106 	br	400ccf4 <__reset+0xfa81ccf4>
 400ce70:	00c00044 	movi	r3,1
 400ce74:	1887c83a 	sub	r3,r3,r2
 400ce78:	01000e04 	movi	r4,56
 400ce7c:	20c1210e 	bge	r4,r3,400d304 <__divdf3+0x78c>
 400ce80:	98c0004c 	andi	r3,r19,1
 400ce84:	0005883a 	mov	r2,zero
 400ce88:	000b883a 	mov	r5,zero
 400ce8c:	0025883a 	mov	r18,zero
 400ce90:	003f9806 	br	400ccf4 <__reset+0xfa81ccf4>
 400ce94:	8c00fd36 	bltu	r17,r16,400d28c <__divdf3+0x714>
 400ce98:	8440fb26 	beq	r16,r17,400d288 <__divdf3+0x710>
 400ce9c:	8007883a 	mov	r3,r16
 400cea0:	ad7fffc4 	addi	r21,r21,-1
 400cea4:	0021883a 	mov	r16,zero
 400cea8:	4004d63a 	srli	r2,r8,24
 400ceac:	8822923a 	slli	r17,r17,8
 400ceb0:	1809883a 	mov	r4,r3
 400ceb4:	402c923a 	slli	r22,r8,8
 400ceb8:	88b8b03a 	or	fp,r17,r2
 400cebc:	e028d43a 	srli	r20,fp,16
 400cec0:	d8c00015 	stw	r3,0(sp)
 400cec4:	e5ffffcc 	andi	r23,fp,65535
 400cec8:	a00b883a 	mov	r5,r20
 400cecc:	400c2100 	call	400c210 <__udivsi3>
 400ced0:	d8c00017 	ldw	r3,0(sp)
 400ced4:	a00b883a 	mov	r5,r20
 400ced8:	d8800315 	stw	r2,12(sp)
 400cedc:	1809883a 	mov	r4,r3
 400cee0:	400c2740 	call	400c274 <__umodsi3>
 400cee4:	d9800317 	ldw	r6,12(sp)
 400cee8:	1006943a 	slli	r3,r2,16
 400ceec:	9004d43a 	srli	r2,r18,16
 400cef0:	b9a3383a 	mul	r17,r23,r6
 400cef4:	10c4b03a 	or	r2,r2,r3
 400cef8:	1440062e 	bgeu	r2,r17,400cf14 <__divdf3+0x39c>
 400cefc:	1705883a 	add	r2,r2,fp
 400cf00:	30ffffc4 	addi	r3,r6,-1
 400cf04:	1700ee36 	bltu	r2,fp,400d2c0 <__divdf3+0x748>
 400cf08:	1440ed2e 	bgeu	r2,r17,400d2c0 <__divdf3+0x748>
 400cf0c:	31bfff84 	addi	r6,r6,-2
 400cf10:	1705883a 	add	r2,r2,fp
 400cf14:	1463c83a 	sub	r17,r2,r17
 400cf18:	a00b883a 	mov	r5,r20
 400cf1c:	8809883a 	mov	r4,r17
 400cf20:	d9800315 	stw	r6,12(sp)
 400cf24:	400c2100 	call	400c210 <__udivsi3>
 400cf28:	a00b883a 	mov	r5,r20
 400cf2c:	8809883a 	mov	r4,r17
 400cf30:	d8800215 	stw	r2,8(sp)
 400cf34:	400c2740 	call	400c274 <__umodsi3>
 400cf38:	d9c00217 	ldw	r7,8(sp)
 400cf3c:	1004943a 	slli	r2,r2,16
 400cf40:	94bfffcc 	andi	r18,r18,65535
 400cf44:	b9d1383a 	mul	r8,r23,r7
 400cf48:	90a4b03a 	or	r18,r18,r2
 400cf4c:	d9800317 	ldw	r6,12(sp)
 400cf50:	9200062e 	bgeu	r18,r8,400cf6c <__divdf3+0x3f4>
 400cf54:	9725883a 	add	r18,r18,fp
 400cf58:	38bfffc4 	addi	r2,r7,-1
 400cf5c:	9700d636 	bltu	r18,fp,400d2b8 <__divdf3+0x740>
 400cf60:	9200d52e 	bgeu	r18,r8,400d2b8 <__divdf3+0x740>
 400cf64:	39ffff84 	addi	r7,r7,-2
 400cf68:	9725883a 	add	r18,r18,fp
 400cf6c:	3004943a 	slli	r2,r6,16
 400cf70:	b012d43a 	srli	r9,r22,16
 400cf74:	b1bfffcc 	andi	r6,r22,65535
 400cf78:	11e2b03a 	or	r17,r2,r7
 400cf7c:	8806d43a 	srli	r3,r17,16
 400cf80:	893fffcc 	andi	r4,r17,65535
 400cf84:	218b383a 	mul	r5,r4,r6
 400cf88:	30c5383a 	mul	r2,r6,r3
 400cf8c:	2249383a 	mul	r4,r4,r9
 400cf90:	280ed43a 	srli	r7,r5,16
 400cf94:	9225c83a 	sub	r18,r18,r8
 400cf98:	2089883a 	add	r4,r4,r2
 400cf9c:	3909883a 	add	r4,r7,r4
 400cfa0:	1a47383a 	mul	r3,r3,r9
 400cfa4:	2080022e 	bgeu	r4,r2,400cfb0 <__divdf3+0x438>
 400cfa8:	00800074 	movhi	r2,1
 400cfac:	1887883a 	add	r3,r3,r2
 400cfb0:	2004d43a 	srli	r2,r4,16
 400cfb4:	2008943a 	slli	r4,r4,16
 400cfb8:	297fffcc 	andi	r5,r5,65535
 400cfbc:	10c7883a 	add	r3,r2,r3
 400cfc0:	2149883a 	add	r4,r4,r5
 400cfc4:	90c0a536 	bltu	r18,r3,400d25c <__divdf3+0x6e4>
 400cfc8:	90c0bf26 	beq	r18,r3,400d2c8 <__divdf3+0x750>
 400cfcc:	90c7c83a 	sub	r3,r18,r3
 400cfd0:	810fc83a 	sub	r7,r16,r4
 400cfd4:	81e5803a 	cmpltu	r18,r16,r7
 400cfd8:	1ca5c83a 	sub	r18,r3,r18
 400cfdc:	e480c126 	beq	fp,r18,400d2e4 <__divdf3+0x76c>
 400cfe0:	a00b883a 	mov	r5,r20
 400cfe4:	9009883a 	mov	r4,r18
 400cfe8:	d9800315 	stw	r6,12(sp)
 400cfec:	d9c00215 	stw	r7,8(sp)
 400cff0:	da400115 	stw	r9,4(sp)
 400cff4:	400c2100 	call	400c210 <__udivsi3>
 400cff8:	a00b883a 	mov	r5,r20
 400cffc:	9009883a 	mov	r4,r18
 400d000:	d8800015 	stw	r2,0(sp)
 400d004:	400c2740 	call	400c274 <__umodsi3>
 400d008:	d9c00217 	ldw	r7,8(sp)
 400d00c:	da000017 	ldw	r8,0(sp)
 400d010:	1006943a 	slli	r3,r2,16
 400d014:	3804d43a 	srli	r2,r7,16
 400d018:	ba21383a 	mul	r16,r23,r8
 400d01c:	d9800317 	ldw	r6,12(sp)
 400d020:	10c4b03a 	or	r2,r2,r3
 400d024:	da400117 	ldw	r9,4(sp)
 400d028:	1400062e 	bgeu	r2,r16,400d044 <__divdf3+0x4cc>
 400d02c:	1705883a 	add	r2,r2,fp
 400d030:	40ffffc4 	addi	r3,r8,-1
 400d034:	1700ad36 	bltu	r2,fp,400d2ec <__divdf3+0x774>
 400d038:	1400ac2e 	bgeu	r2,r16,400d2ec <__divdf3+0x774>
 400d03c:	423fff84 	addi	r8,r8,-2
 400d040:	1705883a 	add	r2,r2,fp
 400d044:	1421c83a 	sub	r16,r2,r16
 400d048:	a00b883a 	mov	r5,r20
 400d04c:	8009883a 	mov	r4,r16
 400d050:	d9800315 	stw	r6,12(sp)
 400d054:	d9c00215 	stw	r7,8(sp)
 400d058:	da000015 	stw	r8,0(sp)
 400d05c:	da400115 	stw	r9,4(sp)
 400d060:	400c2100 	call	400c210 <__udivsi3>
 400d064:	8009883a 	mov	r4,r16
 400d068:	a00b883a 	mov	r5,r20
 400d06c:	1025883a 	mov	r18,r2
 400d070:	400c2740 	call	400c274 <__umodsi3>
 400d074:	d9c00217 	ldw	r7,8(sp)
 400d078:	1004943a 	slli	r2,r2,16
 400d07c:	bcaf383a 	mul	r23,r23,r18
 400d080:	393fffcc 	andi	r4,r7,65535
 400d084:	2088b03a 	or	r4,r4,r2
 400d088:	d9800317 	ldw	r6,12(sp)
 400d08c:	da000017 	ldw	r8,0(sp)
 400d090:	da400117 	ldw	r9,4(sp)
 400d094:	25c0062e 	bgeu	r4,r23,400d0b0 <__divdf3+0x538>
 400d098:	2709883a 	add	r4,r4,fp
 400d09c:	90bfffc4 	addi	r2,r18,-1
 400d0a0:	27009436 	bltu	r4,fp,400d2f4 <__divdf3+0x77c>
 400d0a4:	25c0932e 	bgeu	r4,r23,400d2f4 <__divdf3+0x77c>
 400d0a8:	94bfff84 	addi	r18,r18,-2
 400d0ac:	2709883a 	add	r4,r4,fp
 400d0b0:	4004943a 	slli	r2,r8,16
 400d0b4:	25efc83a 	sub	r23,r4,r23
 400d0b8:	1490b03a 	or	r8,r2,r18
 400d0bc:	4008d43a 	srli	r4,r8,16
 400d0c0:	40ffffcc 	andi	r3,r8,65535
 400d0c4:	30c5383a 	mul	r2,r6,r3
 400d0c8:	1a47383a 	mul	r3,r3,r9
 400d0cc:	310d383a 	mul	r6,r6,r4
 400d0d0:	100ad43a 	srli	r5,r2,16
 400d0d4:	4913383a 	mul	r9,r9,r4
 400d0d8:	1987883a 	add	r3,r3,r6
 400d0dc:	28c7883a 	add	r3,r5,r3
 400d0e0:	1980022e 	bgeu	r3,r6,400d0ec <__divdf3+0x574>
 400d0e4:	01000074 	movhi	r4,1
 400d0e8:	4913883a 	add	r9,r9,r4
 400d0ec:	1808d43a 	srli	r4,r3,16
 400d0f0:	1806943a 	slli	r3,r3,16
 400d0f4:	10bfffcc 	andi	r2,r2,65535
 400d0f8:	2253883a 	add	r9,r4,r9
 400d0fc:	1887883a 	add	r3,r3,r2
 400d100:	ba403836 	bltu	r23,r9,400d1e4 <__divdf3+0x66c>
 400d104:	ba403626 	beq	r23,r9,400d1e0 <__divdf3+0x668>
 400d108:	42000054 	ori	r8,r8,1
 400d10c:	a880ffc4 	addi	r2,r21,1023
 400d110:	00bf570e 	bge	zero,r2,400ce70 <__reset+0xfa81ce70>
 400d114:	40c001cc 	andi	r3,r8,7
 400d118:	18000726 	beq	r3,zero,400d138 <__divdf3+0x5c0>
 400d11c:	40c003cc 	andi	r3,r8,15
 400d120:	01000104 	movi	r4,4
 400d124:	19000426 	beq	r3,r4,400d138 <__divdf3+0x5c0>
 400d128:	4107883a 	add	r3,r8,r4
 400d12c:	1a11803a 	cmpltu	r8,r3,r8
 400d130:	8a23883a 	add	r17,r17,r8
 400d134:	1811883a 	mov	r8,r3
 400d138:	88c0402c 	andhi	r3,r17,256
 400d13c:	18000426 	beq	r3,zero,400d150 <__divdf3+0x5d8>
 400d140:	00ffc034 	movhi	r3,65280
 400d144:	18ffffc4 	addi	r3,r3,-1
 400d148:	a8810004 	addi	r2,r21,1024
 400d14c:	88e2703a 	and	r17,r17,r3
 400d150:	00c1ff84 	movi	r3,2046
 400d154:	18bee316 	blt	r3,r2,400cce4 <__reset+0xfa81cce4>
 400d158:	8824977a 	slli	r18,r17,29
 400d15c:	4010d0fa 	srli	r8,r8,3
 400d160:	8822927a 	slli	r17,r17,9
 400d164:	1081ffcc 	andi	r2,r2,2047
 400d168:	9224b03a 	or	r18,r18,r8
 400d16c:	880ad33a 	srli	r5,r17,12
 400d170:	98c0004c 	andi	r3,r19,1
 400d174:	003edf06 	br	400ccf4 <__reset+0xfa81ccf4>
 400d178:	8080022c 	andhi	r2,r16,8
 400d17c:	10001226 	beq	r2,zero,400d1c8 <__divdf3+0x650>
 400d180:	8880022c 	andhi	r2,r17,8
 400d184:	1000101e 	bne	r2,zero,400d1c8 <__divdf3+0x650>
 400d188:	00800434 	movhi	r2,16
 400d18c:	89400234 	orhi	r5,r17,8
 400d190:	10bfffc4 	addi	r2,r2,-1
 400d194:	b007883a 	mov	r3,r22
 400d198:	288a703a 	and	r5,r5,r2
 400d19c:	4025883a 	mov	r18,r8
 400d1a0:	003f3106 	br	400ce68 <__reset+0xfa81ce68>
 400d1a4:	008000c4 	movi	r2,3
 400d1a8:	3880a626 	beq	r7,r2,400d444 <__divdf3+0x8cc>
 400d1ac:	00800044 	movi	r2,1
 400d1b0:	3880521e 	bne	r7,r2,400d2fc <__divdf3+0x784>
 400d1b4:	b807883a 	mov	r3,r23
 400d1b8:	0005883a 	mov	r2,zero
 400d1bc:	000b883a 	mov	r5,zero
 400d1c0:	0025883a 	mov	r18,zero
 400d1c4:	003ecb06 	br	400ccf4 <__reset+0xfa81ccf4>
 400d1c8:	00800434 	movhi	r2,16
 400d1cc:	81400234 	orhi	r5,r16,8
 400d1d0:	10bfffc4 	addi	r2,r2,-1
 400d1d4:	a007883a 	mov	r3,r20
 400d1d8:	288a703a 	and	r5,r5,r2
 400d1dc:	003f2206 	br	400ce68 <__reset+0xfa81ce68>
 400d1e0:	183fca26 	beq	r3,zero,400d10c <__reset+0xfa81d10c>
 400d1e4:	e5ef883a 	add	r23,fp,r23
 400d1e8:	40bfffc4 	addi	r2,r8,-1
 400d1ec:	bf00392e 	bgeu	r23,fp,400d2d4 <__divdf3+0x75c>
 400d1f0:	1011883a 	mov	r8,r2
 400d1f4:	ba7fc41e 	bne	r23,r9,400d108 <__reset+0xfa81d108>
 400d1f8:	b0ffc31e 	bne	r22,r3,400d108 <__reset+0xfa81d108>
 400d1fc:	003fc306 	br	400d10c <__reset+0xfa81d10c>
 400d200:	143ff604 	addi	r16,r2,-40
 400d204:	9c20983a 	sll	r16,r19,r16
 400d208:	0025883a 	mov	r18,zero
 400d20c:	003ee206 	br	400cd98 <__reset+0xfa81cd98>
 400d210:	d9800315 	stw	r6,12(sp)
 400d214:	d9c00215 	stw	r7,8(sp)
 400d218:	400e8d00 	call	400e8d0 <__clzsi2>
 400d21c:	10800804 	addi	r2,r2,32
 400d220:	d9c00217 	ldw	r7,8(sp)
 400d224:	d9800317 	ldw	r6,12(sp)
 400d228:	003ed106 	br	400cd70 <__reset+0xfa81cd70>
 400d22c:	147ff604 	addi	r17,r2,-40
 400d230:	3462983a 	sll	r17,r6,r17
 400d234:	0011883a 	mov	r8,zero
 400d238:	003ef506 	br	400ce10 <__reset+0xfa81ce10>
 400d23c:	3009883a 	mov	r4,r6
 400d240:	d9800315 	stw	r6,12(sp)
 400d244:	da400115 	stw	r9,4(sp)
 400d248:	400e8d00 	call	400e8d0 <__clzsi2>
 400d24c:	10800804 	addi	r2,r2,32
 400d250:	da400117 	ldw	r9,4(sp)
 400d254:	d9800317 	ldw	r6,12(sp)
 400d258:	003ee306 	br	400cde8 <__reset+0xfa81cde8>
 400d25c:	85a1883a 	add	r16,r16,r22
 400d260:	8585803a 	cmpltu	r2,r16,r22
 400d264:	1705883a 	add	r2,r2,fp
 400d268:	14a5883a 	add	r18,r2,r18
 400d26c:	88bfffc4 	addi	r2,r17,-1
 400d270:	e4800c2e 	bgeu	fp,r18,400d2a4 <__divdf3+0x72c>
 400d274:	90c03e36 	bltu	r18,r3,400d370 <__divdf3+0x7f8>
 400d278:	1c806926 	beq	r3,r18,400d420 <__divdf3+0x8a8>
 400d27c:	90c7c83a 	sub	r3,r18,r3
 400d280:	1023883a 	mov	r17,r2
 400d284:	003f5206 	br	400cfd0 <__reset+0xfa81cfd0>
 400d288:	923f0436 	bltu	r18,r8,400ce9c <__reset+0xfa81ce9c>
 400d28c:	800897fa 	slli	r4,r16,31
 400d290:	9004d07a 	srli	r2,r18,1
 400d294:	8006d07a 	srli	r3,r16,1
 400d298:	902097fa 	slli	r16,r18,31
 400d29c:	20a4b03a 	or	r18,r4,r2
 400d2a0:	003f0106 	br	400cea8 <__reset+0xfa81cea8>
 400d2a4:	e4bff51e 	bne	fp,r18,400d27c <__reset+0xfa81d27c>
 400d2a8:	85bff22e 	bgeu	r16,r22,400d274 <__reset+0xfa81d274>
 400d2ac:	e0c7c83a 	sub	r3,fp,r3
 400d2b0:	1023883a 	mov	r17,r2
 400d2b4:	003f4606 	br	400cfd0 <__reset+0xfa81cfd0>
 400d2b8:	100f883a 	mov	r7,r2
 400d2bc:	003f2b06 	br	400cf6c <__reset+0xfa81cf6c>
 400d2c0:	180d883a 	mov	r6,r3
 400d2c4:	003f1306 	br	400cf14 <__reset+0xfa81cf14>
 400d2c8:	813fe436 	bltu	r16,r4,400d25c <__reset+0xfa81d25c>
 400d2cc:	0007883a 	mov	r3,zero
 400d2d0:	003f3f06 	br	400cfd0 <__reset+0xfa81cfd0>
 400d2d4:	ba402c36 	bltu	r23,r9,400d388 <__divdf3+0x810>
 400d2d8:	4dc05426 	beq	r9,r23,400d42c <__divdf3+0x8b4>
 400d2dc:	1011883a 	mov	r8,r2
 400d2e0:	003f8906 	br	400d108 <__reset+0xfa81d108>
 400d2e4:	023fffc4 	movi	r8,-1
 400d2e8:	003f8806 	br	400d10c <__reset+0xfa81d10c>
 400d2ec:	1811883a 	mov	r8,r3
 400d2f0:	003f5406 	br	400d044 <__reset+0xfa81d044>
 400d2f4:	1025883a 	mov	r18,r2
 400d2f8:	003f6d06 	br	400d0b0 <__reset+0xfa81d0b0>
 400d2fc:	b827883a 	mov	r19,r23
 400d300:	003f8206 	br	400d10c <__reset+0xfa81d10c>
 400d304:	010007c4 	movi	r4,31
 400d308:	20c02616 	blt	r4,r3,400d3a4 <__divdf3+0x82c>
 400d30c:	00800804 	movi	r2,32
 400d310:	10c5c83a 	sub	r2,r2,r3
 400d314:	888a983a 	sll	r5,r17,r2
 400d318:	40c8d83a 	srl	r4,r8,r3
 400d31c:	4084983a 	sll	r2,r8,r2
 400d320:	88e2d83a 	srl	r17,r17,r3
 400d324:	2906b03a 	or	r3,r5,r4
 400d328:	1004c03a 	cmpne	r2,r2,zero
 400d32c:	1886b03a 	or	r3,r3,r2
 400d330:	188001cc 	andi	r2,r3,7
 400d334:	10000726 	beq	r2,zero,400d354 <__divdf3+0x7dc>
 400d338:	188003cc 	andi	r2,r3,15
 400d33c:	01000104 	movi	r4,4
 400d340:	11000426 	beq	r2,r4,400d354 <__divdf3+0x7dc>
 400d344:	1805883a 	mov	r2,r3
 400d348:	10c00104 	addi	r3,r2,4
 400d34c:	1885803a 	cmpltu	r2,r3,r2
 400d350:	88a3883a 	add	r17,r17,r2
 400d354:	8880202c 	andhi	r2,r17,128
 400d358:	10002726 	beq	r2,zero,400d3f8 <__divdf3+0x880>
 400d35c:	98c0004c 	andi	r3,r19,1
 400d360:	00800044 	movi	r2,1
 400d364:	000b883a 	mov	r5,zero
 400d368:	0025883a 	mov	r18,zero
 400d36c:	003e6106 	br	400ccf4 <__reset+0xfa81ccf4>
 400d370:	85a1883a 	add	r16,r16,r22
 400d374:	8585803a 	cmpltu	r2,r16,r22
 400d378:	1705883a 	add	r2,r2,fp
 400d37c:	14a5883a 	add	r18,r2,r18
 400d380:	8c7fff84 	addi	r17,r17,-2
 400d384:	003f1106 	br	400cfcc <__reset+0xfa81cfcc>
 400d388:	b589883a 	add	r4,r22,r22
 400d38c:	25ad803a 	cmpltu	r22,r4,r22
 400d390:	b739883a 	add	fp,r22,fp
 400d394:	40bfff84 	addi	r2,r8,-2
 400d398:	bf2f883a 	add	r23,r23,fp
 400d39c:	202d883a 	mov	r22,r4
 400d3a0:	003f9306 	br	400d1f0 <__reset+0xfa81d1f0>
 400d3a4:	013ff844 	movi	r4,-31
 400d3a8:	2085c83a 	sub	r2,r4,r2
 400d3ac:	8888d83a 	srl	r4,r17,r2
 400d3b0:	00800804 	movi	r2,32
 400d3b4:	18802126 	beq	r3,r2,400d43c <__divdf3+0x8c4>
 400d3b8:	00801004 	movi	r2,64
 400d3bc:	10c5c83a 	sub	r2,r2,r3
 400d3c0:	8884983a 	sll	r2,r17,r2
 400d3c4:	1204b03a 	or	r2,r2,r8
 400d3c8:	1004c03a 	cmpne	r2,r2,zero
 400d3cc:	2084b03a 	or	r2,r4,r2
 400d3d0:	144001cc 	andi	r17,r2,7
 400d3d4:	88000d1e 	bne	r17,zero,400d40c <__divdf3+0x894>
 400d3d8:	000b883a 	mov	r5,zero
 400d3dc:	1024d0fa 	srli	r18,r2,3
 400d3e0:	98c0004c 	andi	r3,r19,1
 400d3e4:	0005883a 	mov	r2,zero
 400d3e8:	9464b03a 	or	r18,r18,r17
 400d3ec:	003e4106 	br	400ccf4 <__reset+0xfa81ccf4>
 400d3f0:	1007883a 	mov	r3,r2
 400d3f4:	0023883a 	mov	r17,zero
 400d3f8:	880a927a 	slli	r5,r17,9
 400d3fc:	1805883a 	mov	r2,r3
 400d400:	8822977a 	slli	r17,r17,29
 400d404:	280ad33a 	srli	r5,r5,12
 400d408:	003ff406 	br	400d3dc <__reset+0xfa81d3dc>
 400d40c:	10c003cc 	andi	r3,r2,15
 400d410:	01000104 	movi	r4,4
 400d414:	193ff626 	beq	r3,r4,400d3f0 <__reset+0xfa81d3f0>
 400d418:	0023883a 	mov	r17,zero
 400d41c:	003fca06 	br	400d348 <__reset+0xfa81d348>
 400d420:	813fd336 	bltu	r16,r4,400d370 <__reset+0xfa81d370>
 400d424:	1023883a 	mov	r17,r2
 400d428:	003fa806 	br	400d2cc <__reset+0xfa81d2cc>
 400d42c:	b0ffd636 	bltu	r22,r3,400d388 <__reset+0xfa81d388>
 400d430:	1011883a 	mov	r8,r2
 400d434:	b0ff341e 	bne	r22,r3,400d108 <__reset+0xfa81d108>
 400d438:	003f3406 	br	400d10c <__reset+0xfa81d10c>
 400d43c:	0005883a 	mov	r2,zero
 400d440:	003fe006 	br	400d3c4 <__reset+0xfa81d3c4>
 400d444:	00800434 	movhi	r2,16
 400d448:	89400234 	orhi	r5,r17,8
 400d44c:	10bfffc4 	addi	r2,r2,-1
 400d450:	b807883a 	mov	r3,r23
 400d454:	288a703a 	and	r5,r5,r2
 400d458:	4025883a 	mov	r18,r8
 400d45c:	003e8206 	br	400ce68 <__reset+0xfa81ce68>

0400d460 <__eqdf2>:
 400d460:	2804d53a 	srli	r2,r5,20
 400d464:	3806d53a 	srli	r3,r7,20
 400d468:	02000434 	movhi	r8,16
 400d46c:	423fffc4 	addi	r8,r8,-1
 400d470:	1081ffcc 	andi	r2,r2,2047
 400d474:	0281ffc4 	movi	r10,2047
 400d478:	2a12703a 	and	r9,r5,r8
 400d47c:	18c1ffcc 	andi	r3,r3,2047
 400d480:	3a10703a 	and	r8,r7,r8
 400d484:	280ad7fa 	srli	r5,r5,31
 400d488:	380ed7fa 	srli	r7,r7,31
 400d48c:	12801026 	beq	r2,r10,400d4d0 <__eqdf2+0x70>
 400d490:	0281ffc4 	movi	r10,2047
 400d494:	1a800a26 	beq	r3,r10,400d4c0 <__eqdf2+0x60>
 400d498:	10c00226 	beq	r2,r3,400d4a4 <__eqdf2+0x44>
 400d49c:	00800044 	movi	r2,1
 400d4a0:	f800283a 	ret
 400d4a4:	4a3ffd1e 	bne	r9,r8,400d49c <__reset+0xfa81d49c>
 400d4a8:	21bffc1e 	bne	r4,r6,400d49c <__reset+0xfa81d49c>
 400d4ac:	29c00c26 	beq	r5,r7,400d4e0 <__eqdf2+0x80>
 400d4b0:	103ffa1e 	bne	r2,zero,400d49c <__reset+0xfa81d49c>
 400d4b4:	2244b03a 	or	r2,r4,r9
 400d4b8:	1004c03a 	cmpne	r2,r2,zero
 400d4bc:	f800283a 	ret
 400d4c0:	3214b03a 	or	r10,r6,r8
 400d4c4:	503ff426 	beq	r10,zero,400d498 <__reset+0xfa81d498>
 400d4c8:	00800044 	movi	r2,1
 400d4cc:	f800283a 	ret
 400d4d0:	2254b03a 	or	r10,r4,r9
 400d4d4:	503fee26 	beq	r10,zero,400d490 <__reset+0xfa81d490>
 400d4d8:	00800044 	movi	r2,1
 400d4dc:	f800283a 	ret
 400d4e0:	0005883a 	mov	r2,zero
 400d4e4:	f800283a 	ret

0400d4e8 <__gedf2>:
 400d4e8:	2804d53a 	srli	r2,r5,20
 400d4ec:	3806d53a 	srli	r3,r7,20
 400d4f0:	02000434 	movhi	r8,16
 400d4f4:	423fffc4 	addi	r8,r8,-1
 400d4f8:	1081ffcc 	andi	r2,r2,2047
 400d4fc:	0241ffc4 	movi	r9,2047
 400d500:	2a14703a 	and	r10,r5,r8
 400d504:	18c1ffcc 	andi	r3,r3,2047
 400d508:	3a10703a 	and	r8,r7,r8
 400d50c:	280ad7fa 	srli	r5,r5,31
 400d510:	380ed7fa 	srli	r7,r7,31
 400d514:	12401d26 	beq	r2,r9,400d58c <__gedf2+0xa4>
 400d518:	0241ffc4 	movi	r9,2047
 400d51c:	1a401226 	beq	r3,r9,400d568 <__gedf2+0x80>
 400d520:	1000081e 	bne	r2,zero,400d544 <__gedf2+0x5c>
 400d524:	2296b03a 	or	r11,r4,r10
 400d528:	5813003a 	cmpeq	r9,r11,zero
 400d52c:	1800091e 	bne	r3,zero,400d554 <__gedf2+0x6c>
 400d530:	3218b03a 	or	r12,r6,r8
 400d534:	6000071e 	bne	r12,zero,400d554 <__gedf2+0x6c>
 400d538:	0005883a 	mov	r2,zero
 400d53c:	5800101e 	bne	r11,zero,400d580 <__gedf2+0x98>
 400d540:	f800283a 	ret
 400d544:	18000c1e 	bne	r3,zero,400d578 <__gedf2+0x90>
 400d548:	3212b03a 	or	r9,r6,r8
 400d54c:	48000c26 	beq	r9,zero,400d580 <__gedf2+0x98>
 400d550:	0013883a 	mov	r9,zero
 400d554:	39c03fcc 	andi	r7,r7,255
 400d558:	48000826 	beq	r9,zero,400d57c <__gedf2+0x94>
 400d55c:	38000926 	beq	r7,zero,400d584 <__gedf2+0x9c>
 400d560:	00800044 	movi	r2,1
 400d564:	f800283a 	ret
 400d568:	3212b03a 	or	r9,r6,r8
 400d56c:	483fec26 	beq	r9,zero,400d520 <__reset+0xfa81d520>
 400d570:	00bfff84 	movi	r2,-2
 400d574:	f800283a 	ret
 400d578:	39c03fcc 	andi	r7,r7,255
 400d57c:	29c00626 	beq	r5,r7,400d598 <__gedf2+0xb0>
 400d580:	283ff726 	beq	r5,zero,400d560 <__reset+0xfa81d560>
 400d584:	00bfffc4 	movi	r2,-1
 400d588:	f800283a 	ret
 400d58c:	2292b03a 	or	r9,r4,r10
 400d590:	483fe126 	beq	r9,zero,400d518 <__reset+0xfa81d518>
 400d594:	003ff606 	br	400d570 <__reset+0xfa81d570>
 400d598:	18bff916 	blt	r3,r2,400d580 <__reset+0xfa81d580>
 400d59c:	10c00316 	blt	r2,r3,400d5ac <__gedf2+0xc4>
 400d5a0:	42bff736 	bltu	r8,r10,400d580 <__reset+0xfa81d580>
 400d5a4:	52000326 	beq	r10,r8,400d5b4 <__gedf2+0xcc>
 400d5a8:	5200042e 	bgeu	r10,r8,400d5bc <__gedf2+0xd4>
 400d5ac:	283fec1e 	bne	r5,zero,400d560 <__reset+0xfa81d560>
 400d5b0:	003ff406 	br	400d584 <__reset+0xfa81d584>
 400d5b4:	313ff236 	bltu	r6,r4,400d580 <__reset+0xfa81d580>
 400d5b8:	21bffc36 	bltu	r4,r6,400d5ac <__reset+0xfa81d5ac>
 400d5bc:	0005883a 	mov	r2,zero
 400d5c0:	f800283a 	ret

0400d5c4 <__ledf2>:
 400d5c4:	2804d53a 	srli	r2,r5,20
 400d5c8:	3810d53a 	srli	r8,r7,20
 400d5cc:	00c00434 	movhi	r3,16
 400d5d0:	18ffffc4 	addi	r3,r3,-1
 400d5d4:	1081ffcc 	andi	r2,r2,2047
 400d5d8:	0241ffc4 	movi	r9,2047
 400d5dc:	28d4703a 	and	r10,r5,r3
 400d5e0:	4201ffcc 	andi	r8,r8,2047
 400d5e4:	38c6703a 	and	r3,r7,r3
 400d5e8:	280ad7fa 	srli	r5,r5,31
 400d5ec:	380ed7fa 	srli	r7,r7,31
 400d5f0:	12401f26 	beq	r2,r9,400d670 <__ledf2+0xac>
 400d5f4:	0241ffc4 	movi	r9,2047
 400d5f8:	42401426 	beq	r8,r9,400d64c <__ledf2+0x88>
 400d5fc:	1000091e 	bne	r2,zero,400d624 <__ledf2+0x60>
 400d600:	2296b03a 	or	r11,r4,r10
 400d604:	5813003a 	cmpeq	r9,r11,zero
 400d608:	29403fcc 	andi	r5,r5,255
 400d60c:	40000a1e 	bne	r8,zero,400d638 <__ledf2+0x74>
 400d610:	30d8b03a 	or	r12,r6,r3
 400d614:	6000081e 	bne	r12,zero,400d638 <__ledf2+0x74>
 400d618:	0005883a 	mov	r2,zero
 400d61c:	5800111e 	bne	r11,zero,400d664 <__ledf2+0xa0>
 400d620:	f800283a 	ret
 400d624:	29403fcc 	andi	r5,r5,255
 400d628:	40000c1e 	bne	r8,zero,400d65c <__ledf2+0x98>
 400d62c:	30d2b03a 	or	r9,r6,r3
 400d630:	48000c26 	beq	r9,zero,400d664 <__ledf2+0xa0>
 400d634:	0013883a 	mov	r9,zero
 400d638:	39c03fcc 	andi	r7,r7,255
 400d63c:	48000826 	beq	r9,zero,400d660 <__ledf2+0x9c>
 400d640:	38001126 	beq	r7,zero,400d688 <__ledf2+0xc4>
 400d644:	00800044 	movi	r2,1
 400d648:	f800283a 	ret
 400d64c:	30d2b03a 	or	r9,r6,r3
 400d650:	483fea26 	beq	r9,zero,400d5fc <__reset+0xfa81d5fc>
 400d654:	00800084 	movi	r2,2
 400d658:	f800283a 	ret
 400d65c:	39c03fcc 	andi	r7,r7,255
 400d660:	39400726 	beq	r7,r5,400d680 <__ledf2+0xbc>
 400d664:	2800081e 	bne	r5,zero,400d688 <__ledf2+0xc4>
 400d668:	00800044 	movi	r2,1
 400d66c:	f800283a 	ret
 400d670:	2292b03a 	or	r9,r4,r10
 400d674:	483fdf26 	beq	r9,zero,400d5f4 <__reset+0xfa81d5f4>
 400d678:	00800084 	movi	r2,2
 400d67c:	f800283a 	ret
 400d680:	4080030e 	bge	r8,r2,400d690 <__ledf2+0xcc>
 400d684:	383fef26 	beq	r7,zero,400d644 <__reset+0xfa81d644>
 400d688:	00bfffc4 	movi	r2,-1
 400d68c:	f800283a 	ret
 400d690:	123feb16 	blt	r2,r8,400d640 <__reset+0xfa81d640>
 400d694:	1abff336 	bltu	r3,r10,400d664 <__reset+0xfa81d664>
 400d698:	50c00326 	beq	r10,r3,400d6a8 <__ledf2+0xe4>
 400d69c:	50c0042e 	bgeu	r10,r3,400d6b0 <__ledf2+0xec>
 400d6a0:	283fe81e 	bne	r5,zero,400d644 <__reset+0xfa81d644>
 400d6a4:	003ff806 	br	400d688 <__reset+0xfa81d688>
 400d6a8:	313fee36 	bltu	r6,r4,400d664 <__reset+0xfa81d664>
 400d6ac:	21bffc36 	bltu	r4,r6,400d6a0 <__reset+0xfa81d6a0>
 400d6b0:	0005883a 	mov	r2,zero
 400d6b4:	f800283a 	ret

0400d6b8 <__muldf3>:
 400d6b8:	defff304 	addi	sp,sp,-52
 400d6bc:	2804d53a 	srli	r2,r5,20
 400d6c0:	dd800915 	stw	r22,36(sp)
 400d6c4:	282cd7fa 	srli	r22,r5,31
 400d6c8:	dc000315 	stw	r16,12(sp)
 400d6cc:	04000434 	movhi	r16,16
 400d6d0:	dd400815 	stw	r21,32(sp)
 400d6d4:	dc800515 	stw	r18,20(sp)
 400d6d8:	843fffc4 	addi	r16,r16,-1
 400d6dc:	dfc00c15 	stw	ra,48(sp)
 400d6e0:	df000b15 	stw	fp,44(sp)
 400d6e4:	ddc00a15 	stw	r23,40(sp)
 400d6e8:	dd000715 	stw	r20,28(sp)
 400d6ec:	dcc00615 	stw	r19,24(sp)
 400d6f0:	dc400415 	stw	r17,16(sp)
 400d6f4:	1481ffcc 	andi	r18,r2,2047
 400d6f8:	2c20703a 	and	r16,r5,r16
 400d6fc:	b02b883a 	mov	r21,r22
 400d700:	b2403fcc 	andi	r9,r22,255
 400d704:	90006026 	beq	r18,zero,400d888 <__muldf3+0x1d0>
 400d708:	0081ffc4 	movi	r2,2047
 400d70c:	2029883a 	mov	r20,r4
 400d710:	90803626 	beq	r18,r2,400d7ec <__muldf3+0x134>
 400d714:	80800434 	orhi	r2,r16,16
 400d718:	100490fa 	slli	r2,r2,3
 400d71c:	2020d77a 	srli	r16,r4,29
 400d720:	202890fa 	slli	r20,r4,3
 400d724:	94bf0044 	addi	r18,r18,-1023
 400d728:	80a0b03a 	or	r16,r16,r2
 400d72c:	0027883a 	mov	r19,zero
 400d730:	0039883a 	mov	fp,zero
 400d734:	3804d53a 	srli	r2,r7,20
 400d738:	382ed7fa 	srli	r23,r7,31
 400d73c:	04400434 	movhi	r17,16
 400d740:	8c7fffc4 	addi	r17,r17,-1
 400d744:	1081ffcc 	andi	r2,r2,2047
 400d748:	3011883a 	mov	r8,r6
 400d74c:	3c62703a 	and	r17,r7,r17
 400d750:	ba803fcc 	andi	r10,r23,255
 400d754:	10006d26 	beq	r2,zero,400d90c <__muldf3+0x254>
 400d758:	00c1ffc4 	movi	r3,2047
 400d75c:	10c06526 	beq	r2,r3,400d8f4 <__muldf3+0x23c>
 400d760:	88c00434 	orhi	r3,r17,16
 400d764:	180690fa 	slli	r3,r3,3
 400d768:	3022d77a 	srli	r17,r6,29
 400d76c:	301090fa 	slli	r8,r6,3
 400d770:	10bf0044 	addi	r2,r2,-1023
 400d774:	88e2b03a 	or	r17,r17,r3
 400d778:	000b883a 	mov	r5,zero
 400d77c:	9085883a 	add	r2,r18,r2
 400d780:	2cc8b03a 	or	r4,r5,r19
 400d784:	00c003c4 	movi	r3,15
 400d788:	bdacf03a 	xor	r22,r23,r22
 400d78c:	12c00044 	addi	r11,r2,1
 400d790:	19009936 	bltu	r3,r4,400d9f8 <__muldf3+0x340>
 400d794:	200890ba 	slli	r4,r4,2
 400d798:	00c10074 	movhi	r3,1025
 400d79c:	18f5eb04 	addi	r3,r3,-10324
 400d7a0:	20c9883a 	add	r4,r4,r3
 400d7a4:	20c00017 	ldw	r3,0(r4)
 400d7a8:	1800683a 	jmp	r3
 400d7ac:	0400d9f8 	rdprs	r16,zero,871
 400d7b0:	0400d80c 	andi	r16,zero,864
 400d7b4:	0400d80c 	andi	r16,zero,864
 400d7b8:	0400d808 	cmpgei	r16,zero,864
 400d7bc:	0400d9d4 	movui	r16,871
 400d7c0:	0400d9d4 	movui	r16,871
 400d7c4:	0400d9bc 	xorhi	r16,zero,870
 400d7c8:	0400d808 	cmpgei	r16,zero,864
 400d7cc:	0400d9d4 	movui	r16,871
 400d7d0:	0400d9bc 	xorhi	r16,zero,870
 400d7d4:	0400d9d4 	movui	r16,871
 400d7d8:	0400d808 	cmpgei	r16,zero,864
 400d7dc:	0400d9e4 	muli	r16,zero,871
 400d7e0:	0400d9e4 	muli	r16,zero,871
 400d7e4:	0400d9e4 	muli	r16,zero,871
 400d7e8:	0400dc00 	call	400dc0 <__alt_mem_dram_cntrl-0x3bff240>
 400d7ec:	2404b03a 	or	r2,r4,r16
 400d7f0:	10006f1e 	bne	r2,zero,400d9b0 <__muldf3+0x2f8>
 400d7f4:	04c00204 	movi	r19,8
 400d7f8:	0021883a 	mov	r16,zero
 400d7fc:	0029883a 	mov	r20,zero
 400d800:	07000084 	movi	fp,2
 400d804:	003fcb06 	br	400d734 <__reset+0xfa81d734>
 400d808:	502d883a 	mov	r22,r10
 400d80c:	00800084 	movi	r2,2
 400d810:	28805726 	beq	r5,r2,400d970 <__muldf3+0x2b8>
 400d814:	008000c4 	movi	r2,3
 400d818:	28816626 	beq	r5,r2,400ddb4 <__muldf3+0x6fc>
 400d81c:	00800044 	movi	r2,1
 400d820:	2881411e 	bne	r5,r2,400dd28 <__muldf3+0x670>
 400d824:	b02b883a 	mov	r21,r22
 400d828:	0005883a 	mov	r2,zero
 400d82c:	000b883a 	mov	r5,zero
 400d830:	0029883a 	mov	r20,zero
 400d834:	1004953a 	slli	r2,r2,20
 400d838:	a8c03fcc 	andi	r3,r21,255
 400d83c:	04400434 	movhi	r17,16
 400d840:	8c7fffc4 	addi	r17,r17,-1
 400d844:	180697fa 	slli	r3,r3,31
 400d848:	2c4a703a 	and	r5,r5,r17
 400d84c:	288ab03a 	or	r5,r5,r2
 400d850:	28c6b03a 	or	r3,r5,r3
 400d854:	a005883a 	mov	r2,r20
 400d858:	dfc00c17 	ldw	ra,48(sp)
 400d85c:	df000b17 	ldw	fp,44(sp)
 400d860:	ddc00a17 	ldw	r23,40(sp)
 400d864:	dd800917 	ldw	r22,36(sp)
 400d868:	dd400817 	ldw	r21,32(sp)
 400d86c:	dd000717 	ldw	r20,28(sp)
 400d870:	dcc00617 	ldw	r19,24(sp)
 400d874:	dc800517 	ldw	r18,20(sp)
 400d878:	dc400417 	ldw	r17,16(sp)
 400d87c:	dc000317 	ldw	r16,12(sp)
 400d880:	dec00d04 	addi	sp,sp,52
 400d884:	f800283a 	ret
 400d888:	2404b03a 	or	r2,r4,r16
 400d88c:	2027883a 	mov	r19,r4
 400d890:	10004226 	beq	r2,zero,400d99c <__muldf3+0x2e4>
 400d894:	8000fc26 	beq	r16,zero,400dc88 <__muldf3+0x5d0>
 400d898:	8009883a 	mov	r4,r16
 400d89c:	d9800215 	stw	r6,8(sp)
 400d8a0:	d9c00015 	stw	r7,0(sp)
 400d8a4:	da400115 	stw	r9,4(sp)
 400d8a8:	400e8d00 	call	400e8d0 <__clzsi2>
 400d8ac:	d9800217 	ldw	r6,8(sp)
 400d8b0:	d9c00017 	ldw	r7,0(sp)
 400d8b4:	da400117 	ldw	r9,4(sp)
 400d8b8:	113ffd44 	addi	r4,r2,-11
 400d8bc:	00c00704 	movi	r3,28
 400d8c0:	1900ed16 	blt	r3,r4,400dc78 <__muldf3+0x5c0>
 400d8c4:	00c00744 	movi	r3,29
 400d8c8:	147ffe04 	addi	r17,r2,-8
 400d8cc:	1907c83a 	sub	r3,r3,r4
 400d8d0:	8460983a 	sll	r16,r16,r17
 400d8d4:	98c6d83a 	srl	r3,r19,r3
 400d8d8:	9c68983a 	sll	r20,r19,r17
 400d8dc:	1c20b03a 	or	r16,r3,r16
 400d8e0:	1080fcc4 	addi	r2,r2,1011
 400d8e4:	00a5c83a 	sub	r18,zero,r2
 400d8e8:	0027883a 	mov	r19,zero
 400d8ec:	0039883a 	mov	fp,zero
 400d8f0:	003f9006 	br	400d734 <__reset+0xfa81d734>
 400d8f4:	3446b03a 	or	r3,r6,r17
 400d8f8:	1800261e 	bne	r3,zero,400d994 <__muldf3+0x2dc>
 400d8fc:	0023883a 	mov	r17,zero
 400d900:	0011883a 	mov	r8,zero
 400d904:	01400084 	movi	r5,2
 400d908:	003f9c06 	br	400d77c <__reset+0xfa81d77c>
 400d90c:	3446b03a 	or	r3,r6,r17
 400d910:	18001c26 	beq	r3,zero,400d984 <__muldf3+0x2cc>
 400d914:	8800ce26 	beq	r17,zero,400dc50 <__muldf3+0x598>
 400d918:	8809883a 	mov	r4,r17
 400d91c:	d9800215 	stw	r6,8(sp)
 400d920:	da400115 	stw	r9,4(sp)
 400d924:	da800015 	stw	r10,0(sp)
 400d928:	400e8d00 	call	400e8d0 <__clzsi2>
 400d92c:	d9800217 	ldw	r6,8(sp)
 400d930:	da400117 	ldw	r9,4(sp)
 400d934:	da800017 	ldw	r10,0(sp)
 400d938:	113ffd44 	addi	r4,r2,-11
 400d93c:	00c00704 	movi	r3,28
 400d940:	1900bf16 	blt	r3,r4,400dc40 <__muldf3+0x588>
 400d944:	00c00744 	movi	r3,29
 400d948:	123ffe04 	addi	r8,r2,-8
 400d94c:	1907c83a 	sub	r3,r3,r4
 400d950:	8a22983a 	sll	r17,r17,r8
 400d954:	30c6d83a 	srl	r3,r6,r3
 400d958:	3210983a 	sll	r8,r6,r8
 400d95c:	1c62b03a 	or	r17,r3,r17
 400d960:	1080fcc4 	addi	r2,r2,1011
 400d964:	0085c83a 	sub	r2,zero,r2
 400d968:	000b883a 	mov	r5,zero
 400d96c:	003f8306 	br	400d77c <__reset+0xfa81d77c>
 400d970:	b02b883a 	mov	r21,r22
 400d974:	0081ffc4 	movi	r2,2047
 400d978:	000b883a 	mov	r5,zero
 400d97c:	0029883a 	mov	r20,zero
 400d980:	003fac06 	br	400d834 <__reset+0xfa81d834>
 400d984:	0023883a 	mov	r17,zero
 400d988:	0011883a 	mov	r8,zero
 400d98c:	01400044 	movi	r5,1
 400d990:	003f7a06 	br	400d77c <__reset+0xfa81d77c>
 400d994:	014000c4 	movi	r5,3
 400d998:	003f7806 	br	400d77c <__reset+0xfa81d77c>
 400d99c:	04c00104 	movi	r19,4
 400d9a0:	0021883a 	mov	r16,zero
 400d9a4:	0029883a 	mov	r20,zero
 400d9a8:	07000044 	movi	fp,1
 400d9ac:	003f6106 	br	400d734 <__reset+0xfa81d734>
 400d9b0:	04c00304 	movi	r19,12
 400d9b4:	070000c4 	movi	fp,3
 400d9b8:	003f5e06 	br	400d734 <__reset+0xfa81d734>
 400d9bc:	01400434 	movhi	r5,16
 400d9c0:	002b883a 	mov	r21,zero
 400d9c4:	297fffc4 	addi	r5,r5,-1
 400d9c8:	053fffc4 	movi	r20,-1
 400d9cc:	0081ffc4 	movi	r2,2047
 400d9d0:	003f9806 	br	400d834 <__reset+0xfa81d834>
 400d9d4:	8023883a 	mov	r17,r16
 400d9d8:	a011883a 	mov	r8,r20
 400d9dc:	e00b883a 	mov	r5,fp
 400d9e0:	003f8a06 	br	400d80c <__reset+0xfa81d80c>
 400d9e4:	8023883a 	mov	r17,r16
 400d9e8:	a011883a 	mov	r8,r20
 400d9ec:	482d883a 	mov	r22,r9
 400d9f0:	e00b883a 	mov	r5,fp
 400d9f4:	003f8506 	br	400d80c <__reset+0xfa81d80c>
 400d9f8:	a00ad43a 	srli	r5,r20,16
 400d9fc:	401ad43a 	srli	r13,r8,16
 400da00:	a53fffcc 	andi	r20,r20,65535
 400da04:	423fffcc 	andi	r8,r8,65535
 400da08:	4519383a 	mul	r12,r8,r20
 400da0c:	4147383a 	mul	r3,r8,r5
 400da10:	6d09383a 	mul	r4,r13,r20
 400da14:	600cd43a 	srli	r6,r12,16
 400da18:	2b5d383a 	mul	r14,r5,r13
 400da1c:	20c9883a 	add	r4,r4,r3
 400da20:	310d883a 	add	r6,r6,r4
 400da24:	30c0022e 	bgeu	r6,r3,400da30 <__muldf3+0x378>
 400da28:	00c00074 	movhi	r3,1
 400da2c:	70dd883a 	add	r14,r14,r3
 400da30:	8826d43a 	srli	r19,r17,16
 400da34:	8bffffcc 	andi	r15,r17,65535
 400da38:	7d23383a 	mul	r17,r15,r20
 400da3c:	7949383a 	mul	r4,r15,r5
 400da40:	9d29383a 	mul	r20,r19,r20
 400da44:	8814d43a 	srli	r10,r17,16
 400da48:	3012943a 	slli	r9,r6,16
 400da4c:	a129883a 	add	r20,r20,r4
 400da50:	633fffcc 	andi	r12,r12,65535
 400da54:	5515883a 	add	r10,r10,r20
 400da58:	3006d43a 	srli	r3,r6,16
 400da5c:	4b13883a 	add	r9,r9,r12
 400da60:	2ccb383a 	mul	r5,r5,r19
 400da64:	5100022e 	bgeu	r10,r4,400da70 <__muldf3+0x3b8>
 400da68:	01000074 	movhi	r4,1
 400da6c:	290b883a 	add	r5,r5,r4
 400da70:	802ad43a 	srli	r21,r16,16
 400da74:	843fffcc 	andi	r16,r16,65535
 400da78:	440d383a 	mul	r6,r8,r16
 400da7c:	4565383a 	mul	r18,r8,r21
 400da80:	8349383a 	mul	r4,r16,r13
 400da84:	500e943a 	slli	r7,r10,16
 400da88:	3010d43a 	srli	r8,r6,16
 400da8c:	5028d43a 	srli	r20,r10,16
 400da90:	2489883a 	add	r4,r4,r18
 400da94:	8abfffcc 	andi	r10,r17,65535
 400da98:	3a95883a 	add	r10,r7,r10
 400da9c:	4119883a 	add	r12,r8,r4
 400daa0:	a169883a 	add	r20,r20,r5
 400daa4:	1a87883a 	add	r3,r3,r10
 400daa8:	6d5b383a 	mul	r13,r13,r21
 400daac:	6480022e 	bgeu	r12,r18,400dab8 <__muldf3+0x400>
 400dab0:	01000074 	movhi	r4,1
 400dab4:	691b883a 	add	r13,r13,r4
 400dab8:	7c25383a 	mul	r18,r15,r16
 400dabc:	7d4b383a 	mul	r5,r15,r21
 400dac0:	84cf383a 	mul	r7,r16,r19
 400dac4:	901ed43a 	srli	r15,r18,16
 400dac8:	6008d43a 	srli	r4,r12,16
 400dacc:	6010943a 	slli	r8,r12,16
 400dad0:	394f883a 	add	r7,r7,r5
 400dad4:	333fffcc 	andi	r12,r6,65535
 400dad8:	79df883a 	add	r15,r15,r7
 400dadc:	235b883a 	add	r13,r4,r13
 400dae0:	9d63383a 	mul	r17,r19,r21
 400dae4:	4309883a 	add	r4,r8,r12
 400dae8:	7940022e 	bgeu	r15,r5,400daf4 <__muldf3+0x43c>
 400daec:	01400074 	movhi	r5,1
 400daf0:	8963883a 	add	r17,r17,r5
 400daf4:	780a943a 	slli	r5,r15,16
 400daf8:	91bfffcc 	andi	r6,r18,65535
 400dafc:	70c7883a 	add	r3,r14,r3
 400db00:	298d883a 	add	r6,r5,r6
 400db04:	1a8f803a 	cmpltu	r7,r3,r10
 400db08:	350b883a 	add	r5,r6,r20
 400db0c:	20c7883a 	add	r3,r4,r3
 400db10:	3955883a 	add	r10,r7,r5
 400db14:	1909803a 	cmpltu	r4,r3,r4
 400db18:	6a91883a 	add	r8,r13,r10
 400db1c:	780cd43a 	srli	r6,r15,16
 400db20:	2219883a 	add	r12,r4,r8
 400db24:	2d0b803a 	cmpltu	r5,r5,r20
 400db28:	51cf803a 	cmpltu	r7,r10,r7
 400db2c:	29ceb03a 	or	r7,r5,r7
 400db30:	4351803a 	cmpltu	r8,r8,r13
 400db34:	610b803a 	cmpltu	r5,r12,r4
 400db38:	4148b03a 	or	r4,r8,r5
 400db3c:	398f883a 	add	r7,r7,r6
 400db40:	3909883a 	add	r4,r7,r4
 400db44:	1810927a 	slli	r8,r3,9
 400db48:	2449883a 	add	r4,r4,r17
 400db4c:	2008927a 	slli	r4,r4,9
 400db50:	6022d5fa 	srli	r17,r12,23
 400db54:	1806d5fa 	srli	r3,r3,23
 400db58:	4252b03a 	or	r9,r8,r9
 400db5c:	600a927a 	slli	r5,r12,9
 400db60:	4810c03a 	cmpne	r8,r9,zero
 400db64:	2462b03a 	or	r17,r4,r17
 400db68:	40c6b03a 	or	r3,r8,r3
 400db6c:	8900402c 	andhi	r4,r17,256
 400db70:	1950b03a 	or	r8,r3,r5
 400db74:	20000726 	beq	r4,zero,400db94 <__muldf3+0x4dc>
 400db78:	4006d07a 	srli	r3,r8,1
 400db7c:	880497fa 	slli	r2,r17,31
 400db80:	4200004c 	andi	r8,r8,1
 400db84:	8822d07a 	srli	r17,r17,1
 400db88:	1a10b03a 	or	r8,r3,r8
 400db8c:	1210b03a 	or	r8,r2,r8
 400db90:	5805883a 	mov	r2,r11
 400db94:	1140ffc4 	addi	r5,r2,1023
 400db98:	0140440e 	bge	zero,r5,400dcac <__muldf3+0x5f4>
 400db9c:	40c001cc 	andi	r3,r8,7
 400dba0:	18000726 	beq	r3,zero,400dbc0 <__muldf3+0x508>
 400dba4:	40c003cc 	andi	r3,r8,15
 400dba8:	01000104 	movi	r4,4
 400dbac:	19000426 	beq	r3,r4,400dbc0 <__muldf3+0x508>
 400dbb0:	4107883a 	add	r3,r8,r4
 400dbb4:	1a11803a 	cmpltu	r8,r3,r8
 400dbb8:	8a23883a 	add	r17,r17,r8
 400dbbc:	1811883a 	mov	r8,r3
 400dbc0:	88c0402c 	andhi	r3,r17,256
 400dbc4:	18000426 	beq	r3,zero,400dbd8 <__muldf3+0x520>
 400dbc8:	11410004 	addi	r5,r2,1024
 400dbcc:	00bfc034 	movhi	r2,65280
 400dbd0:	10bfffc4 	addi	r2,r2,-1
 400dbd4:	88a2703a 	and	r17,r17,r2
 400dbd8:	0081ff84 	movi	r2,2046
 400dbdc:	117f6416 	blt	r2,r5,400d970 <__reset+0xfa81d970>
 400dbe0:	8828977a 	slli	r20,r17,29
 400dbe4:	4010d0fa 	srli	r8,r8,3
 400dbe8:	8822927a 	slli	r17,r17,9
 400dbec:	2881ffcc 	andi	r2,r5,2047
 400dbf0:	a228b03a 	or	r20,r20,r8
 400dbf4:	880ad33a 	srli	r5,r17,12
 400dbf8:	b02b883a 	mov	r21,r22
 400dbfc:	003f0d06 	br	400d834 <__reset+0xfa81d834>
 400dc00:	8080022c 	andhi	r2,r16,8
 400dc04:	10000926 	beq	r2,zero,400dc2c <__muldf3+0x574>
 400dc08:	8880022c 	andhi	r2,r17,8
 400dc0c:	1000071e 	bne	r2,zero,400dc2c <__muldf3+0x574>
 400dc10:	00800434 	movhi	r2,16
 400dc14:	89400234 	orhi	r5,r17,8
 400dc18:	10bfffc4 	addi	r2,r2,-1
 400dc1c:	b82b883a 	mov	r21,r23
 400dc20:	288a703a 	and	r5,r5,r2
 400dc24:	4029883a 	mov	r20,r8
 400dc28:	003f6806 	br	400d9cc <__reset+0xfa81d9cc>
 400dc2c:	00800434 	movhi	r2,16
 400dc30:	81400234 	orhi	r5,r16,8
 400dc34:	10bfffc4 	addi	r2,r2,-1
 400dc38:	288a703a 	and	r5,r5,r2
 400dc3c:	003f6306 	br	400d9cc <__reset+0xfa81d9cc>
 400dc40:	147ff604 	addi	r17,r2,-40
 400dc44:	3462983a 	sll	r17,r6,r17
 400dc48:	0011883a 	mov	r8,zero
 400dc4c:	003f4406 	br	400d960 <__reset+0xfa81d960>
 400dc50:	3009883a 	mov	r4,r6
 400dc54:	d9800215 	stw	r6,8(sp)
 400dc58:	da400115 	stw	r9,4(sp)
 400dc5c:	da800015 	stw	r10,0(sp)
 400dc60:	400e8d00 	call	400e8d0 <__clzsi2>
 400dc64:	10800804 	addi	r2,r2,32
 400dc68:	da800017 	ldw	r10,0(sp)
 400dc6c:	da400117 	ldw	r9,4(sp)
 400dc70:	d9800217 	ldw	r6,8(sp)
 400dc74:	003f3006 	br	400d938 <__reset+0xfa81d938>
 400dc78:	143ff604 	addi	r16,r2,-40
 400dc7c:	9c20983a 	sll	r16,r19,r16
 400dc80:	0029883a 	mov	r20,zero
 400dc84:	003f1606 	br	400d8e0 <__reset+0xfa81d8e0>
 400dc88:	d9800215 	stw	r6,8(sp)
 400dc8c:	d9c00015 	stw	r7,0(sp)
 400dc90:	da400115 	stw	r9,4(sp)
 400dc94:	400e8d00 	call	400e8d0 <__clzsi2>
 400dc98:	10800804 	addi	r2,r2,32
 400dc9c:	da400117 	ldw	r9,4(sp)
 400dca0:	d9c00017 	ldw	r7,0(sp)
 400dca4:	d9800217 	ldw	r6,8(sp)
 400dca8:	003f0306 	br	400d8b8 <__reset+0xfa81d8b8>
 400dcac:	00c00044 	movi	r3,1
 400dcb0:	1947c83a 	sub	r3,r3,r5
 400dcb4:	00800e04 	movi	r2,56
 400dcb8:	10feda16 	blt	r2,r3,400d824 <__reset+0xfa81d824>
 400dcbc:	008007c4 	movi	r2,31
 400dcc0:	10c01b16 	blt	r2,r3,400dd30 <__muldf3+0x678>
 400dcc4:	00800804 	movi	r2,32
 400dcc8:	10c5c83a 	sub	r2,r2,r3
 400dccc:	888a983a 	sll	r5,r17,r2
 400dcd0:	40c8d83a 	srl	r4,r8,r3
 400dcd4:	4084983a 	sll	r2,r8,r2
 400dcd8:	88e2d83a 	srl	r17,r17,r3
 400dcdc:	2906b03a 	or	r3,r5,r4
 400dce0:	1004c03a 	cmpne	r2,r2,zero
 400dce4:	1886b03a 	or	r3,r3,r2
 400dce8:	188001cc 	andi	r2,r3,7
 400dcec:	10000726 	beq	r2,zero,400dd0c <__muldf3+0x654>
 400dcf0:	188003cc 	andi	r2,r3,15
 400dcf4:	01000104 	movi	r4,4
 400dcf8:	11000426 	beq	r2,r4,400dd0c <__muldf3+0x654>
 400dcfc:	1805883a 	mov	r2,r3
 400dd00:	10c00104 	addi	r3,r2,4
 400dd04:	1885803a 	cmpltu	r2,r3,r2
 400dd08:	88a3883a 	add	r17,r17,r2
 400dd0c:	8880202c 	andhi	r2,r17,128
 400dd10:	10001c26 	beq	r2,zero,400dd84 <__muldf3+0x6cc>
 400dd14:	b02b883a 	mov	r21,r22
 400dd18:	00800044 	movi	r2,1
 400dd1c:	000b883a 	mov	r5,zero
 400dd20:	0029883a 	mov	r20,zero
 400dd24:	003ec306 	br	400d834 <__reset+0xfa81d834>
 400dd28:	5805883a 	mov	r2,r11
 400dd2c:	003f9906 	br	400db94 <__reset+0xfa81db94>
 400dd30:	00bff844 	movi	r2,-31
 400dd34:	1145c83a 	sub	r2,r2,r5
 400dd38:	8888d83a 	srl	r4,r17,r2
 400dd3c:	00800804 	movi	r2,32
 400dd40:	18801a26 	beq	r3,r2,400ddac <__muldf3+0x6f4>
 400dd44:	00801004 	movi	r2,64
 400dd48:	10c5c83a 	sub	r2,r2,r3
 400dd4c:	8884983a 	sll	r2,r17,r2
 400dd50:	1204b03a 	or	r2,r2,r8
 400dd54:	1004c03a 	cmpne	r2,r2,zero
 400dd58:	2084b03a 	or	r2,r4,r2
 400dd5c:	144001cc 	andi	r17,r2,7
 400dd60:	88000d1e 	bne	r17,zero,400dd98 <__muldf3+0x6e0>
 400dd64:	000b883a 	mov	r5,zero
 400dd68:	1028d0fa 	srli	r20,r2,3
 400dd6c:	b02b883a 	mov	r21,r22
 400dd70:	0005883a 	mov	r2,zero
 400dd74:	a468b03a 	or	r20,r20,r17
 400dd78:	003eae06 	br	400d834 <__reset+0xfa81d834>
 400dd7c:	1007883a 	mov	r3,r2
 400dd80:	0023883a 	mov	r17,zero
 400dd84:	880a927a 	slli	r5,r17,9
 400dd88:	1805883a 	mov	r2,r3
 400dd8c:	8822977a 	slli	r17,r17,29
 400dd90:	280ad33a 	srli	r5,r5,12
 400dd94:	003ff406 	br	400dd68 <__reset+0xfa81dd68>
 400dd98:	10c003cc 	andi	r3,r2,15
 400dd9c:	01000104 	movi	r4,4
 400dda0:	193ff626 	beq	r3,r4,400dd7c <__reset+0xfa81dd7c>
 400dda4:	0023883a 	mov	r17,zero
 400dda8:	003fd506 	br	400dd00 <__reset+0xfa81dd00>
 400ddac:	0005883a 	mov	r2,zero
 400ddb0:	003fe706 	br	400dd50 <__reset+0xfa81dd50>
 400ddb4:	00800434 	movhi	r2,16
 400ddb8:	89400234 	orhi	r5,r17,8
 400ddbc:	10bfffc4 	addi	r2,r2,-1
 400ddc0:	b02b883a 	mov	r21,r22
 400ddc4:	288a703a 	and	r5,r5,r2
 400ddc8:	4029883a 	mov	r20,r8
 400ddcc:	003eff06 	br	400d9cc <__reset+0xfa81d9cc>

0400ddd0 <__subdf3>:
 400ddd0:	02000434 	movhi	r8,16
 400ddd4:	423fffc4 	addi	r8,r8,-1
 400ddd8:	defffb04 	addi	sp,sp,-20
 400dddc:	2a14703a 	and	r10,r5,r8
 400dde0:	3812d53a 	srli	r9,r7,20
 400dde4:	3a10703a 	and	r8,r7,r8
 400dde8:	2006d77a 	srli	r3,r4,29
 400ddec:	3004d77a 	srli	r2,r6,29
 400ddf0:	dc000015 	stw	r16,0(sp)
 400ddf4:	501490fa 	slli	r10,r10,3
 400ddf8:	2820d53a 	srli	r16,r5,20
 400ddfc:	401090fa 	slli	r8,r8,3
 400de00:	dc800215 	stw	r18,8(sp)
 400de04:	dc400115 	stw	r17,4(sp)
 400de08:	dfc00415 	stw	ra,16(sp)
 400de0c:	202290fa 	slli	r17,r4,3
 400de10:	dcc00315 	stw	r19,12(sp)
 400de14:	4a41ffcc 	andi	r9,r9,2047
 400de18:	0101ffc4 	movi	r4,2047
 400de1c:	2824d7fa 	srli	r18,r5,31
 400de20:	8401ffcc 	andi	r16,r16,2047
 400de24:	50c6b03a 	or	r3,r10,r3
 400de28:	380ed7fa 	srli	r7,r7,31
 400de2c:	408ab03a 	or	r5,r8,r2
 400de30:	300c90fa 	slli	r6,r6,3
 400de34:	49009626 	beq	r9,r4,400e090 <__subdf3+0x2c0>
 400de38:	39c0005c 	xori	r7,r7,1
 400de3c:	8245c83a 	sub	r2,r16,r9
 400de40:	3c807426 	beq	r7,r18,400e014 <__subdf3+0x244>
 400de44:	0080af0e 	bge	zero,r2,400e104 <__subdf3+0x334>
 400de48:	48002a1e 	bne	r9,zero,400def4 <__subdf3+0x124>
 400de4c:	2988b03a 	or	r4,r5,r6
 400de50:	20009a1e 	bne	r4,zero,400e0bc <__subdf3+0x2ec>
 400de54:	888001cc 	andi	r2,r17,7
 400de58:	10000726 	beq	r2,zero,400de78 <__subdf3+0xa8>
 400de5c:	888003cc 	andi	r2,r17,15
 400de60:	01000104 	movi	r4,4
 400de64:	11000426 	beq	r2,r4,400de78 <__subdf3+0xa8>
 400de68:	890b883a 	add	r5,r17,r4
 400de6c:	2c63803a 	cmpltu	r17,r5,r17
 400de70:	1c47883a 	add	r3,r3,r17
 400de74:	2823883a 	mov	r17,r5
 400de78:	1880202c 	andhi	r2,r3,128
 400de7c:	10005926 	beq	r2,zero,400dfe4 <__subdf3+0x214>
 400de80:	84000044 	addi	r16,r16,1
 400de84:	0081ffc4 	movi	r2,2047
 400de88:	8080be26 	beq	r16,r2,400e184 <__subdf3+0x3b4>
 400de8c:	017fe034 	movhi	r5,65408
 400de90:	297fffc4 	addi	r5,r5,-1
 400de94:	1946703a 	and	r3,r3,r5
 400de98:	1804977a 	slli	r2,r3,29
 400de9c:	1806927a 	slli	r3,r3,9
 400dea0:	8822d0fa 	srli	r17,r17,3
 400dea4:	8401ffcc 	andi	r16,r16,2047
 400dea8:	180ad33a 	srli	r5,r3,12
 400deac:	9100004c 	andi	r4,r18,1
 400deb0:	1444b03a 	or	r2,r2,r17
 400deb4:	80c1ffcc 	andi	r3,r16,2047
 400deb8:	1820953a 	slli	r16,r3,20
 400debc:	20c03fcc 	andi	r3,r4,255
 400dec0:	180897fa 	slli	r4,r3,31
 400dec4:	00c00434 	movhi	r3,16
 400dec8:	18ffffc4 	addi	r3,r3,-1
 400decc:	28c6703a 	and	r3,r5,r3
 400ded0:	1c06b03a 	or	r3,r3,r16
 400ded4:	1906b03a 	or	r3,r3,r4
 400ded8:	dfc00417 	ldw	ra,16(sp)
 400dedc:	dcc00317 	ldw	r19,12(sp)
 400dee0:	dc800217 	ldw	r18,8(sp)
 400dee4:	dc400117 	ldw	r17,4(sp)
 400dee8:	dc000017 	ldw	r16,0(sp)
 400deec:	dec00504 	addi	sp,sp,20
 400def0:	f800283a 	ret
 400def4:	0101ffc4 	movi	r4,2047
 400def8:	813fd626 	beq	r16,r4,400de54 <__reset+0xfa81de54>
 400defc:	29402034 	orhi	r5,r5,128
 400df00:	01000e04 	movi	r4,56
 400df04:	2080a316 	blt	r4,r2,400e194 <__subdf3+0x3c4>
 400df08:	010007c4 	movi	r4,31
 400df0c:	2080c616 	blt	r4,r2,400e228 <__subdf3+0x458>
 400df10:	01000804 	movi	r4,32
 400df14:	2089c83a 	sub	r4,r4,r2
 400df18:	2910983a 	sll	r8,r5,r4
 400df1c:	308ed83a 	srl	r7,r6,r2
 400df20:	3108983a 	sll	r4,r6,r4
 400df24:	2884d83a 	srl	r2,r5,r2
 400df28:	41ccb03a 	or	r6,r8,r7
 400df2c:	2008c03a 	cmpne	r4,r4,zero
 400df30:	310cb03a 	or	r6,r6,r4
 400df34:	898dc83a 	sub	r6,r17,r6
 400df38:	89a3803a 	cmpltu	r17,r17,r6
 400df3c:	1887c83a 	sub	r3,r3,r2
 400df40:	1c47c83a 	sub	r3,r3,r17
 400df44:	3023883a 	mov	r17,r6
 400df48:	1880202c 	andhi	r2,r3,128
 400df4c:	10002326 	beq	r2,zero,400dfdc <__subdf3+0x20c>
 400df50:	04c02034 	movhi	r19,128
 400df54:	9cffffc4 	addi	r19,r19,-1
 400df58:	1ce6703a 	and	r19,r3,r19
 400df5c:	98007a26 	beq	r19,zero,400e148 <__subdf3+0x378>
 400df60:	9809883a 	mov	r4,r19
 400df64:	400e8d00 	call	400e8d0 <__clzsi2>
 400df68:	113ffe04 	addi	r4,r2,-8
 400df6c:	00c007c4 	movi	r3,31
 400df70:	19007b16 	blt	r3,r4,400e160 <__subdf3+0x390>
 400df74:	00800804 	movi	r2,32
 400df78:	1105c83a 	sub	r2,r2,r4
 400df7c:	8884d83a 	srl	r2,r17,r2
 400df80:	9906983a 	sll	r3,r19,r4
 400df84:	8922983a 	sll	r17,r17,r4
 400df88:	10c4b03a 	or	r2,r2,r3
 400df8c:	24007816 	blt	r4,r16,400e170 <__subdf3+0x3a0>
 400df90:	2421c83a 	sub	r16,r4,r16
 400df94:	80c00044 	addi	r3,r16,1
 400df98:	010007c4 	movi	r4,31
 400df9c:	20c09516 	blt	r4,r3,400e1f4 <__subdf3+0x424>
 400dfa0:	01400804 	movi	r5,32
 400dfa4:	28cbc83a 	sub	r5,r5,r3
 400dfa8:	88c8d83a 	srl	r4,r17,r3
 400dfac:	8962983a 	sll	r17,r17,r5
 400dfb0:	114a983a 	sll	r5,r2,r5
 400dfb4:	10c6d83a 	srl	r3,r2,r3
 400dfb8:	8804c03a 	cmpne	r2,r17,zero
 400dfbc:	290ab03a 	or	r5,r5,r4
 400dfc0:	28a2b03a 	or	r17,r5,r2
 400dfc4:	0021883a 	mov	r16,zero
 400dfc8:	003fa206 	br	400de54 <__reset+0xfa81de54>
 400dfcc:	2090b03a 	or	r8,r4,r2
 400dfd0:	40018e26 	beq	r8,zero,400e60c <__subdf3+0x83c>
 400dfd4:	1007883a 	mov	r3,r2
 400dfd8:	2023883a 	mov	r17,r4
 400dfdc:	888001cc 	andi	r2,r17,7
 400dfe0:	103f9e1e 	bne	r2,zero,400de5c <__reset+0xfa81de5c>
 400dfe4:	1804977a 	slli	r2,r3,29
 400dfe8:	8822d0fa 	srli	r17,r17,3
 400dfec:	1810d0fa 	srli	r8,r3,3
 400dff0:	9100004c 	andi	r4,r18,1
 400dff4:	1444b03a 	or	r2,r2,r17
 400dff8:	00c1ffc4 	movi	r3,2047
 400dffc:	80c02826 	beq	r16,r3,400e0a0 <__subdf3+0x2d0>
 400e000:	01400434 	movhi	r5,16
 400e004:	297fffc4 	addi	r5,r5,-1
 400e008:	80e0703a 	and	r16,r16,r3
 400e00c:	414a703a 	and	r5,r8,r5
 400e010:	003fa806 	br	400deb4 <__reset+0xfa81deb4>
 400e014:	0080630e 	bge	zero,r2,400e1a4 <__subdf3+0x3d4>
 400e018:	48003026 	beq	r9,zero,400e0dc <__subdf3+0x30c>
 400e01c:	0101ffc4 	movi	r4,2047
 400e020:	813f8c26 	beq	r16,r4,400de54 <__reset+0xfa81de54>
 400e024:	29402034 	orhi	r5,r5,128
 400e028:	01000e04 	movi	r4,56
 400e02c:	2080a90e 	bge	r4,r2,400e2d4 <__subdf3+0x504>
 400e030:	298cb03a 	or	r6,r5,r6
 400e034:	3012c03a 	cmpne	r9,r6,zero
 400e038:	0005883a 	mov	r2,zero
 400e03c:	4c53883a 	add	r9,r9,r17
 400e040:	4c63803a 	cmpltu	r17,r9,r17
 400e044:	10c7883a 	add	r3,r2,r3
 400e048:	88c7883a 	add	r3,r17,r3
 400e04c:	4823883a 	mov	r17,r9
 400e050:	1880202c 	andhi	r2,r3,128
 400e054:	1000d026 	beq	r2,zero,400e398 <__subdf3+0x5c8>
 400e058:	84000044 	addi	r16,r16,1
 400e05c:	0081ffc4 	movi	r2,2047
 400e060:	8080fe26 	beq	r16,r2,400e45c <__subdf3+0x68c>
 400e064:	00bfe034 	movhi	r2,65408
 400e068:	10bfffc4 	addi	r2,r2,-1
 400e06c:	1886703a 	and	r3,r3,r2
 400e070:	880ad07a 	srli	r5,r17,1
 400e074:	180497fa 	slli	r2,r3,31
 400e078:	8900004c 	andi	r4,r17,1
 400e07c:	2922b03a 	or	r17,r5,r4
 400e080:	1806d07a 	srli	r3,r3,1
 400e084:	1462b03a 	or	r17,r2,r17
 400e088:	3825883a 	mov	r18,r7
 400e08c:	003f7106 	br	400de54 <__reset+0xfa81de54>
 400e090:	2984b03a 	or	r2,r5,r6
 400e094:	103f6826 	beq	r2,zero,400de38 <__reset+0xfa81de38>
 400e098:	39c03fcc 	andi	r7,r7,255
 400e09c:	003f6706 	br	400de3c <__reset+0xfa81de3c>
 400e0a0:	4086b03a 	or	r3,r8,r2
 400e0a4:	18015226 	beq	r3,zero,400e5f0 <__subdf3+0x820>
 400e0a8:	00c00434 	movhi	r3,16
 400e0ac:	41400234 	orhi	r5,r8,8
 400e0b0:	18ffffc4 	addi	r3,r3,-1
 400e0b4:	28ca703a 	and	r5,r5,r3
 400e0b8:	003f7e06 	br	400deb4 <__reset+0xfa81deb4>
 400e0bc:	10bfffc4 	addi	r2,r2,-1
 400e0c0:	1000491e 	bne	r2,zero,400e1e8 <__subdf3+0x418>
 400e0c4:	898fc83a 	sub	r7,r17,r6
 400e0c8:	89e3803a 	cmpltu	r17,r17,r7
 400e0cc:	1947c83a 	sub	r3,r3,r5
 400e0d0:	1c47c83a 	sub	r3,r3,r17
 400e0d4:	3823883a 	mov	r17,r7
 400e0d8:	003f9b06 	br	400df48 <__reset+0xfa81df48>
 400e0dc:	2988b03a 	or	r4,r5,r6
 400e0e0:	203f5c26 	beq	r4,zero,400de54 <__reset+0xfa81de54>
 400e0e4:	10bfffc4 	addi	r2,r2,-1
 400e0e8:	1000931e 	bne	r2,zero,400e338 <__subdf3+0x568>
 400e0ec:	898d883a 	add	r6,r17,r6
 400e0f0:	3463803a 	cmpltu	r17,r6,r17
 400e0f4:	1947883a 	add	r3,r3,r5
 400e0f8:	88c7883a 	add	r3,r17,r3
 400e0fc:	3023883a 	mov	r17,r6
 400e100:	003fd306 	br	400e050 <__reset+0xfa81e050>
 400e104:	1000541e 	bne	r2,zero,400e258 <__subdf3+0x488>
 400e108:	80800044 	addi	r2,r16,1
 400e10c:	1081ffcc 	andi	r2,r2,2047
 400e110:	01000044 	movi	r4,1
 400e114:	2080a20e 	bge	r4,r2,400e3a0 <__subdf3+0x5d0>
 400e118:	8989c83a 	sub	r4,r17,r6
 400e11c:	8905803a 	cmpltu	r2,r17,r4
 400e120:	1967c83a 	sub	r19,r3,r5
 400e124:	98a7c83a 	sub	r19,r19,r2
 400e128:	9880202c 	andhi	r2,r19,128
 400e12c:	10006326 	beq	r2,zero,400e2bc <__subdf3+0x4ec>
 400e130:	3463c83a 	sub	r17,r6,r17
 400e134:	28c7c83a 	sub	r3,r5,r3
 400e138:	344d803a 	cmpltu	r6,r6,r17
 400e13c:	19a7c83a 	sub	r19,r3,r6
 400e140:	3825883a 	mov	r18,r7
 400e144:	983f861e 	bne	r19,zero,400df60 <__reset+0xfa81df60>
 400e148:	8809883a 	mov	r4,r17
 400e14c:	400e8d00 	call	400e8d0 <__clzsi2>
 400e150:	10800804 	addi	r2,r2,32
 400e154:	113ffe04 	addi	r4,r2,-8
 400e158:	00c007c4 	movi	r3,31
 400e15c:	193f850e 	bge	r3,r4,400df74 <__reset+0xfa81df74>
 400e160:	10bff604 	addi	r2,r2,-40
 400e164:	8884983a 	sll	r2,r17,r2
 400e168:	0023883a 	mov	r17,zero
 400e16c:	243f880e 	bge	r4,r16,400df90 <__reset+0xfa81df90>
 400e170:	00ffe034 	movhi	r3,65408
 400e174:	18ffffc4 	addi	r3,r3,-1
 400e178:	8121c83a 	sub	r16,r16,r4
 400e17c:	10c6703a 	and	r3,r2,r3
 400e180:	003f3406 	br	400de54 <__reset+0xfa81de54>
 400e184:	9100004c 	andi	r4,r18,1
 400e188:	000b883a 	mov	r5,zero
 400e18c:	0005883a 	mov	r2,zero
 400e190:	003f4806 	br	400deb4 <__reset+0xfa81deb4>
 400e194:	298cb03a 	or	r6,r5,r6
 400e198:	300cc03a 	cmpne	r6,r6,zero
 400e19c:	0005883a 	mov	r2,zero
 400e1a0:	003f6406 	br	400df34 <__reset+0xfa81df34>
 400e1a4:	10009a1e 	bne	r2,zero,400e410 <__subdf3+0x640>
 400e1a8:	82400044 	addi	r9,r16,1
 400e1ac:	4881ffcc 	andi	r2,r9,2047
 400e1b0:	02800044 	movi	r10,1
 400e1b4:	5080670e 	bge	r10,r2,400e354 <__subdf3+0x584>
 400e1b8:	0081ffc4 	movi	r2,2047
 400e1bc:	4880af26 	beq	r9,r2,400e47c <__subdf3+0x6ac>
 400e1c0:	898d883a 	add	r6,r17,r6
 400e1c4:	1945883a 	add	r2,r3,r5
 400e1c8:	3447803a 	cmpltu	r3,r6,r17
 400e1cc:	1887883a 	add	r3,r3,r2
 400e1d0:	182297fa 	slli	r17,r3,31
 400e1d4:	300cd07a 	srli	r6,r6,1
 400e1d8:	1806d07a 	srli	r3,r3,1
 400e1dc:	4821883a 	mov	r16,r9
 400e1e0:	89a2b03a 	or	r17,r17,r6
 400e1e4:	003f1b06 	br	400de54 <__reset+0xfa81de54>
 400e1e8:	0101ffc4 	movi	r4,2047
 400e1ec:	813f441e 	bne	r16,r4,400df00 <__reset+0xfa81df00>
 400e1f0:	003f1806 	br	400de54 <__reset+0xfa81de54>
 400e1f4:	843ff844 	addi	r16,r16,-31
 400e1f8:	01400804 	movi	r5,32
 400e1fc:	1408d83a 	srl	r4,r2,r16
 400e200:	19405026 	beq	r3,r5,400e344 <__subdf3+0x574>
 400e204:	01401004 	movi	r5,64
 400e208:	28c7c83a 	sub	r3,r5,r3
 400e20c:	10c4983a 	sll	r2,r2,r3
 400e210:	88a2b03a 	or	r17,r17,r2
 400e214:	8822c03a 	cmpne	r17,r17,zero
 400e218:	2462b03a 	or	r17,r4,r17
 400e21c:	0007883a 	mov	r3,zero
 400e220:	0021883a 	mov	r16,zero
 400e224:	003f6d06 	br	400dfdc <__reset+0xfa81dfdc>
 400e228:	11fff804 	addi	r7,r2,-32
 400e22c:	01000804 	movi	r4,32
 400e230:	29ced83a 	srl	r7,r5,r7
 400e234:	11004526 	beq	r2,r4,400e34c <__subdf3+0x57c>
 400e238:	01001004 	movi	r4,64
 400e23c:	2089c83a 	sub	r4,r4,r2
 400e240:	2904983a 	sll	r2,r5,r4
 400e244:	118cb03a 	or	r6,r2,r6
 400e248:	300cc03a 	cmpne	r6,r6,zero
 400e24c:	398cb03a 	or	r6,r7,r6
 400e250:	0005883a 	mov	r2,zero
 400e254:	003f3706 	br	400df34 <__reset+0xfa81df34>
 400e258:	80002a26 	beq	r16,zero,400e304 <__subdf3+0x534>
 400e25c:	0101ffc4 	movi	r4,2047
 400e260:	49006626 	beq	r9,r4,400e3fc <__subdf3+0x62c>
 400e264:	0085c83a 	sub	r2,zero,r2
 400e268:	18c02034 	orhi	r3,r3,128
 400e26c:	01000e04 	movi	r4,56
 400e270:	20807e16 	blt	r4,r2,400e46c <__subdf3+0x69c>
 400e274:	010007c4 	movi	r4,31
 400e278:	2080e716 	blt	r4,r2,400e618 <__subdf3+0x848>
 400e27c:	01000804 	movi	r4,32
 400e280:	2089c83a 	sub	r4,r4,r2
 400e284:	1914983a 	sll	r10,r3,r4
 400e288:	8890d83a 	srl	r8,r17,r2
 400e28c:	8908983a 	sll	r4,r17,r4
 400e290:	1884d83a 	srl	r2,r3,r2
 400e294:	5222b03a 	or	r17,r10,r8
 400e298:	2006c03a 	cmpne	r3,r4,zero
 400e29c:	88e2b03a 	or	r17,r17,r3
 400e2a0:	3463c83a 	sub	r17,r6,r17
 400e2a4:	2885c83a 	sub	r2,r5,r2
 400e2a8:	344d803a 	cmpltu	r6,r6,r17
 400e2ac:	1187c83a 	sub	r3,r2,r6
 400e2b0:	4821883a 	mov	r16,r9
 400e2b4:	3825883a 	mov	r18,r7
 400e2b8:	003f2306 	br	400df48 <__reset+0xfa81df48>
 400e2bc:	24d0b03a 	or	r8,r4,r19
 400e2c0:	40001b1e 	bne	r8,zero,400e330 <__subdf3+0x560>
 400e2c4:	0005883a 	mov	r2,zero
 400e2c8:	0009883a 	mov	r4,zero
 400e2cc:	0021883a 	mov	r16,zero
 400e2d0:	003f4906 	br	400dff8 <__reset+0xfa81dff8>
 400e2d4:	010007c4 	movi	r4,31
 400e2d8:	20803a16 	blt	r4,r2,400e3c4 <__subdf3+0x5f4>
 400e2dc:	01000804 	movi	r4,32
 400e2e0:	2089c83a 	sub	r4,r4,r2
 400e2e4:	2912983a 	sll	r9,r5,r4
 400e2e8:	3090d83a 	srl	r8,r6,r2
 400e2ec:	3108983a 	sll	r4,r6,r4
 400e2f0:	2884d83a 	srl	r2,r5,r2
 400e2f4:	4a12b03a 	or	r9,r9,r8
 400e2f8:	2008c03a 	cmpne	r4,r4,zero
 400e2fc:	4912b03a 	or	r9,r9,r4
 400e300:	003f4e06 	br	400e03c <__reset+0xfa81e03c>
 400e304:	1c48b03a 	or	r4,r3,r17
 400e308:	20003c26 	beq	r4,zero,400e3fc <__subdf3+0x62c>
 400e30c:	0084303a 	nor	r2,zero,r2
 400e310:	1000381e 	bne	r2,zero,400e3f4 <__subdf3+0x624>
 400e314:	3463c83a 	sub	r17,r6,r17
 400e318:	28c5c83a 	sub	r2,r5,r3
 400e31c:	344d803a 	cmpltu	r6,r6,r17
 400e320:	1187c83a 	sub	r3,r2,r6
 400e324:	4821883a 	mov	r16,r9
 400e328:	3825883a 	mov	r18,r7
 400e32c:	003f0606 	br	400df48 <__reset+0xfa81df48>
 400e330:	2023883a 	mov	r17,r4
 400e334:	003f0906 	br	400df5c <__reset+0xfa81df5c>
 400e338:	0101ffc4 	movi	r4,2047
 400e33c:	813f3a1e 	bne	r16,r4,400e028 <__reset+0xfa81e028>
 400e340:	003ec406 	br	400de54 <__reset+0xfa81de54>
 400e344:	0005883a 	mov	r2,zero
 400e348:	003fb106 	br	400e210 <__reset+0xfa81e210>
 400e34c:	0005883a 	mov	r2,zero
 400e350:	003fbc06 	br	400e244 <__reset+0xfa81e244>
 400e354:	1c44b03a 	or	r2,r3,r17
 400e358:	80008e1e 	bne	r16,zero,400e594 <__subdf3+0x7c4>
 400e35c:	1000c826 	beq	r2,zero,400e680 <__subdf3+0x8b0>
 400e360:	2984b03a 	or	r2,r5,r6
 400e364:	103ebb26 	beq	r2,zero,400de54 <__reset+0xfa81de54>
 400e368:	8989883a 	add	r4,r17,r6
 400e36c:	1945883a 	add	r2,r3,r5
 400e370:	2447803a 	cmpltu	r3,r4,r17
 400e374:	1887883a 	add	r3,r3,r2
 400e378:	1880202c 	andhi	r2,r3,128
 400e37c:	2023883a 	mov	r17,r4
 400e380:	103f1626 	beq	r2,zero,400dfdc <__reset+0xfa81dfdc>
 400e384:	00bfe034 	movhi	r2,65408
 400e388:	10bfffc4 	addi	r2,r2,-1
 400e38c:	5021883a 	mov	r16,r10
 400e390:	1886703a 	and	r3,r3,r2
 400e394:	003eaf06 	br	400de54 <__reset+0xfa81de54>
 400e398:	3825883a 	mov	r18,r7
 400e39c:	003f0f06 	br	400dfdc <__reset+0xfa81dfdc>
 400e3a0:	1c44b03a 	or	r2,r3,r17
 400e3a4:	8000251e 	bne	r16,zero,400e43c <__subdf3+0x66c>
 400e3a8:	1000661e 	bne	r2,zero,400e544 <__subdf3+0x774>
 400e3ac:	2990b03a 	or	r8,r5,r6
 400e3b0:	40009626 	beq	r8,zero,400e60c <__subdf3+0x83c>
 400e3b4:	2807883a 	mov	r3,r5
 400e3b8:	3023883a 	mov	r17,r6
 400e3bc:	3825883a 	mov	r18,r7
 400e3c0:	003ea406 	br	400de54 <__reset+0xfa81de54>
 400e3c4:	127ff804 	addi	r9,r2,-32
 400e3c8:	01000804 	movi	r4,32
 400e3cc:	2a52d83a 	srl	r9,r5,r9
 400e3d0:	11008c26 	beq	r2,r4,400e604 <__subdf3+0x834>
 400e3d4:	01001004 	movi	r4,64
 400e3d8:	2085c83a 	sub	r2,r4,r2
 400e3dc:	2884983a 	sll	r2,r5,r2
 400e3e0:	118cb03a 	or	r6,r2,r6
 400e3e4:	300cc03a 	cmpne	r6,r6,zero
 400e3e8:	4992b03a 	or	r9,r9,r6
 400e3ec:	0005883a 	mov	r2,zero
 400e3f0:	003f1206 	br	400e03c <__reset+0xfa81e03c>
 400e3f4:	0101ffc4 	movi	r4,2047
 400e3f8:	493f9c1e 	bne	r9,r4,400e26c <__reset+0xfa81e26c>
 400e3fc:	2807883a 	mov	r3,r5
 400e400:	3023883a 	mov	r17,r6
 400e404:	4821883a 	mov	r16,r9
 400e408:	3825883a 	mov	r18,r7
 400e40c:	003e9106 	br	400de54 <__reset+0xfa81de54>
 400e410:	80001f1e 	bne	r16,zero,400e490 <__subdf3+0x6c0>
 400e414:	1c48b03a 	or	r4,r3,r17
 400e418:	20005a26 	beq	r4,zero,400e584 <__subdf3+0x7b4>
 400e41c:	0084303a 	nor	r2,zero,r2
 400e420:	1000561e 	bne	r2,zero,400e57c <__subdf3+0x7ac>
 400e424:	89a3883a 	add	r17,r17,r6
 400e428:	1945883a 	add	r2,r3,r5
 400e42c:	898d803a 	cmpltu	r6,r17,r6
 400e430:	3087883a 	add	r3,r6,r2
 400e434:	4821883a 	mov	r16,r9
 400e438:	003f0506 	br	400e050 <__reset+0xfa81e050>
 400e43c:	10002b1e 	bne	r2,zero,400e4ec <__subdf3+0x71c>
 400e440:	2984b03a 	or	r2,r5,r6
 400e444:	10008026 	beq	r2,zero,400e648 <__subdf3+0x878>
 400e448:	2807883a 	mov	r3,r5
 400e44c:	3023883a 	mov	r17,r6
 400e450:	3825883a 	mov	r18,r7
 400e454:	0401ffc4 	movi	r16,2047
 400e458:	003e7e06 	br	400de54 <__reset+0xfa81de54>
 400e45c:	3809883a 	mov	r4,r7
 400e460:	0011883a 	mov	r8,zero
 400e464:	0005883a 	mov	r2,zero
 400e468:	003ee306 	br	400dff8 <__reset+0xfa81dff8>
 400e46c:	1c62b03a 	or	r17,r3,r17
 400e470:	8822c03a 	cmpne	r17,r17,zero
 400e474:	0005883a 	mov	r2,zero
 400e478:	003f8906 	br	400e2a0 <__reset+0xfa81e2a0>
 400e47c:	3809883a 	mov	r4,r7
 400e480:	4821883a 	mov	r16,r9
 400e484:	0011883a 	mov	r8,zero
 400e488:	0005883a 	mov	r2,zero
 400e48c:	003eda06 	br	400dff8 <__reset+0xfa81dff8>
 400e490:	0101ffc4 	movi	r4,2047
 400e494:	49003b26 	beq	r9,r4,400e584 <__subdf3+0x7b4>
 400e498:	0085c83a 	sub	r2,zero,r2
 400e49c:	18c02034 	orhi	r3,r3,128
 400e4a0:	01000e04 	movi	r4,56
 400e4a4:	20806e16 	blt	r4,r2,400e660 <__subdf3+0x890>
 400e4a8:	010007c4 	movi	r4,31
 400e4ac:	20807716 	blt	r4,r2,400e68c <__subdf3+0x8bc>
 400e4b0:	01000804 	movi	r4,32
 400e4b4:	2089c83a 	sub	r4,r4,r2
 400e4b8:	1914983a 	sll	r10,r3,r4
 400e4bc:	8890d83a 	srl	r8,r17,r2
 400e4c0:	8908983a 	sll	r4,r17,r4
 400e4c4:	1884d83a 	srl	r2,r3,r2
 400e4c8:	5222b03a 	or	r17,r10,r8
 400e4cc:	2006c03a 	cmpne	r3,r4,zero
 400e4d0:	88e2b03a 	or	r17,r17,r3
 400e4d4:	89a3883a 	add	r17,r17,r6
 400e4d8:	1145883a 	add	r2,r2,r5
 400e4dc:	898d803a 	cmpltu	r6,r17,r6
 400e4e0:	3087883a 	add	r3,r6,r2
 400e4e4:	4821883a 	mov	r16,r9
 400e4e8:	003ed906 	br	400e050 <__reset+0xfa81e050>
 400e4ec:	2984b03a 	or	r2,r5,r6
 400e4f0:	10004226 	beq	r2,zero,400e5fc <__subdf3+0x82c>
 400e4f4:	1808d0fa 	srli	r4,r3,3
 400e4f8:	8822d0fa 	srli	r17,r17,3
 400e4fc:	1806977a 	slli	r3,r3,29
 400e500:	2080022c 	andhi	r2,r4,8
 400e504:	1c62b03a 	or	r17,r3,r17
 400e508:	10000826 	beq	r2,zero,400e52c <__subdf3+0x75c>
 400e50c:	2812d0fa 	srli	r9,r5,3
 400e510:	4880022c 	andhi	r2,r9,8
 400e514:	1000051e 	bne	r2,zero,400e52c <__subdf3+0x75c>
 400e518:	300cd0fa 	srli	r6,r6,3
 400e51c:	2804977a 	slli	r2,r5,29
 400e520:	4809883a 	mov	r4,r9
 400e524:	3825883a 	mov	r18,r7
 400e528:	11a2b03a 	or	r17,r2,r6
 400e52c:	8806d77a 	srli	r3,r17,29
 400e530:	200890fa 	slli	r4,r4,3
 400e534:	882290fa 	slli	r17,r17,3
 400e538:	0401ffc4 	movi	r16,2047
 400e53c:	1906b03a 	or	r3,r3,r4
 400e540:	003e4406 	br	400de54 <__reset+0xfa81de54>
 400e544:	2984b03a 	or	r2,r5,r6
 400e548:	103e4226 	beq	r2,zero,400de54 <__reset+0xfa81de54>
 400e54c:	8989c83a 	sub	r4,r17,r6
 400e550:	8911803a 	cmpltu	r8,r17,r4
 400e554:	1945c83a 	sub	r2,r3,r5
 400e558:	1205c83a 	sub	r2,r2,r8
 400e55c:	1200202c 	andhi	r8,r2,128
 400e560:	403e9a26 	beq	r8,zero,400dfcc <__reset+0xfa81dfcc>
 400e564:	3463c83a 	sub	r17,r6,r17
 400e568:	28c5c83a 	sub	r2,r5,r3
 400e56c:	344d803a 	cmpltu	r6,r6,r17
 400e570:	1187c83a 	sub	r3,r2,r6
 400e574:	3825883a 	mov	r18,r7
 400e578:	003e3606 	br	400de54 <__reset+0xfa81de54>
 400e57c:	0101ffc4 	movi	r4,2047
 400e580:	493fc71e 	bne	r9,r4,400e4a0 <__reset+0xfa81e4a0>
 400e584:	2807883a 	mov	r3,r5
 400e588:	3023883a 	mov	r17,r6
 400e58c:	4821883a 	mov	r16,r9
 400e590:	003e3006 	br	400de54 <__reset+0xfa81de54>
 400e594:	10003626 	beq	r2,zero,400e670 <__subdf3+0x8a0>
 400e598:	2984b03a 	or	r2,r5,r6
 400e59c:	10001726 	beq	r2,zero,400e5fc <__subdf3+0x82c>
 400e5a0:	1808d0fa 	srli	r4,r3,3
 400e5a4:	8822d0fa 	srli	r17,r17,3
 400e5a8:	1806977a 	slli	r3,r3,29
 400e5ac:	2080022c 	andhi	r2,r4,8
 400e5b0:	1c62b03a 	or	r17,r3,r17
 400e5b4:	10000726 	beq	r2,zero,400e5d4 <__subdf3+0x804>
 400e5b8:	2812d0fa 	srli	r9,r5,3
 400e5bc:	4880022c 	andhi	r2,r9,8
 400e5c0:	1000041e 	bne	r2,zero,400e5d4 <__subdf3+0x804>
 400e5c4:	300cd0fa 	srli	r6,r6,3
 400e5c8:	2804977a 	slli	r2,r5,29
 400e5cc:	4809883a 	mov	r4,r9
 400e5d0:	11a2b03a 	or	r17,r2,r6
 400e5d4:	8806d77a 	srli	r3,r17,29
 400e5d8:	200890fa 	slli	r4,r4,3
 400e5dc:	882290fa 	slli	r17,r17,3
 400e5e0:	3825883a 	mov	r18,r7
 400e5e4:	1906b03a 	or	r3,r3,r4
 400e5e8:	0401ffc4 	movi	r16,2047
 400e5ec:	003e1906 	br	400de54 <__reset+0xfa81de54>
 400e5f0:	000b883a 	mov	r5,zero
 400e5f4:	0005883a 	mov	r2,zero
 400e5f8:	003e2e06 	br	400deb4 <__reset+0xfa81deb4>
 400e5fc:	0401ffc4 	movi	r16,2047
 400e600:	003e1406 	br	400de54 <__reset+0xfa81de54>
 400e604:	0005883a 	mov	r2,zero
 400e608:	003f7506 	br	400e3e0 <__reset+0xfa81e3e0>
 400e60c:	0005883a 	mov	r2,zero
 400e610:	0009883a 	mov	r4,zero
 400e614:	003e7806 	br	400dff8 <__reset+0xfa81dff8>
 400e618:	123ff804 	addi	r8,r2,-32
 400e61c:	01000804 	movi	r4,32
 400e620:	1a10d83a 	srl	r8,r3,r8
 400e624:	11002526 	beq	r2,r4,400e6bc <__subdf3+0x8ec>
 400e628:	01001004 	movi	r4,64
 400e62c:	2085c83a 	sub	r2,r4,r2
 400e630:	1884983a 	sll	r2,r3,r2
 400e634:	1444b03a 	or	r2,r2,r17
 400e638:	1004c03a 	cmpne	r2,r2,zero
 400e63c:	40a2b03a 	or	r17,r8,r2
 400e640:	0005883a 	mov	r2,zero
 400e644:	003f1606 	br	400e2a0 <__reset+0xfa81e2a0>
 400e648:	02000434 	movhi	r8,16
 400e64c:	0009883a 	mov	r4,zero
 400e650:	423fffc4 	addi	r8,r8,-1
 400e654:	00bfffc4 	movi	r2,-1
 400e658:	0401ffc4 	movi	r16,2047
 400e65c:	003e6606 	br	400dff8 <__reset+0xfa81dff8>
 400e660:	1c62b03a 	or	r17,r3,r17
 400e664:	8822c03a 	cmpne	r17,r17,zero
 400e668:	0005883a 	mov	r2,zero
 400e66c:	003f9906 	br	400e4d4 <__reset+0xfa81e4d4>
 400e670:	2807883a 	mov	r3,r5
 400e674:	3023883a 	mov	r17,r6
 400e678:	0401ffc4 	movi	r16,2047
 400e67c:	003df506 	br	400de54 <__reset+0xfa81de54>
 400e680:	2807883a 	mov	r3,r5
 400e684:	3023883a 	mov	r17,r6
 400e688:	003df206 	br	400de54 <__reset+0xfa81de54>
 400e68c:	123ff804 	addi	r8,r2,-32
 400e690:	01000804 	movi	r4,32
 400e694:	1a10d83a 	srl	r8,r3,r8
 400e698:	11000a26 	beq	r2,r4,400e6c4 <__subdf3+0x8f4>
 400e69c:	01001004 	movi	r4,64
 400e6a0:	2085c83a 	sub	r2,r4,r2
 400e6a4:	1884983a 	sll	r2,r3,r2
 400e6a8:	1444b03a 	or	r2,r2,r17
 400e6ac:	1004c03a 	cmpne	r2,r2,zero
 400e6b0:	40a2b03a 	or	r17,r8,r2
 400e6b4:	0005883a 	mov	r2,zero
 400e6b8:	003f8606 	br	400e4d4 <__reset+0xfa81e4d4>
 400e6bc:	0005883a 	mov	r2,zero
 400e6c0:	003fdc06 	br	400e634 <__reset+0xfa81e634>
 400e6c4:	0005883a 	mov	r2,zero
 400e6c8:	003ff706 	br	400e6a8 <__reset+0xfa81e6a8>

0400e6cc <__fixdfsi>:
 400e6cc:	280cd53a 	srli	r6,r5,20
 400e6d0:	00c00434 	movhi	r3,16
 400e6d4:	18ffffc4 	addi	r3,r3,-1
 400e6d8:	3181ffcc 	andi	r6,r6,2047
 400e6dc:	01c0ff84 	movi	r7,1022
 400e6e0:	28c6703a 	and	r3,r5,r3
 400e6e4:	280ad7fa 	srli	r5,r5,31
 400e6e8:	3980120e 	bge	r7,r6,400e734 <__fixdfsi+0x68>
 400e6ec:	00810744 	movi	r2,1053
 400e6f0:	11800c16 	blt	r2,r6,400e724 <__fixdfsi+0x58>
 400e6f4:	00810cc4 	movi	r2,1075
 400e6f8:	1185c83a 	sub	r2,r2,r6
 400e6fc:	01c007c4 	movi	r7,31
 400e700:	18c00434 	orhi	r3,r3,16
 400e704:	38800d16 	blt	r7,r2,400e73c <__fixdfsi+0x70>
 400e708:	31befb44 	addi	r6,r6,-1043
 400e70c:	2084d83a 	srl	r2,r4,r2
 400e710:	1986983a 	sll	r3,r3,r6
 400e714:	1884b03a 	or	r2,r3,r2
 400e718:	28000726 	beq	r5,zero,400e738 <__fixdfsi+0x6c>
 400e71c:	0085c83a 	sub	r2,zero,r2
 400e720:	f800283a 	ret
 400e724:	00a00034 	movhi	r2,32768
 400e728:	10bfffc4 	addi	r2,r2,-1
 400e72c:	2885883a 	add	r2,r5,r2
 400e730:	f800283a 	ret
 400e734:	0005883a 	mov	r2,zero
 400e738:	f800283a 	ret
 400e73c:	008104c4 	movi	r2,1043
 400e740:	1185c83a 	sub	r2,r2,r6
 400e744:	1884d83a 	srl	r2,r3,r2
 400e748:	003ff306 	br	400e718 <__reset+0xfa81e718>

0400e74c <__floatsidf>:
 400e74c:	defffd04 	addi	sp,sp,-12
 400e750:	dfc00215 	stw	ra,8(sp)
 400e754:	dc400115 	stw	r17,4(sp)
 400e758:	dc000015 	stw	r16,0(sp)
 400e75c:	20002b26 	beq	r4,zero,400e80c <__floatsidf+0xc0>
 400e760:	2023883a 	mov	r17,r4
 400e764:	2020d7fa 	srli	r16,r4,31
 400e768:	20002d16 	blt	r4,zero,400e820 <__floatsidf+0xd4>
 400e76c:	8809883a 	mov	r4,r17
 400e770:	400e8d00 	call	400e8d0 <__clzsi2>
 400e774:	01410784 	movi	r5,1054
 400e778:	288bc83a 	sub	r5,r5,r2
 400e77c:	01010cc4 	movi	r4,1075
 400e780:	2149c83a 	sub	r4,r4,r5
 400e784:	00c007c4 	movi	r3,31
 400e788:	1900160e 	bge	r3,r4,400e7e4 <__floatsidf+0x98>
 400e78c:	00c104c4 	movi	r3,1043
 400e790:	1947c83a 	sub	r3,r3,r5
 400e794:	88c6983a 	sll	r3,r17,r3
 400e798:	00800434 	movhi	r2,16
 400e79c:	10bfffc4 	addi	r2,r2,-1
 400e7a0:	1886703a 	and	r3,r3,r2
 400e7a4:	2941ffcc 	andi	r5,r5,2047
 400e7a8:	800d883a 	mov	r6,r16
 400e7ac:	0005883a 	mov	r2,zero
 400e7b0:	280a953a 	slli	r5,r5,20
 400e7b4:	31803fcc 	andi	r6,r6,255
 400e7b8:	01000434 	movhi	r4,16
 400e7bc:	300c97fa 	slli	r6,r6,31
 400e7c0:	213fffc4 	addi	r4,r4,-1
 400e7c4:	1906703a 	and	r3,r3,r4
 400e7c8:	1946b03a 	or	r3,r3,r5
 400e7cc:	1986b03a 	or	r3,r3,r6
 400e7d0:	dfc00217 	ldw	ra,8(sp)
 400e7d4:	dc400117 	ldw	r17,4(sp)
 400e7d8:	dc000017 	ldw	r16,0(sp)
 400e7dc:	dec00304 	addi	sp,sp,12
 400e7e0:	f800283a 	ret
 400e7e4:	00c002c4 	movi	r3,11
 400e7e8:	1887c83a 	sub	r3,r3,r2
 400e7ec:	88c6d83a 	srl	r3,r17,r3
 400e7f0:	8904983a 	sll	r2,r17,r4
 400e7f4:	01000434 	movhi	r4,16
 400e7f8:	213fffc4 	addi	r4,r4,-1
 400e7fc:	2941ffcc 	andi	r5,r5,2047
 400e800:	1906703a 	and	r3,r3,r4
 400e804:	800d883a 	mov	r6,r16
 400e808:	003fe906 	br	400e7b0 <__reset+0xfa81e7b0>
 400e80c:	000d883a 	mov	r6,zero
 400e810:	000b883a 	mov	r5,zero
 400e814:	0007883a 	mov	r3,zero
 400e818:	0005883a 	mov	r2,zero
 400e81c:	003fe406 	br	400e7b0 <__reset+0xfa81e7b0>
 400e820:	0123c83a 	sub	r17,zero,r4
 400e824:	003fd106 	br	400e76c <__reset+0xfa81e76c>

0400e828 <__floatunsidf>:
 400e828:	defffe04 	addi	sp,sp,-8
 400e82c:	dc000015 	stw	r16,0(sp)
 400e830:	dfc00115 	stw	ra,4(sp)
 400e834:	2021883a 	mov	r16,r4
 400e838:	20002226 	beq	r4,zero,400e8c4 <__floatunsidf+0x9c>
 400e83c:	400e8d00 	call	400e8d0 <__clzsi2>
 400e840:	01010784 	movi	r4,1054
 400e844:	2089c83a 	sub	r4,r4,r2
 400e848:	01810cc4 	movi	r6,1075
 400e84c:	310dc83a 	sub	r6,r6,r4
 400e850:	00c007c4 	movi	r3,31
 400e854:	1980120e 	bge	r3,r6,400e8a0 <__floatunsidf+0x78>
 400e858:	00c104c4 	movi	r3,1043
 400e85c:	1907c83a 	sub	r3,r3,r4
 400e860:	80ca983a 	sll	r5,r16,r3
 400e864:	00800434 	movhi	r2,16
 400e868:	10bfffc4 	addi	r2,r2,-1
 400e86c:	2101ffcc 	andi	r4,r4,2047
 400e870:	0021883a 	mov	r16,zero
 400e874:	288a703a 	and	r5,r5,r2
 400e878:	2008953a 	slli	r4,r4,20
 400e87c:	00c00434 	movhi	r3,16
 400e880:	18ffffc4 	addi	r3,r3,-1
 400e884:	28c6703a 	and	r3,r5,r3
 400e888:	8005883a 	mov	r2,r16
 400e88c:	1906b03a 	or	r3,r3,r4
 400e890:	dfc00117 	ldw	ra,4(sp)
 400e894:	dc000017 	ldw	r16,0(sp)
 400e898:	dec00204 	addi	sp,sp,8
 400e89c:	f800283a 	ret
 400e8a0:	00c002c4 	movi	r3,11
 400e8a4:	188bc83a 	sub	r5,r3,r2
 400e8a8:	814ad83a 	srl	r5,r16,r5
 400e8ac:	00c00434 	movhi	r3,16
 400e8b0:	18ffffc4 	addi	r3,r3,-1
 400e8b4:	81a0983a 	sll	r16,r16,r6
 400e8b8:	2101ffcc 	andi	r4,r4,2047
 400e8bc:	28ca703a 	and	r5,r5,r3
 400e8c0:	003fed06 	br	400e878 <__reset+0xfa81e878>
 400e8c4:	0009883a 	mov	r4,zero
 400e8c8:	000b883a 	mov	r5,zero
 400e8cc:	003fea06 	br	400e878 <__reset+0xfa81e878>

0400e8d0 <__clzsi2>:
 400e8d0:	00bfffd4 	movui	r2,65535
 400e8d4:	11000536 	bltu	r2,r4,400e8ec <__clzsi2+0x1c>
 400e8d8:	00803fc4 	movi	r2,255
 400e8dc:	11000f36 	bltu	r2,r4,400e91c <__clzsi2+0x4c>
 400e8e0:	00800804 	movi	r2,32
 400e8e4:	0007883a 	mov	r3,zero
 400e8e8:	00000506 	br	400e900 <__clzsi2+0x30>
 400e8ec:	00804034 	movhi	r2,256
 400e8f0:	10bfffc4 	addi	r2,r2,-1
 400e8f4:	11000c2e 	bgeu	r2,r4,400e928 <__clzsi2+0x58>
 400e8f8:	00800204 	movi	r2,8
 400e8fc:	00c00604 	movi	r3,24
 400e900:	20c8d83a 	srl	r4,r4,r3
 400e904:	00c10074 	movhi	r3,1025
 400e908:	18d3f604 	addi	r3,r3,20440
 400e90c:	1909883a 	add	r4,r3,r4
 400e910:	20c00003 	ldbu	r3,0(r4)
 400e914:	10c5c83a 	sub	r2,r2,r3
 400e918:	f800283a 	ret
 400e91c:	00800604 	movi	r2,24
 400e920:	00c00204 	movi	r3,8
 400e924:	003ff606 	br	400e900 <__reset+0xfa81e900>
 400e928:	00800404 	movi	r2,16
 400e92c:	1007883a 	mov	r3,r2
 400e930:	003ff306 	br	400e900 <__reset+0xfa81e900>

0400e934 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 400e934:	defff504 	addi	sp,sp,-44
 400e938:	df000a15 	stw	fp,40(sp)
 400e93c:	df000a04 	addi	fp,sp,40
 400e940:	e13ffc15 	stw	r4,-16(fp)
 400e944:	e17ffd15 	stw	r5,-12(fp)
 400e948:	e1bffe15 	stw	r6,-8(fp)
 400e94c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 400e950:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 400e954:	d0a02117 	ldw	r2,-32636(gp)
  
  if (alt_ticks_per_second ())
 400e958:	10003c26 	beq	r2,zero,400ea4c <alt_alarm_start+0x118>
  {
    if (alarm)
 400e95c:	e0bffc17 	ldw	r2,-16(fp)
 400e960:	10003826 	beq	r2,zero,400ea44 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 400e964:	e0bffc17 	ldw	r2,-16(fp)
 400e968:	e0fffe17 	ldw	r3,-8(fp)
 400e96c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 400e970:	e0bffc17 	ldw	r2,-16(fp)
 400e974:	e0ffff17 	ldw	r3,-4(fp)
 400e978:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400e97c:	0005303a 	rdctl	r2,status
 400e980:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400e984:	e0fff917 	ldw	r3,-28(fp)
 400e988:	00bfff84 	movi	r2,-2
 400e98c:	1884703a 	and	r2,r3,r2
 400e990:	1001703a 	wrctl	status,r2
  
  return context;
 400e994:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 400e998:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 400e99c:	d0a02217 	ldw	r2,-32632(gp)
      
      current_nticks = alt_nticks();
 400e9a0:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 400e9a4:	e0fffd17 	ldw	r3,-12(fp)
 400e9a8:	e0bff617 	ldw	r2,-40(fp)
 400e9ac:	1885883a 	add	r2,r3,r2
 400e9b0:	10c00044 	addi	r3,r2,1
 400e9b4:	e0bffc17 	ldw	r2,-16(fp)
 400e9b8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 400e9bc:	e0bffc17 	ldw	r2,-16(fp)
 400e9c0:	10c00217 	ldw	r3,8(r2)
 400e9c4:	e0bff617 	ldw	r2,-40(fp)
 400e9c8:	1880042e 	bgeu	r3,r2,400e9dc <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 400e9cc:	e0bffc17 	ldw	r2,-16(fp)
 400e9d0:	00c00044 	movi	r3,1
 400e9d4:	10c00405 	stb	r3,16(r2)
 400e9d8:	00000206 	br	400e9e4 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 400e9dc:	e0bffc17 	ldw	r2,-16(fp)
 400e9e0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 400e9e4:	e0bffc17 	ldw	r2,-16(fp)
 400e9e8:	d0e00f04 	addi	r3,gp,-32708
 400e9ec:	e0fffa15 	stw	r3,-24(fp)
 400e9f0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 400e9f4:	e0bffb17 	ldw	r2,-20(fp)
 400e9f8:	e0fffa17 	ldw	r3,-24(fp)
 400e9fc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 400ea00:	e0bffa17 	ldw	r2,-24(fp)
 400ea04:	10c00017 	ldw	r3,0(r2)
 400ea08:	e0bffb17 	ldw	r2,-20(fp)
 400ea0c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 400ea10:	e0bffa17 	ldw	r2,-24(fp)
 400ea14:	10800017 	ldw	r2,0(r2)
 400ea18:	e0fffb17 	ldw	r3,-20(fp)
 400ea1c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 400ea20:	e0bffa17 	ldw	r2,-24(fp)
 400ea24:	e0fffb17 	ldw	r3,-20(fp)
 400ea28:	10c00015 	stw	r3,0(r2)
 400ea2c:	e0bff817 	ldw	r2,-32(fp)
 400ea30:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400ea34:	e0bff717 	ldw	r2,-36(fp)
 400ea38:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 400ea3c:	0005883a 	mov	r2,zero
 400ea40:	00000306 	br	400ea50 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 400ea44:	00bffa84 	movi	r2,-22
 400ea48:	00000106 	br	400ea50 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 400ea4c:	00bfde84 	movi	r2,-134
  }
}
 400ea50:	e037883a 	mov	sp,fp
 400ea54:	df000017 	ldw	fp,0(sp)
 400ea58:	dec00104 	addi	sp,sp,4
 400ea5c:	f800283a 	ret

0400ea60 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400ea60:	defffe04 	addi	sp,sp,-8
 400ea64:	dfc00115 	stw	ra,4(sp)
 400ea68:	df000015 	stw	fp,0(sp)
 400ea6c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400ea70:	d0a00c17 	ldw	r2,-32720(gp)
 400ea74:	10000326 	beq	r2,zero,400ea84 <alt_get_errno+0x24>
 400ea78:	d0a00c17 	ldw	r2,-32720(gp)
 400ea7c:	103ee83a 	callr	r2
 400ea80:	00000106 	br	400ea88 <alt_get_errno+0x28>
 400ea84:	d0a01c04 	addi	r2,gp,-32656
}
 400ea88:	e037883a 	mov	sp,fp
 400ea8c:	dfc00117 	ldw	ra,4(sp)
 400ea90:	df000017 	ldw	fp,0(sp)
 400ea94:	dec00204 	addi	sp,sp,8
 400ea98:	f800283a 	ret

0400ea9c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 400ea9c:	defffb04 	addi	sp,sp,-20
 400eaa0:	dfc00415 	stw	ra,16(sp)
 400eaa4:	df000315 	stw	fp,12(sp)
 400eaa8:	df000304 	addi	fp,sp,12
 400eaac:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 400eab0:	e0bfff17 	ldw	r2,-4(fp)
 400eab4:	10000616 	blt	r2,zero,400ead0 <close+0x34>
 400eab8:	e0bfff17 	ldw	r2,-4(fp)
 400eabc:	10c00324 	muli	r3,r2,12
 400eac0:	00810074 	movhi	r2,1025
 400eac4:	10975204 	addi	r2,r2,23880
 400eac8:	1885883a 	add	r2,r3,r2
 400eacc:	00000106 	br	400ead4 <close+0x38>
 400ead0:	0005883a 	mov	r2,zero
 400ead4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 400ead8:	e0bffd17 	ldw	r2,-12(fp)
 400eadc:	10001926 	beq	r2,zero,400eb44 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 400eae0:	e0bffd17 	ldw	r2,-12(fp)
 400eae4:	10800017 	ldw	r2,0(r2)
 400eae8:	10800417 	ldw	r2,16(r2)
 400eaec:	10000626 	beq	r2,zero,400eb08 <close+0x6c>
 400eaf0:	e0bffd17 	ldw	r2,-12(fp)
 400eaf4:	10800017 	ldw	r2,0(r2)
 400eaf8:	10800417 	ldw	r2,16(r2)
 400eafc:	e13ffd17 	ldw	r4,-12(fp)
 400eb00:	103ee83a 	callr	r2
 400eb04:	00000106 	br	400eb0c <close+0x70>
 400eb08:	0005883a 	mov	r2,zero
 400eb0c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 400eb10:	e13fff17 	ldw	r4,-4(fp)
 400eb14:	400f3100 	call	400f310 <alt_release_fd>
    if (rval < 0)
 400eb18:	e0bffe17 	ldw	r2,-8(fp)
 400eb1c:	1000070e 	bge	r2,zero,400eb3c <close+0xa0>
    {
      ALT_ERRNO = -rval;
 400eb20:	400ea600 	call	400ea60 <alt_get_errno>
 400eb24:	1007883a 	mov	r3,r2
 400eb28:	e0bffe17 	ldw	r2,-8(fp)
 400eb2c:	0085c83a 	sub	r2,zero,r2
 400eb30:	18800015 	stw	r2,0(r3)
      return -1;
 400eb34:	00bfffc4 	movi	r2,-1
 400eb38:	00000706 	br	400eb58 <close+0xbc>
    }
    return 0;
 400eb3c:	0005883a 	mov	r2,zero
 400eb40:	00000506 	br	400eb58 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400eb44:	400ea600 	call	400ea60 <alt_get_errno>
 400eb48:	1007883a 	mov	r3,r2
 400eb4c:	00801444 	movi	r2,81
 400eb50:	18800015 	stw	r2,0(r3)
    return -1;
 400eb54:	00bfffc4 	movi	r2,-1
  }
}
 400eb58:	e037883a 	mov	sp,fp
 400eb5c:	dfc00117 	ldw	ra,4(sp)
 400eb60:	df000017 	ldw	fp,0(sp)
 400eb64:	dec00204 	addi	sp,sp,8
 400eb68:	f800283a 	ret

0400eb6c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 400eb6c:	defffc04 	addi	sp,sp,-16
 400eb70:	df000315 	stw	fp,12(sp)
 400eb74:	df000304 	addi	fp,sp,12
 400eb78:	e13ffd15 	stw	r4,-12(fp)
 400eb7c:	e17ffe15 	stw	r5,-8(fp)
 400eb80:	e1bfff15 	stw	r6,-4(fp)
  return len;
 400eb84:	e0bfff17 	ldw	r2,-4(fp)
}
 400eb88:	e037883a 	mov	sp,fp
 400eb8c:	df000017 	ldw	fp,0(sp)
 400eb90:	dec00104 	addi	sp,sp,4
 400eb94:	f800283a 	ret

0400eb98 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400eb98:	defffe04 	addi	sp,sp,-8
 400eb9c:	dfc00115 	stw	ra,4(sp)
 400eba0:	df000015 	stw	fp,0(sp)
 400eba4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400eba8:	d0a00c17 	ldw	r2,-32720(gp)
 400ebac:	10000326 	beq	r2,zero,400ebbc <alt_get_errno+0x24>
 400ebb0:	d0a00c17 	ldw	r2,-32720(gp)
 400ebb4:	103ee83a 	callr	r2
 400ebb8:	00000106 	br	400ebc0 <alt_get_errno+0x28>
 400ebbc:	d0a01c04 	addi	r2,gp,-32656
}
 400ebc0:	e037883a 	mov	sp,fp
 400ebc4:	dfc00117 	ldw	ra,4(sp)
 400ebc8:	df000017 	ldw	fp,0(sp)
 400ebcc:	dec00204 	addi	sp,sp,8
 400ebd0:	f800283a 	ret

0400ebd4 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 400ebd4:	defffb04 	addi	sp,sp,-20
 400ebd8:	dfc00415 	stw	ra,16(sp)
 400ebdc:	df000315 	stw	fp,12(sp)
 400ebe0:	df000304 	addi	fp,sp,12
 400ebe4:	e13ffe15 	stw	r4,-8(fp)
 400ebe8:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400ebec:	e0bffe17 	ldw	r2,-8(fp)
 400ebf0:	10000616 	blt	r2,zero,400ec0c <fstat+0x38>
 400ebf4:	e0bffe17 	ldw	r2,-8(fp)
 400ebf8:	10c00324 	muli	r3,r2,12
 400ebfc:	00810074 	movhi	r2,1025
 400ec00:	10975204 	addi	r2,r2,23880
 400ec04:	1885883a 	add	r2,r3,r2
 400ec08:	00000106 	br	400ec10 <fstat+0x3c>
 400ec0c:	0005883a 	mov	r2,zero
 400ec10:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 400ec14:	e0bffd17 	ldw	r2,-12(fp)
 400ec18:	10001026 	beq	r2,zero,400ec5c <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 400ec1c:	e0bffd17 	ldw	r2,-12(fp)
 400ec20:	10800017 	ldw	r2,0(r2)
 400ec24:	10800817 	ldw	r2,32(r2)
 400ec28:	10000726 	beq	r2,zero,400ec48 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
 400ec2c:	e0bffd17 	ldw	r2,-12(fp)
 400ec30:	10800017 	ldw	r2,0(r2)
 400ec34:	10800817 	ldw	r2,32(r2)
 400ec38:	e17fff17 	ldw	r5,-4(fp)
 400ec3c:	e13ffd17 	ldw	r4,-12(fp)
 400ec40:	103ee83a 	callr	r2
 400ec44:	00000a06 	br	400ec70 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 400ec48:	e0bfff17 	ldw	r2,-4(fp)
 400ec4c:	00c80004 	movi	r3,8192
 400ec50:	10c00115 	stw	r3,4(r2)
      return 0;
 400ec54:	0005883a 	mov	r2,zero
 400ec58:	00000506 	br	400ec70 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400ec5c:	400eb980 	call	400eb98 <alt_get_errno>
 400ec60:	1007883a 	mov	r3,r2
 400ec64:	00801444 	movi	r2,81
 400ec68:	18800015 	stw	r2,0(r3)
    return -1;
 400ec6c:	00bfffc4 	movi	r2,-1
  }
}
 400ec70:	e037883a 	mov	sp,fp
 400ec74:	dfc00117 	ldw	ra,4(sp)
 400ec78:	df000017 	ldw	fp,0(sp)
 400ec7c:	dec00204 	addi	sp,sp,8
 400ec80:	f800283a 	ret

0400ec84 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 400ec84:	defff904 	addi	sp,sp,-28
 400ec88:	dfc00615 	stw	ra,24(sp)
 400ec8c:	df000515 	stw	fp,20(sp)
 400ec90:	df000504 	addi	fp,sp,20
 400ec94:	e13ffc15 	stw	r4,-16(fp)
 400ec98:	e17ffd15 	stw	r5,-12(fp)
 400ec9c:	e1bffe15 	stw	r6,-8(fp)
 400eca0:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 400eca4:	e0800217 	ldw	r2,8(fp)
 400eca8:	d8800015 	stw	r2,0(sp)
 400ecac:	e1ffff17 	ldw	r7,-4(fp)
 400ecb0:	e1bffe17 	ldw	r6,-8(fp)
 400ecb4:	e17ffd17 	ldw	r5,-12(fp)
 400ecb8:	e13ffc17 	ldw	r4,-16(fp)
 400ecbc:	400ee340 	call	400ee34 <alt_iic_isr_register>
}  
 400ecc0:	e037883a 	mov	sp,fp
 400ecc4:	dfc00117 	ldw	ra,4(sp)
 400ecc8:	df000017 	ldw	fp,0(sp)
 400eccc:	dec00204 	addi	sp,sp,8
 400ecd0:	f800283a 	ret

0400ecd4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 400ecd4:	defff904 	addi	sp,sp,-28
 400ecd8:	df000615 	stw	fp,24(sp)
 400ecdc:	df000604 	addi	fp,sp,24
 400ece0:	e13ffe15 	stw	r4,-8(fp)
 400ece4:	e17fff15 	stw	r5,-4(fp)
 400ece8:	e0bfff17 	ldw	r2,-4(fp)
 400ecec:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400ecf0:	0005303a 	rdctl	r2,status
 400ecf4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400ecf8:	e0fffb17 	ldw	r3,-20(fp)
 400ecfc:	00bfff84 	movi	r2,-2
 400ed00:	1884703a 	and	r2,r3,r2
 400ed04:	1001703a 	wrctl	status,r2
  
  return context;
 400ed08:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 400ed0c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 400ed10:	00c00044 	movi	r3,1
 400ed14:	e0bffa17 	ldw	r2,-24(fp)
 400ed18:	1884983a 	sll	r2,r3,r2
 400ed1c:	1007883a 	mov	r3,r2
 400ed20:	d0a01d17 	ldw	r2,-32652(gp)
 400ed24:	1884b03a 	or	r2,r3,r2
 400ed28:	d0a01d15 	stw	r2,-32652(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 400ed2c:	d0a01d17 	ldw	r2,-32652(gp)
 400ed30:	100170fa 	wrctl	ienable,r2
 400ed34:	e0bffc17 	ldw	r2,-16(fp)
 400ed38:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400ed3c:	e0bffd17 	ldw	r2,-12(fp)
 400ed40:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 400ed44:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 400ed48:	0001883a 	nop
}
 400ed4c:	e037883a 	mov	sp,fp
 400ed50:	df000017 	ldw	fp,0(sp)
 400ed54:	dec00104 	addi	sp,sp,4
 400ed58:	f800283a 	ret

0400ed5c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 400ed5c:	defff904 	addi	sp,sp,-28
 400ed60:	df000615 	stw	fp,24(sp)
 400ed64:	df000604 	addi	fp,sp,24
 400ed68:	e13ffe15 	stw	r4,-8(fp)
 400ed6c:	e17fff15 	stw	r5,-4(fp)
 400ed70:	e0bfff17 	ldw	r2,-4(fp)
 400ed74:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400ed78:	0005303a 	rdctl	r2,status
 400ed7c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400ed80:	e0fffb17 	ldw	r3,-20(fp)
 400ed84:	00bfff84 	movi	r2,-2
 400ed88:	1884703a 	and	r2,r3,r2
 400ed8c:	1001703a 	wrctl	status,r2
  
  return context;
 400ed90:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 400ed94:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 400ed98:	00c00044 	movi	r3,1
 400ed9c:	e0bffa17 	ldw	r2,-24(fp)
 400eda0:	1884983a 	sll	r2,r3,r2
 400eda4:	0084303a 	nor	r2,zero,r2
 400eda8:	1007883a 	mov	r3,r2
 400edac:	d0a01d17 	ldw	r2,-32652(gp)
 400edb0:	1884703a 	and	r2,r3,r2
 400edb4:	d0a01d15 	stw	r2,-32652(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 400edb8:	d0a01d17 	ldw	r2,-32652(gp)
 400edbc:	100170fa 	wrctl	ienable,r2
 400edc0:	e0bffc17 	ldw	r2,-16(fp)
 400edc4:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400edc8:	e0bffd17 	ldw	r2,-12(fp)
 400edcc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 400edd0:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 400edd4:	0001883a 	nop
}
 400edd8:	e037883a 	mov	sp,fp
 400eddc:	df000017 	ldw	fp,0(sp)
 400ede0:	dec00104 	addi	sp,sp,4
 400ede4:	f800283a 	ret

0400ede8 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 400ede8:	defffc04 	addi	sp,sp,-16
 400edec:	df000315 	stw	fp,12(sp)
 400edf0:	df000304 	addi	fp,sp,12
 400edf4:	e13ffe15 	stw	r4,-8(fp)
 400edf8:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 400edfc:	000530fa 	rdctl	r2,ienable
 400ee00:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 400ee04:	00c00044 	movi	r3,1
 400ee08:	e0bfff17 	ldw	r2,-4(fp)
 400ee0c:	1884983a 	sll	r2,r3,r2
 400ee10:	1007883a 	mov	r3,r2
 400ee14:	e0bffd17 	ldw	r2,-12(fp)
 400ee18:	1884703a 	and	r2,r3,r2
 400ee1c:	1004c03a 	cmpne	r2,r2,zero
 400ee20:	10803fcc 	andi	r2,r2,255
}
 400ee24:	e037883a 	mov	sp,fp
 400ee28:	df000017 	ldw	fp,0(sp)
 400ee2c:	dec00104 	addi	sp,sp,4
 400ee30:	f800283a 	ret

0400ee34 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 400ee34:	defff504 	addi	sp,sp,-44
 400ee38:	dfc00a15 	stw	ra,40(sp)
 400ee3c:	df000915 	stw	fp,36(sp)
 400ee40:	df000904 	addi	fp,sp,36
 400ee44:	e13ffc15 	stw	r4,-16(fp)
 400ee48:	e17ffd15 	stw	r5,-12(fp)
 400ee4c:	e1bffe15 	stw	r6,-8(fp)
 400ee50:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 400ee54:	00bffa84 	movi	r2,-22
 400ee58:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 400ee5c:	e0bffd17 	ldw	r2,-12(fp)
 400ee60:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 400ee64:	e0bff817 	ldw	r2,-32(fp)
 400ee68:	10800808 	cmpgei	r2,r2,32
 400ee6c:	1000271e 	bne	r2,zero,400ef0c <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400ee70:	0005303a 	rdctl	r2,status
 400ee74:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400ee78:	e0fffb17 	ldw	r3,-20(fp)
 400ee7c:	00bfff84 	movi	r2,-2
 400ee80:	1884703a 	and	r2,r3,r2
 400ee84:	1001703a 	wrctl	status,r2
  
  return context;
 400ee88:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 400ee8c:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 400ee90:	00810074 	movhi	r2,1025
 400ee94:	109c4704 	addi	r2,r2,28956
 400ee98:	e0fff817 	ldw	r3,-32(fp)
 400ee9c:	180690fa 	slli	r3,r3,3
 400eea0:	10c5883a 	add	r2,r2,r3
 400eea4:	e0fffe17 	ldw	r3,-8(fp)
 400eea8:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 400eeac:	00810074 	movhi	r2,1025
 400eeb0:	109c4704 	addi	r2,r2,28956
 400eeb4:	e0fff817 	ldw	r3,-32(fp)
 400eeb8:	180690fa 	slli	r3,r3,3
 400eebc:	10c5883a 	add	r2,r2,r3
 400eec0:	10800104 	addi	r2,r2,4
 400eec4:	e0ffff17 	ldw	r3,-4(fp)
 400eec8:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 400eecc:	e0bffe17 	ldw	r2,-8(fp)
 400eed0:	10000526 	beq	r2,zero,400eee8 <alt_iic_isr_register+0xb4>
 400eed4:	e0bff817 	ldw	r2,-32(fp)
 400eed8:	100b883a 	mov	r5,r2
 400eedc:	e13ffc17 	ldw	r4,-16(fp)
 400eee0:	400ecd40 	call	400ecd4 <alt_ic_irq_enable>
 400eee4:	00000406 	br	400eef8 <alt_iic_isr_register+0xc4>
 400eee8:	e0bff817 	ldw	r2,-32(fp)
 400eeec:	100b883a 	mov	r5,r2
 400eef0:	e13ffc17 	ldw	r4,-16(fp)
 400eef4:	400ed5c0 	call	400ed5c <alt_ic_irq_disable>
 400eef8:	e0bff715 	stw	r2,-36(fp)
 400eefc:	e0bffa17 	ldw	r2,-24(fp)
 400ef00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400ef04:	e0bff917 	ldw	r2,-28(fp)
 400ef08:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 400ef0c:	e0bff717 	ldw	r2,-36(fp)
}
 400ef10:	e037883a 	mov	sp,fp
 400ef14:	dfc00117 	ldw	ra,4(sp)
 400ef18:	df000017 	ldw	fp,0(sp)
 400ef1c:	dec00204 	addi	sp,sp,8
 400ef20:	f800283a 	ret

0400ef24 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400ef24:	defffe04 	addi	sp,sp,-8
 400ef28:	dfc00115 	stw	ra,4(sp)
 400ef2c:	df000015 	stw	fp,0(sp)
 400ef30:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400ef34:	d0a00c17 	ldw	r2,-32720(gp)
 400ef38:	10000326 	beq	r2,zero,400ef48 <alt_get_errno+0x24>
 400ef3c:	d0a00c17 	ldw	r2,-32720(gp)
 400ef40:	103ee83a 	callr	r2
 400ef44:	00000106 	br	400ef4c <alt_get_errno+0x28>
 400ef48:	d0a01c04 	addi	r2,gp,-32656
}
 400ef4c:	e037883a 	mov	sp,fp
 400ef50:	dfc00117 	ldw	ra,4(sp)
 400ef54:	df000017 	ldw	fp,0(sp)
 400ef58:	dec00204 	addi	sp,sp,8
 400ef5c:	f800283a 	ret

0400ef60 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 400ef60:	deffed04 	addi	sp,sp,-76
 400ef64:	dfc01215 	stw	ra,72(sp)
 400ef68:	df001115 	stw	fp,68(sp)
 400ef6c:	df001104 	addi	fp,sp,68
 400ef70:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400ef74:	e0bfff17 	ldw	r2,-4(fp)
 400ef78:	10000616 	blt	r2,zero,400ef94 <isatty+0x34>
 400ef7c:	e0bfff17 	ldw	r2,-4(fp)
 400ef80:	10c00324 	muli	r3,r2,12
 400ef84:	00810074 	movhi	r2,1025
 400ef88:	10975204 	addi	r2,r2,23880
 400ef8c:	1885883a 	add	r2,r3,r2
 400ef90:	00000106 	br	400ef98 <isatty+0x38>
 400ef94:	0005883a 	mov	r2,zero
 400ef98:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 400ef9c:	e0bfef17 	ldw	r2,-68(fp)
 400efa0:	10000e26 	beq	r2,zero,400efdc <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 400efa4:	e0bfef17 	ldw	r2,-68(fp)
 400efa8:	10800017 	ldw	r2,0(r2)
 400efac:	10800817 	ldw	r2,32(r2)
 400efb0:	1000021e 	bne	r2,zero,400efbc <isatty+0x5c>
    {
      return 1;
 400efb4:	00800044 	movi	r2,1
 400efb8:	00000d06 	br	400eff0 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 400efbc:	e0bff004 	addi	r2,fp,-64
 400efc0:	100b883a 	mov	r5,r2
 400efc4:	e13fff17 	ldw	r4,-4(fp)
 400efc8:	400ebd40 	call	400ebd4 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 400efcc:	e0bff117 	ldw	r2,-60(fp)
 400efd0:	10880020 	cmpeqi	r2,r2,8192
 400efd4:	10803fcc 	andi	r2,r2,255
 400efd8:	00000506 	br	400eff0 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400efdc:	400ef240 	call	400ef24 <alt_get_errno>
 400efe0:	1007883a 	mov	r3,r2
 400efe4:	00801444 	movi	r2,81
 400efe8:	18800015 	stw	r2,0(r3)
    return 0;
 400efec:	0005883a 	mov	r2,zero
  }
}
 400eff0:	e037883a 	mov	sp,fp
 400eff4:	dfc00117 	ldw	ra,4(sp)
 400eff8:	df000017 	ldw	fp,0(sp)
 400effc:	dec00204 	addi	sp,sp,8
 400f000:	f800283a 	ret

0400f004 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400f004:	defffe04 	addi	sp,sp,-8
 400f008:	dfc00115 	stw	ra,4(sp)
 400f00c:	df000015 	stw	fp,0(sp)
 400f010:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400f014:	d0a00c17 	ldw	r2,-32720(gp)
 400f018:	10000326 	beq	r2,zero,400f028 <alt_get_errno+0x24>
 400f01c:	d0a00c17 	ldw	r2,-32720(gp)
 400f020:	103ee83a 	callr	r2
 400f024:	00000106 	br	400f02c <alt_get_errno+0x28>
 400f028:	d0a01c04 	addi	r2,gp,-32656
}
 400f02c:	e037883a 	mov	sp,fp
 400f030:	dfc00117 	ldw	ra,4(sp)
 400f034:	df000017 	ldw	fp,0(sp)
 400f038:	dec00204 	addi	sp,sp,8
 400f03c:	f800283a 	ret

0400f040 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 400f040:	defff904 	addi	sp,sp,-28
 400f044:	dfc00615 	stw	ra,24(sp)
 400f048:	df000515 	stw	fp,20(sp)
 400f04c:	df000504 	addi	fp,sp,20
 400f050:	e13ffd15 	stw	r4,-12(fp)
 400f054:	e17ffe15 	stw	r5,-8(fp)
 400f058:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 400f05c:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400f060:	e0bffd17 	ldw	r2,-12(fp)
 400f064:	10000616 	blt	r2,zero,400f080 <lseek+0x40>
 400f068:	e0bffd17 	ldw	r2,-12(fp)
 400f06c:	10c00324 	muli	r3,r2,12
 400f070:	00810074 	movhi	r2,1025
 400f074:	10975204 	addi	r2,r2,23880
 400f078:	1885883a 	add	r2,r3,r2
 400f07c:	00000106 	br	400f084 <lseek+0x44>
 400f080:	0005883a 	mov	r2,zero
 400f084:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 400f088:	e0bffc17 	ldw	r2,-16(fp)
 400f08c:	10001026 	beq	r2,zero,400f0d0 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 400f090:	e0bffc17 	ldw	r2,-16(fp)
 400f094:	10800017 	ldw	r2,0(r2)
 400f098:	10800717 	ldw	r2,28(r2)
 400f09c:	10000926 	beq	r2,zero,400f0c4 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 400f0a0:	e0bffc17 	ldw	r2,-16(fp)
 400f0a4:	10800017 	ldw	r2,0(r2)
 400f0a8:	10800717 	ldw	r2,28(r2)
 400f0ac:	e1bfff17 	ldw	r6,-4(fp)
 400f0b0:	e17ffe17 	ldw	r5,-8(fp)
 400f0b4:	e13ffc17 	ldw	r4,-16(fp)
 400f0b8:	103ee83a 	callr	r2
 400f0bc:	e0bffb15 	stw	r2,-20(fp)
 400f0c0:	00000506 	br	400f0d8 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 400f0c4:	00bfde84 	movi	r2,-134
 400f0c8:	e0bffb15 	stw	r2,-20(fp)
 400f0cc:	00000206 	br	400f0d8 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
 400f0d0:	00bfebc4 	movi	r2,-81
 400f0d4:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 400f0d8:	e0bffb17 	ldw	r2,-20(fp)
 400f0dc:	1000070e 	bge	r2,zero,400f0fc <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
 400f0e0:	400f0040 	call	400f004 <alt_get_errno>
 400f0e4:	1007883a 	mov	r3,r2
 400f0e8:	e0bffb17 	ldw	r2,-20(fp)
 400f0ec:	0085c83a 	sub	r2,zero,r2
 400f0f0:	18800015 	stw	r2,0(r3)
    rc = -1;
 400f0f4:	00bfffc4 	movi	r2,-1
 400f0f8:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 400f0fc:	e0bffb17 	ldw	r2,-20(fp)
}
 400f100:	e037883a 	mov	sp,fp
 400f104:	dfc00117 	ldw	ra,4(sp)
 400f108:	df000017 	ldw	fp,0(sp)
 400f10c:	dec00204 	addi	sp,sp,8
 400f110:	f800283a 	ret

0400f114 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 400f114:	defffd04 	addi	sp,sp,-12
 400f118:	dfc00215 	stw	ra,8(sp)
 400f11c:	df000115 	stw	fp,4(sp)
 400f120:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 400f124:	0009883a 	mov	r4,zero
 400f128:	400f7600 	call	400f760 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 400f12c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 400f130:	400f7980 	call	400f798 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 400f134:	01810074 	movhi	r6,1025
 400f138:	31943904 	addi	r6,r6,20708
 400f13c:	01410074 	movhi	r5,1025
 400f140:	29543904 	addi	r5,r5,20708
 400f144:	01010074 	movhi	r4,1025
 400f148:	21143904 	addi	r4,r4,20708
 400f14c:	4012be80 	call	4012be8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 400f150:	401287c0 	call	401287c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 400f154:	01010074 	movhi	r4,1025
 400f158:	210a3704 	addi	r4,r4,10460
 400f15c:	40130880 	call	4013088 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 400f160:	d0a01e17 	ldw	r2,-32648(gp)
 400f164:	d0e01f17 	ldw	r3,-32644(gp)
 400f168:	d1202017 	ldw	r4,-32640(gp)
 400f16c:	200d883a 	mov	r6,r4
 400f170:	180b883a 	mov	r5,r3
 400f174:	1009883a 	mov	r4,r2
 400f178:	40016640 	call	4001664 <main>
 400f17c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 400f180:	01000044 	movi	r4,1
 400f184:	400ea9c0 	call	400ea9c <close>
  exit (result);
 400f188:	e13fff17 	ldw	r4,-4(fp)
 400f18c:	401309c0 	call	401309c <exit>

0400f190 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 400f190:	defffe04 	addi	sp,sp,-8
 400f194:	df000115 	stw	fp,4(sp)
 400f198:	df000104 	addi	fp,sp,4
 400f19c:	e13fff15 	stw	r4,-4(fp)
}
 400f1a0:	0001883a 	nop
 400f1a4:	e037883a 	mov	sp,fp
 400f1a8:	df000017 	ldw	fp,0(sp)
 400f1ac:	dec00104 	addi	sp,sp,4
 400f1b0:	f800283a 	ret

0400f1b4 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 400f1b4:	defffe04 	addi	sp,sp,-8
 400f1b8:	df000115 	stw	fp,4(sp)
 400f1bc:	df000104 	addi	fp,sp,4
 400f1c0:	e13fff15 	stw	r4,-4(fp)
}
 400f1c4:	0001883a 	nop
 400f1c8:	e037883a 	mov	sp,fp
 400f1cc:	df000017 	ldw	fp,0(sp)
 400f1d0:	dec00104 	addi	sp,sp,4
 400f1d4:	f800283a 	ret

0400f1d8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400f1d8:	defffe04 	addi	sp,sp,-8
 400f1dc:	dfc00115 	stw	ra,4(sp)
 400f1e0:	df000015 	stw	fp,0(sp)
 400f1e4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400f1e8:	d0a00c17 	ldw	r2,-32720(gp)
 400f1ec:	10000326 	beq	r2,zero,400f1fc <alt_get_errno+0x24>
 400f1f0:	d0a00c17 	ldw	r2,-32720(gp)
 400f1f4:	103ee83a 	callr	r2
 400f1f8:	00000106 	br	400f200 <alt_get_errno+0x28>
 400f1fc:	d0a01c04 	addi	r2,gp,-32656
}
 400f200:	e037883a 	mov	sp,fp
 400f204:	dfc00117 	ldw	ra,4(sp)
 400f208:	df000017 	ldw	fp,0(sp)
 400f20c:	dec00204 	addi	sp,sp,8
 400f210:	f800283a 	ret

0400f214 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 400f214:	defff904 	addi	sp,sp,-28
 400f218:	dfc00615 	stw	ra,24(sp)
 400f21c:	df000515 	stw	fp,20(sp)
 400f220:	df000504 	addi	fp,sp,20
 400f224:	e13ffd15 	stw	r4,-12(fp)
 400f228:	e17ffe15 	stw	r5,-8(fp)
 400f22c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400f230:	e0bffd17 	ldw	r2,-12(fp)
 400f234:	10000616 	blt	r2,zero,400f250 <read+0x3c>
 400f238:	e0bffd17 	ldw	r2,-12(fp)
 400f23c:	10c00324 	muli	r3,r2,12
 400f240:	00810074 	movhi	r2,1025
 400f244:	10975204 	addi	r2,r2,23880
 400f248:	1885883a 	add	r2,r3,r2
 400f24c:	00000106 	br	400f254 <read+0x40>
 400f250:	0005883a 	mov	r2,zero
 400f254:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400f258:	e0bffb17 	ldw	r2,-20(fp)
 400f25c:	10002226 	beq	r2,zero,400f2e8 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400f260:	e0bffb17 	ldw	r2,-20(fp)
 400f264:	10800217 	ldw	r2,8(r2)
 400f268:	108000cc 	andi	r2,r2,3
 400f26c:	10800060 	cmpeqi	r2,r2,1
 400f270:	1000181e 	bne	r2,zero,400f2d4 <read+0xc0>
        (fd->dev->read))
 400f274:	e0bffb17 	ldw	r2,-20(fp)
 400f278:	10800017 	ldw	r2,0(r2)
 400f27c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400f280:	10001426 	beq	r2,zero,400f2d4 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 400f284:	e0bffb17 	ldw	r2,-20(fp)
 400f288:	10800017 	ldw	r2,0(r2)
 400f28c:	10800517 	ldw	r2,20(r2)
 400f290:	e0ffff17 	ldw	r3,-4(fp)
 400f294:	180d883a 	mov	r6,r3
 400f298:	e17ffe17 	ldw	r5,-8(fp)
 400f29c:	e13ffb17 	ldw	r4,-20(fp)
 400f2a0:	103ee83a 	callr	r2
 400f2a4:	e0bffc15 	stw	r2,-16(fp)
 400f2a8:	e0bffc17 	ldw	r2,-16(fp)
 400f2ac:	1000070e 	bge	r2,zero,400f2cc <read+0xb8>
        {
          ALT_ERRNO = -rval;
 400f2b0:	400f1d80 	call	400f1d8 <alt_get_errno>
 400f2b4:	1007883a 	mov	r3,r2
 400f2b8:	e0bffc17 	ldw	r2,-16(fp)
 400f2bc:	0085c83a 	sub	r2,zero,r2
 400f2c0:	18800015 	stw	r2,0(r3)
          return -1;
 400f2c4:	00bfffc4 	movi	r2,-1
 400f2c8:	00000c06 	br	400f2fc <read+0xe8>
        }
        return rval;
 400f2cc:	e0bffc17 	ldw	r2,-16(fp)
 400f2d0:	00000a06 	br	400f2fc <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
 400f2d4:	400f1d80 	call	400f1d8 <alt_get_errno>
 400f2d8:	1007883a 	mov	r3,r2
 400f2dc:	00800344 	movi	r2,13
 400f2e0:	18800015 	stw	r2,0(r3)
 400f2e4:	00000406 	br	400f2f8 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 400f2e8:	400f1d80 	call	400f1d8 <alt_get_errno>
 400f2ec:	1007883a 	mov	r3,r2
 400f2f0:	00801444 	movi	r2,81
 400f2f4:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400f2f8:	00bfffc4 	movi	r2,-1
}
 400f2fc:	e037883a 	mov	sp,fp
 400f300:	dfc00117 	ldw	ra,4(sp)
 400f304:	df000017 	ldw	fp,0(sp)
 400f308:	dec00204 	addi	sp,sp,8
 400f30c:	f800283a 	ret

0400f310 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 400f310:	defffe04 	addi	sp,sp,-8
 400f314:	df000115 	stw	fp,4(sp)
 400f318:	df000104 	addi	fp,sp,4
 400f31c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 400f320:	e0bfff17 	ldw	r2,-4(fp)
 400f324:	108000d0 	cmplti	r2,r2,3
 400f328:	10000d1e 	bne	r2,zero,400f360 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 400f32c:	00810074 	movhi	r2,1025
 400f330:	10975204 	addi	r2,r2,23880
 400f334:	e0ffff17 	ldw	r3,-4(fp)
 400f338:	18c00324 	muli	r3,r3,12
 400f33c:	10c5883a 	add	r2,r2,r3
 400f340:	10800204 	addi	r2,r2,8
 400f344:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 400f348:	00810074 	movhi	r2,1025
 400f34c:	10975204 	addi	r2,r2,23880
 400f350:	e0ffff17 	ldw	r3,-4(fp)
 400f354:	18c00324 	muli	r3,r3,12
 400f358:	10c5883a 	add	r2,r2,r3
 400f35c:	10000015 	stw	zero,0(r2)
  }
}
 400f360:	0001883a 	nop
 400f364:	e037883a 	mov	sp,fp
 400f368:	df000017 	ldw	fp,0(sp)
 400f36c:	dec00104 	addi	sp,sp,4
 400f370:	f800283a 	ret

0400f374 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 400f374:	defff904 	addi	sp,sp,-28
 400f378:	df000615 	stw	fp,24(sp)
 400f37c:	df000604 	addi	fp,sp,24
 400f380:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400f384:	0005303a 	rdctl	r2,status
 400f388:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400f38c:	e0fffe17 	ldw	r3,-8(fp)
 400f390:	00bfff84 	movi	r2,-2
 400f394:	1884703a 	and	r2,r3,r2
 400f398:	1001703a 	wrctl	status,r2
  
  return context;
 400f39c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 400f3a0:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 400f3a4:	d0a00e17 	ldw	r2,-32712(gp)
 400f3a8:	10c000c4 	addi	r3,r2,3
 400f3ac:	00bfff04 	movi	r2,-4
 400f3b0:	1884703a 	and	r2,r3,r2
 400f3b4:	d0a00e15 	stw	r2,-32712(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 400f3b8:	d0e00e17 	ldw	r3,-32712(gp)
 400f3bc:	e0bfff17 	ldw	r2,-4(fp)
 400f3c0:	1887883a 	add	r3,r3,r2
 400f3c4:	00820034 	movhi	r2,2048
 400f3c8:	10800004 	addi	r2,r2,0
 400f3cc:	10c0062e 	bgeu	r2,r3,400f3e8 <sbrk+0x74>
 400f3d0:	e0bffb17 	ldw	r2,-20(fp)
 400f3d4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400f3d8:	e0bffa17 	ldw	r2,-24(fp)
 400f3dc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 400f3e0:	00bfffc4 	movi	r2,-1
 400f3e4:	00000b06 	br	400f414 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 400f3e8:	d0a00e17 	ldw	r2,-32712(gp)
 400f3ec:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 400f3f0:	d0e00e17 	ldw	r3,-32712(gp)
 400f3f4:	e0bfff17 	ldw	r2,-4(fp)
 400f3f8:	1885883a 	add	r2,r3,r2
 400f3fc:	d0a00e15 	stw	r2,-32712(gp)
 400f400:	e0bffb17 	ldw	r2,-20(fp)
 400f404:	e0bffc15 	stw	r2,-16(fp)
 400f408:	e0bffc17 	ldw	r2,-16(fp)
 400f40c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 400f410:	e0bffd17 	ldw	r2,-12(fp)
} 
 400f414:	e037883a 	mov	sp,fp
 400f418:	df000017 	ldw	fp,0(sp)
 400f41c:	dec00104 	addi	sp,sp,4
 400f420:	f800283a 	ret

0400f424 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 400f424:	defffa04 	addi	sp,sp,-24
 400f428:	df000515 	stw	fp,20(sp)
 400f42c:	df000504 	addi	fp,sp,20
 400f430:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400f434:	0005303a 	rdctl	r2,status
 400f438:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400f43c:	e0fffc17 	ldw	r3,-16(fp)
 400f440:	00bfff84 	movi	r2,-2
 400f444:	1884703a 	and	r2,r3,r2
 400f448:	1001703a 	wrctl	status,r2
  
  return context;
 400f44c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 400f450:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 400f454:	e0bfff17 	ldw	r2,-4(fp)
 400f458:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 400f45c:	e0bffd17 	ldw	r2,-12(fp)
 400f460:	10800017 	ldw	r2,0(r2)
 400f464:	e0fffd17 	ldw	r3,-12(fp)
 400f468:	18c00117 	ldw	r3,4(r3)
 400f46c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 400f470:	e0bffd17 	ldw	r2,-12(fp)
 400f474:	10800117 	ldw	r2,4(r2)
 400f478:	e0fffd17 	ldw	r3,-12(fp)
 400f47c:	18c00017 	ldw	r3,0(r3)
 400f480:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 400f484:	e0bffd17 	ldw	r2,-12(fp)
 400f488:	e0fffd17 	ldw	r3,-12(fp)
 400f48c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 400f490:	e0bffd17 	ldw	r2,-12(fp)
 400f494:	e0fffd17 	ldw	r3,-12(fp)
 400f498:	10c00015 	stw	r3,0(r2)
 400f49c:	e0bffb17 	ldw	r2,-20(fp)
 400f4a0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400f4a4:	e0bffe17 	ldw	r2,-8(fp)
 400f4a8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 400f4ac:	0001883a 	nop
 400f4b0:	e037883a 	mov	sp,fp
 400f4b4:	df000017 	ldw	fp,0(sp)
 400f4b8:	dec00104 	addi	sp,sp,4
 400f4bc:	f800283a 	ret

0400f4c0 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 400f4c0:	defffb04 	addi	sp,sp,-20
 400f4c4:	dfc00415 	stw	ra,16(sp)
 400f4c8:	df000315 	stw	fp,12(sp)
 400f4cc:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 400f4d0:	d0a00f17 	ldw	r2,-32708(gp)
 400f4d4:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 400f4d8:	d0a02217 	ldw	r2,-32632(gp)
 400f4dc:	10800044 	addi	r2,r2,1
 400f4e0:	d0a02215 	stw	r2,-32632(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 400f4e4:	00002e06 	br	400f5a0 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 400f4e8:	e0bffd17 	ldw	r2,-12(fp)
 400f4ec:	10800017 	ldw	r2,0(r2)
 400f4f0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 400f4f4:	e0bffd17 	ldw	r2,-12(fp)
 400f4f8:	10800403 	ldbu	r2,16(r2)
 400f4fc:	10803fcc 	andi	r2,r2,255
 400f500:	10000426 	beq	r2,zero,400f514 <alt_tick+0x54>
 400f504:	d0a02217 	ldw	r2,-32632(gp)
 400f508:	1000021e 	bne	r2,zero,400f514 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 400f50c:	e0bffd17 	ldw	r2,-12(fp)
 400f510:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 400f514:	e0bffd17 	ldw	r2,-12(fp)
 400f518:	10800217 	ldw	r2,8(r2)
 400f51c:	d0e02217 	ldw	r3,-32632(gp)
 400f520:	18801d36 	bltu	r3,r2,400f598 <alt_tick+0xd8>
 400f524:	e0bffd17 	ldw	r2,-12(fp)
 400f528:	10800403 	ldbu	r2,16(r2)
 400f52c:	10803fcc 	andi	r2,r2,255
 400f530:	1000191e 	bne	r2,zero,400f598 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 400f534:	e0bffd17 	ldw	r2,-12(fp)
 400f538:	10800317 	ldw	r2,12(r2)
 400f53c:	e0fffd17 	ldw	r3,-12(fp)
 400f540:	18c00517 	ldw	r3,20(r3)
 400f544:	1809883a 	mov	r4,r3
 400f548:	103ee83a 	callr	r2
 400f54c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 400f550:	e0bfff17 	ldw	r2,-4(fp)
 400f554:	1000031e 	bne	r2,zero,400f564 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 400f558:	e13ffd17 	ldw	r4,-12(fp)
 400f55c:	400f4240 	call	400f424 <alt_alarm_stop>
 400f560:	00000d06 	br	400f598 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 400f564:	e0bffd17 	ldw	r2,-12(fp)
 400f568:	10c00217 	ldw	r3,8(r2)
 400f56c:	e0bfff17 	ldw	r2,-4(fp)
 400f570:	1887883a 	add	r3,r3,r2
 400f574:	e0bffd17 	ldw	r2,-12(fp)
 400f578:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 400f57c:	e0bffd17 	ldw	r2,-12(fp)
 400f580:	10c00217 	ldw	r3,8(r2)
 400f584:	d0a02217 	ldw	r2,-32632(gp)
 400f588:	1880032e 	bgeu	r3,r2,400f598 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 400f58c:	e0bffd17 	ldw	r2,-12(fp)
 400f590:	00c00044 	movi	r3,1
 400f594:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 400f598:	e0bffe17 	ldw	r2,-8(fp)
 400f59c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 400f5a0:	e0fffd17 	ldw	r3,-12(fp)
 400f5a4:	d0a00f04 	addi	r2,gp,-32708
 400f5a8:	18bfcf1e 	bne	r3,r2,400f4e8 <__reset+0xfa81f4e8>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 400f5ac:	0001883a 	nop
}
 400f5b0:	0001883a 	nop
 400f5b4:	e037883a 	mov	sp,fp
 400f5b8:	dfc00117 	ldw	ra,4(sp)
 400f5bc:	df000017 	ldw	fp,0(sp)
 400f5c0:	dec00204 	addi	sp,sp,8
 400f5c4:	f800283a 	ret

0400f5c8 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 400f5c8:	defffd04 	addi	sp,sp,-12
 400f5cc:	dfc00215 	stw	ra,8(sp)
 400f5d0:	df000115 	stw	fp,4(sp)
 400f5d4:	df000104 	addi	fp,sp,4
 400f5d8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 400f5dc:	e13fff17 	ldw	r4,-4(fp)
 400f5e0:	40126740 	call	4012674 <alt_busy_sleep>
}
 400f5e4:	e037883a 	mov	sp,fp
 400f5e8:	dfc00117 	ldw	ra,4(sp)
 400f5ec:	df000017 	ldw	fp,0(sp)
 400f5f0:	dec00204 	addi	sp,sp,8
 400f5f4:	f800283a 	ret

0400f5f8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400f5f8:	defffe04 	addi	sp,sp,-8
 400f5fc:	dfc00115 	stw	ra,4(sp)
 400f600:	df000015 	stw	fp,0(sp)
 400f604:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400f608:	d0a00c17 	ldw	r2,-32720(gp)
 400f60c:	10000326 	beq	r2,zero,400f61c <alt_get_errno+0x24>
 400f610:	d0a00c17 	ldw	r2,-32720(gp)
 400f614:	103ee83a 	callr	r2
 400f618:	00000106 	br	400f620 <alt_get_errno+0x28>
 400f61c:	d0a01c04 	addi	r2,gp,-32656
}
 400f620:	e037883a 	mov	sp,fp
 400f624:	dfc00117 	ldw	ra,4(sp)
 400f628:	df000017 	ldw	fp,0(sp)
 400f62c:	dec00204 	addi	sp,sp,8
 400f630:	f800283a 	ret

0400f634 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 400f634:	defff904 	addi	sp,sp,-28
 400f638:	dfc00615 	stw	ra,24(sp)
 400f63c:	df000515 	stw	fp,20(sp)
 400f640:	df000504 	addi	fp,sp,20
 400f644:	e13ffd15 	stw	r4,-12(fp)
 400f648:	e17ffe15 	stw	r5,-8(fp)
 400f64c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400f650:	e0bffd17 	ldw	r2,-12(fp)
 400f654:	10000616 	blt	r2,zero,400f670 <write+0x3c>
 400f658:	e0bffd17 	ldw	r2,-12(fp)
 400f65c:	10c00324 	muli	r3,r2,12
 400f660:	00810074 	movhi	r2,1025
 400f664:	10975204 	addi	r2,r2,23880
 400f668:	1885883a 	add	r2,r3,r2
 400f66c:	00000106 	br	400f674 <write+0x40>
 400f670:	0005883a 	mov	r2,zero
 400f674:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400f678:	e0bffb17 	ldw	r2,-20(fp)
 400f67c:	10002126 	beq	r2,zero,400f704 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 400f680:	e0bffb17 	ldw	r2,-20(fp)
 400f684:	10800217 	ldw	r2,8(r2)
 400f688:	108000cc 	andi	r2,r2,3
 400f68c:	10001826 	beq	r2,zero,400f6f0 <write+0xbc>
 400f690:	e0bffb17 	ldw	r2,-20(fp)
 400f694:	10800017 	ldw	r2,0(r2)
 400f698:	10800617 	ldw	r2,24(r2)
 400f69c:	10001426 	beq	r2,zero,400f6f0 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 400f6a0:	e0bffb17 	ldw	r2,-20(fp)
 400f6a4:	10800017 	ldw	r2,0(r2)
 400f6a8:	10800617 	ldw	r2,24(r2)
 400f6ac:	e0ffff17 	ldw	r3,-4(fp)
 400f6b0:	180d883a 	mov	r6,r3
 400f6b4:	e17ffe17 	ldw	r5,-8(fp)
 400f6b8:	e13ffb17 	ldw	r4,-20(fp)
 400f6bc:	103ee83a 	callr	r2
 400f6c0:	e0bffc15 	stw	r2,-16(fp)
 400f6c4:	e0bffc17 	ldw	r2,-16(fp)
 400f6c8:	1000070e 	bge	r2,zero,400f6e8 <write+0xb4>
      {
        ALT_ERRNO = -rval;
 400f6cc:	400f5f80 	call	400f5f8 <alt_get_errno>
 400f6d0:	1007883a 	mov	r3,r2
 400f6d4:	e0bffc17 	ldw	r2,-16(fp)
 400f6d8:	0085c83a 	sub	r2,zero,r2
 400f6dc:	18800015 	stw	r2,0(r3)
        return -1;
 400f6e0:	00bfffc4 	movi	r2,-1
 400f6e4:	00000c06 	br	400f718 <write+0xe4>
      }
      return rval;
 400f6e8:	e0bffc17 	ldw	r2,-16(fp)
 400f6ec:	00000a06 	br	400f718 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
 400f6f0:	400f5f80 	call	400f5f8 <alt_get_errno>
 400f6f4:	1007883a 	mov	r3,r2
 400f6f8:	00800344 	movi	r2,13
 400f6fc:	18800015 	stw	r2,0(r3)
 400f700:	00000406 	br	400f714 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 400f704:	400f5f80 	call	400f5f8 <alt_get_errno>
 400f708:	1007883a 	mov	r3,r2
 400f70c:	00801444 	movi	r2,81
 400f710:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400f714:	00bfffc4 	movi	r2,-1
}
 400f718:	e037883a 	mov	sp,fp
 400f71c:	dfc00117 	ldw	ra,4(sp)
 400f720:	df000017 	ldw	fp,0(sp)
 400f724:	dec00204 	addi	sp,sp,8
 400f728:	f800283a 	ret

0400f72c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 400f72c:	defffd04 	addi	sp,sp,-12
 400f730:	dfc00215 	stw	ra,8(sp)
 400f734:	df000115 	stw	fp,4(sp)
 400f738:	df000104 	addi	fp,sp,4
 400f73c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 400f740:	d1600904 	addi	r5,gp,-32732
 400f744:	e13fff17 	ldw	r4,-4(fp)
 400f748:	40127d80 	call	40127d8 <alt_dev_llist_insert>
}
 400f74c:	e037883a 	mov	sp,fp
 400f750:	dfc00117 	ldw	ra,4(sp)
 400f754:	df000017 	ldw	fp,0(sp)
 400f758:	dec00204 	addi	sp,sp,8
 400f75c:	f800283a 	ret

0400f760 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 400f760:	defffd04 	addi	sp,sp,-12
 400f764:	dfc00215 	stw	ra,8(sp)
 400f768:	df000115 	stw	fp,4(sp)
 400f76c:	df000104 	addi	fp,sp,4
 400f770:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
 400f774:	4012eb80 	call	4012eb8 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 400f778:	00800044 	movi	r2,1
 400f77c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 400f780:	0001883a 	nop
 400f784:	e037883a 	mov	sp,fp
 400f788:	dfc00117 	ldw	ra,4(sp)
 400f78c:	df000017 	ldw	fp,0(sp)
 400f790:	dec00204 	addi	sp,sp,8
 400f794:	f800283a 	ret

0400f798 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 400f798:	defffe04 	addi	sp,sp,-8
 400f79c:	dfc00115 	stw	ra,4(sp)
 400f7a0:	df000015 	stw	fp,0(sp)
 400f7a4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
 400f7a8:	01c0fa04 	movi	r7,1000
 400f7ac:	01800044 	movi	r6,1
 400f7b0:	000b883a 	mov	r5,zero
 400f7b4:	01028034 	movhi	r4,2560
 400f7b8:	21041004 	addi	r4,r4,4160
 400f7bc:	40114100 	call	4011410 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG, jtag);
 400f7c0:	000d883a 	mov	r6,zero
 400f7c4:	000b883a 	mov	r5,zero
 400f7c8:	01010074 	movhi	r4,1025
 400f7cc:	2117bc04 	addi	r4,r4,24304
 400f7d0:	40108980 	call	4010898 <altera_avalon_jtag_uart_init>
 400f7d4:	01010074 	movhi	r4,1025
 400f7d8:	2117b204 	addi	r4,r4,24264
 400f7dc:	400f72c0 	call	400f72c <alt_dev_reg>
    ALTERA_AVALON_SPI_INIT ( TOUCH_PANEL_SPI, touch_panel_spi);
 400f7e0:	0001883a 	nop
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
 400f7e4:	0001883a 	nop
    ALTERA_EPCQ_CONTROLLER_INIT ( EPCS_CNTL, epcs_cntl);
 400f7e8:	01010074 	movhi	r4,1025
 400f7ec:	211bca04 	addi	r4,r4,28456
 400f7f0:	4011c040 	call	4011c04 <altera_epcq_controller_init>
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AUDIO_AND_VIDEO_CONFIG_0, audio_and_video_config_0);
 400f7f4:	01010074 	movhi	r4,1025
 400f7f8:	211c0104 	addi	r4,r4,28676
 400f7fc:	400f72c0 	call	400f72c <alt_dev_reg>
    LT24_CONTROLLER_INIT ( LCD_CONTROLLER, LCD_Controller);
 400f800:	0001883a 	nop
    PITCH_GENERATION_INIT ( PITCH_GENERATION_0, pitch_generation_0);
 400f804:	0001883a 	nop
    VOLUME_GENERATION_INIT ( VOLUME_GENERATION_0, volume_generation_0);
 400f808:	0001883a 	nop
}
 400f80c:	0001883a 	nop
 400f810:	e037883a 	mov	sp,fp
 400f814:	dfc00117 	ldw	ra,4(sp)
 400f818:	df000017 	ldw	fp,0(sp)
 400f81c:	dec00204 	addi	sp,sp,8
 400f820:	f800283a 	ret

0400f824 <Delay_Ms>:
 * Function:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/
void Delay_Ms(alt_u16 count_ms)
{
 400f824:	defffd04 	addi	sp,sp,-12
 400f828:	dfc00215 	stw	ra,8(sp)
 400f82c:	df000115 	stw	fp,4(sp)
 400f830:	df000104 	addi	fp,sp,4
 400f834:	2005883a 	mov	r2,r4
 400f838:	e0bfff0d 	sth	r2,-4(fp)
    while(count_ms--)
 400f83c:	00000206 	br	400f848 <Delay_Ms+0x24>
    {
        usleep(1000);
 400f840:	0100fa04 	movi	r4,1000
 400f844:	400f5c80 	call	400f5c8 <usleep>
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/
void Delay_Ms(alt_u16 count_ms)
{
    while(count_ms--)
 400f848:	e0bfff0b 	ldhu	r2,-4(fp)
 400f84c:	10ffffc4 	addi	r3,r2,-1
 400f850:	e0ffff0d 	sth	r3,-4(fp)
 400f854:	10bfffcc 	andi	r2,r2,65535
 400f858:	103ff91e 	bne	r2,zero,400f840 <__reset+0xfa81f840>
    {
        usleep(1000);
    }
}
 400f85c:	0001883a 	nop
 400f860:	e037883a 	mov	sp,fp
 400f864:	dfc00117 	ldw	ra,4(sp)
 400f868:	df000017 	ldw	fp,0(sp)
 400f86c:	dec00204 	addi	sp,sp,8
 400f870:	f800283a 	ret

0400f874 <LCD_SetCursor>:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/

void LCD_SetCursor(alt_u16 Xpos, alt_u16 Ypos)
{
 400f874:	defffd04 	addi	sp,sp,-12
 400f878:	df000215 	stw	fp,8(sp)
 400f87c:	df000204 	addi	fp,sp,8
 400f880:	2007883a 	mov	r3,r4
 400f884:	2805883a 	mov	r2,r5
 400f888:	e0fffe0d 	sth	r3,-8(fp)
 400f88c:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002A);
 400f890:	00c00a84 	movi	r3,42
 400f894:	00828034 	movhi	r2,2560
 400f898:	10843404 	addi	r2,r2,4304
 400f89c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Xpos>>8);
 400f8a0:	e0bffe0b 	ldhu	r2,-8(fp)
 400f8a4:	1004d23a 	srli	r2,r2,8
 400f8a8:	10ffffcc 	andi	r3,r2,65535
 400f8ac:	00828034 	movhi	r2,2560
 400f8b0:	10843504 	addi	r2,r2,4308
 400f8b4:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Xpos&0XFF);
 400f8b8:	e0bffe0b 	ldhu	r2,-8(fp)
 400f8bc:	10c03fcc 	andi	r3,r2,255
 400f8c0:	00828034 	movhi	r2,2560
 400f8c4:	10843504 	addi	r2,r2,4308
 400f8c8:	10c00035 	stwio	r3,0(r2)
	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002B);
 400f8cc:	00c00ac4 	movi	r3,43
 400f8d0:	00828034 	movhi	r2,2560
 400f8d4:	10843404 	addi	r2,r2,4304
 400f8d8:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Ypos>>8);
 400f8dc:	e0bfff0b 	ldhu	r2,-4(fp)
 400f8e0:	1004d23a 	srli	r2,r2,8
 400f8e4:	10ffffcc 	andi	r3,r2,65535
 400f8e8:	00828034 	movhi	r2,2560
 400f8ec:	10843504 	addi	r2,r2,4308
 400f8f0:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Ypos&0XFF);
 400f8f4:	e0bfff0b 	ldhu	r2,-4(fp)
 400f8f8:	10c03fcc 	andi	r3,r2,255
 400f8fc:	00828034 	movhi	r2,2560
 400f900:	10843504 	addi	r2,r2,4308
 400f904:	10c00035 	stwio	r3,0(r2)
	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002C);
 400f908:	00c00b04 	movi	r3,44
 400f90c:	00828034 	movhi	r2,2560
 400f910:	10843404 	addi	r2,r2,4304
 400f914:	10c00035 	stwio	r3,0(r2)

}
 400f918:	0001883a 	nop
 400f91c:	e037883a 	mov	sp,fp
 400f920:	df000017 	ldw	fp,0(sp)
 400f924:	dec00104 	addi	sp,sp,4
 400f928:	f800283a 	ret

0400f92c <LCD_SetRect>:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/

void LCD_SetRect(alt_u16 Xposstart, alt_u16 Yposstart,alt_u16 Xposend, alt_u16 Yposend)
{
 400f92c:	defffb04 	addi	sp,sp,-20
 400f930:	df000415 	stw	fp,16(sp)
 400f934:	df000404 	addi	fp,sp,16
 400f938:	2011883a 	mov	r8,r4
 400f93c:	2809883a 	mov	r4,r5
 400f940:	3007883a 	mov	r3,r6
 400f944:	3805883a 	mov	r2,r7
 400f948:	e23ffc0d 	sth	r8,-16(fp)
 400f94c:	e13ffd0d 	sth	r4,-12(fp)
 400f950:	e0fffe0d 	sth	r3,-8(fp)
 400f954:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002A);
 400f958:	00c00a84 	movi	r3,42
 400f95c:	00828034 	movhi	r2,2560
 400f960:	10843404 	addi	r2,r2,4304
 400f964:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Xposstart>>8);
 400f968:	e0bffc0b 	ldhu	r2,-16(fp)
 400f96c:	1004d23a 	srli	r2,r2,8
 400f970:	10ffffcc 	andi	r3,r2,65535
 400f974:	00828034 	movhi	r2,2560
 400f978:	10843504 	addi	r2,r2,4308
 400f97c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Xposstart&0XFF);
 400f980:	e0bffc0b 	ldhu	r2,-16(fp)
 400f984:	10c03fcc 	andi	r3,r2,255
 400f988:	00828034 	movhi	r2,2560
 400f98c:	10843504 	addi	r2,r2,4308
 400f990:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Xposend>>8);
 400f994:	e0bffe0b 	ldhu	r2,-8(fp)
 400f998:	1004d23a 	srli	r2,r2,8
 400f99c:	10ffffcc 	andi	r3,r2,65535
 400f9a0:	00828034 	movhi	r2,2560
 400f9a4:	10843504 	addi	r2,r2,4308
 400f9a8:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Xposend&0XFF);
 400f9ac:	e0bffe0b 	ldhu	r2,-8(fp)
 400f9b0:	10c03fcc 	andi	r3,r2,255
 400f9b4:	00828034 	movhi	r2,2560
 400f9b8:	10843504 	addi	r2,r2,4308
 400f9bc:	10c00035 	stwio	r3,0(r2)
	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002B);
 400f9c0:	00c00ac4 	movi	r3,43
 400f9c4:	00828034 	movhi	r2,2560
 400f9c8:	10843404 	addi	r2,r2,4304
 400f9cc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Yposstart>>8);
 400f9d0:	e0bffd0b 	ldhu	r2,-12(fp)
 400f9d4:	1004d23a 	srli	r2,r2,8
 400f9d8:	10ffffcc 	andi	r3,r2,65535
 400f9dc:	00828034 	movhi	r2,2560
 400f9e0:	10843504 	addi	r2,r2,4308
 400f9e4:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Yposstart&0XFF);
 400f9e8:	e0bffd0b 	ldhu	r2,-12(fp)
 400f9ec:	10c03fcc 	andi	r3,r2,255
 400f9f0:	00828034 	movhi	r2,2560
 400f9f4:	10843504 	addi	r2,r2,4308
 400f9f8:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Yposend>>8);
 400f9fc:	e0bfff0b 	ldhu	r2,-4(fp)
 400fa00:	1004d23a 	srli	r2,r2,8
 400fa04:	10ffffcc 	andi	r3,r2,65535
 400fa08:	00828034 	movhi	r2,2560
 400fa0c:	10843504 	addi	r2,r2,4308
 400fa10:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Yposend&0XFF);
 400fa14:	e0bfff0b 	ldhu	r2,-4(fp)
 400fa18:	10c03fcc 	andi	r3,r2,255
 400fa1c:	00828034 	movhi	r2,2560
 400fa20:	10843504 	addi	r2,r2,4308
 400fa24:	10c00035 	stwio	r3,0(r2)
	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002C);
 400fa28:	00c00b04 	movi	r3,44
 400fa2c:	00828034 	movhi	r2,2560
 400fa30:	10843404 	addi	r2,r2,4304
 400fa34:	10c00035 	stwio	r3,0(r2)

}
 400fa38:	0001883a 	nop
 400fa3c:	e037883a 	mov	sp,fp
 400fa40:	df000017 	ldw	fp,0(sp)
 400fa44:	dec00104 	addi	sp,sp,4
 400fa48:	f800283a 	ret

0400fa4c <LCD_Clear>:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/

void LCD_Clear(alt_u16 Color)
{
 400fa4c:	defffc04 	addi	sp,sp,-16
 400fa50:	dfc00315 	stw	ra,12(sp)
 400fa54:	df000215 	stw	fp,8(sp)
 400fa58:	df000204 	addi	fp,sp,8
 400fa5c:	2005883a 	mov	r2,r4
 400fa60:	e0bfff0d 	sth	r2,-4(fp)
		alt_u32 index=0;
 400fa64:	e03ffe15 	stw	zero,-8(fp)
		LCD_SetRect(0,0,240,320);
 400fa68:	01c05004 	movi	r7,320
 400fa6c:	01803c04 	movi	r6,240
 400fa70:	000b883a 	mov	r5,zero
 400fa74:	0009883a 	mov	r4,zero
 400fa78:	400f92c0 	call	400f92c <LCD_SetRect>
        //LCD_SetCursor(0x0000,0x0000);
        IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002C);
 400fa7c:	00c00b04 	movi	r3,44
 400fa80:	00828034 	movhi	r2,2560
 400fa84:	10843404 	addi	r2,r2,4304
 400fa88:	10c00035 	stwio	r3,0(r2)
        for(index=0;index<76800;index++)//76800
 400fa8c:	e03ffe15 	stw	zero,-8(fp)
 400fa90:	00000706 	br	400fab0 <LCD_Clear+0x64>
        {
        	IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Color);
 400fa94:	e0ffff0b 	ldhu	r3,-4(fp)
 400fa98:	00828034 	movhi	r2,2560
 400fa9c:	10843504 	addi	r2,r2,4308
 400faa0:	10c00035 	stwio	r3,0(r2)
{
		alt_u32 index=0;
		LCD_SetRect(0,0,240,320);
        //LCD_SetCursor(0x0000,0x0000);
        IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002C);
        for(index=0;index<76800;index++)//76800
 400faa4:	e0bffe17 	ldw	r2,-8(fp)
 400faa8:	10800044 	addi	r2,r2,1
 400faac:	e0bffe15 	stw	r2,-8(fp)
 400fab0:	e0fffe17 	ldw	r3,-8(fp)
 400fab4:	00800074 	movhi	r2,1
 400fab8:	108affc4 	addi	r2,r2,11263
 400fabc:	10fff52e 	bgeu	r2,r3,400fa94 <__reset+0xfa81fa94>
        {
        	IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,Color);
        }
}
 400fac0:	0001883a 	nop
 400fac4:	e037883a 	mov	sp,fp
 400fac8:	dfc00117 	ldw	ra,4(sp)
 400facc:	df000017 	ldw	fp,0(sp)
 400fad0:	dec00204 	addi	sp,sp,8
 400fad4:	f800283a 	ret

0400fad8 <LCD_DrawPoint>:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/

void LCD_DrawPoint(alt_u16 x,alt_u16 y,alt_u16 color )
{
 400fad8:	defffb04 	addi	sp,sp,-20
 400fadc:	dfc00415 	stw	ra,16(sp)
 400fae0:	df000315 	stw	fp,12(sp)
 400fae4:	df000304 	addi	fp,sp,12
 400fae8:	2807883a 	mov	r3,r5
 400faec:	3005883a 	mov	r2,r6
 400faf0:	e13ffd0d 	sth	r4,-12(fp)
 400faf4:	e0fffe0d 	sth	r3,-8(fp)
 400faf8:	e0bfff0d 	sth	r2,-4(fp)
        LCD_SetCursor(x,y);
 400fafc:	e0bffd0b 	ldhu	r2,-12(fp)
 400fb00:	e0fffe0b 	ldhu	r3,-8(fp)
 400fb04:	180b883a 	mov	r5,r3
 400fb08:	1009883a 	mov	r4,r2
 400fb0c:	400f8740 	call	400f874 <LCD_SetCursor>
        IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002C);
 400fb10:	00c00b04 	movi	r3,44
 400fb14:	00828034 	movhi	r2,2560
 400fb18:	10843404 	addi	r2,r2,4304
 400fb1c:	10c00035 	stwio	r3,0(r2)
        IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,color);
 400fb20:	e0ffff0b 	ldhu	r3,-4(fp)
 400fb24:	00828034 	movhi	r2,2560
 400fb28:	10843504 	addi	r2,r2,4308
 400fb2c:	10c00035 	stwio	r3,0(r2)
}
 400fb30:	0001883a 	nop
 400fb34:	e037883a 	mov	sp,fp
 400fb38:	dfc00117 	ldw	ra,4(sp)
 400fb3c:	df000017 	ldw	fp,0(sp)
 400fb40:	dec00204 	addi	sp,sp,8
 400fb44:	f800283a 	ret

0400fb48 <LCD_DrawRect>:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/

void LCD_DrawRect(alt_u16 xs,alt_u16 ys,alt_u16 xe,alt_u16 ye,alt_u16 color )
{
 400fb48:	defff804 	addi	sp,sp,-32
 400fb4c:	dfc00715 	stw	ra,28(sp)
 400fb50:	df000615 	stw	fp,24(sp)
 400fb54:	df000604 	addi	fp,sp,24
 400fb58:	2011883a 	mov	r8,r4
 400fb5c:	3009883a 	mov	r4,r6
 400fb60:	3807883a 	mov	r3,r7
 400fb64:	e0800217 	ldw	r2,8(fp)
 400fb68:	e23ffb0d 	sth	r8,-20(fp)
 400fb6c:	e17ffc0d 	sth	r5,-16(fp)
 400fb70:	e13ffd0d 	sth	r4,-12(fp)
 400fb74:	e0fffe0d 	sth	r3,-8(fp)
 400fb78:	e0bfff0d 	sth	r2,-4(fp)
        LCD_SetRect(xs,ys,xe,ye);
 400fb7c:	e0bffb0b 	ldhu	r2,-20(fp)
 400fb80:	e0fffc0b 	ldhu	r3,-16(fp)
 400fb84:	e13ffd0b 	ldhu	r4,-12(fp)
 400fb88:	e17ffe0b 	ldhu	r5,-8(fp)
 400fb8c:	280f883a 	mov	r7,r5
 400fb90:	200d883a 	mov	r6,r4
 400fb94:	180b883a 	mov	r5,r3
 400fb98:	1009883a 	mov	r4,r2
 400fb9c:	400f92c0 	call	400f92c <LCD_SetRect>
        IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002C);
 400fba0:	00c00b04 	movi	r3,44
 400fba4:	00828034 	movhi	r2,2560
 400fba8:	10843404 	addi	r2,r2,4304
 400fbac:	10c00035 	stwio	r3,0(r2)
        for(int i = 0; i < (xe-xs+2)*(ye-ys+2);i++){
 400fbb0:	e03ffa15 	stw	zero,-24(fp)
 400fbb4:	00000706 	br	400fbd4 <LCD_DrawRect+0x8c>
        	IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,color);
 400fbb8:	e0ffff0b 	ldhu	r3,-4(fp)
 400fbbc:	00828034 	movhi	r2,2560
 400fbc0:	10843504 	addi	r2,r2,4308
 400fbc4:	10c00035 	stwio	r3,0(r2)

void LCD_DrawRect(alt_u16 xs,alt_u16 ys,alt_u16 xe,alt_u16 ye,alt_u16 color )
{
        LCD_SetRect(xs,ys,xe,ye);
        IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002C);
        for(int i = 0; i < (xe-xs+2)*(ye-ys+2);i++){
 400fbc8:	e0bffa17 	ldw	r2,-24(fp)
 400fbcc:	10800044 	addi	r2,r2,1
 400fbd0:	e0bffa15 	stw	r2,-24(fp)
 400fbd4:	e0fffd0b 	ldhu	r3,-12(fp)
 400fbd8:	e0bffb0b 	ldhu	r2,-20(fp)
 400fbdc:	1885c83a 	sub	r2,r3,r2
 400fbe0:	10c00084 	addi	r3,r2,2
 400fbe4:	e13ffe0b 	ldhu	r4,-8(fp)
 400fbe8:	e0bffc0b 	ldhu	r2,-16(fp)
 400fbec:	2085c83a 	sub	r2,r4,r2
 400fbf0:	10800084 	addi	r2,r2,2
 400fbf4:	1885383a 	mul	r2,r3,r2
 400fbf8:	e0fffa17 	ldw	r3,-24(fp)
 400fbfc:	18bfee16 	blt	r3,r2,400fbb8 <__reset+0xfa81fbb8>
        	IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,color);
        }

}
 400fc00:	0001883a 	nop
 400fc04:	e037883a 	mov	sp,fp
 400fc08:	dfc00117 	ldw	ra,4(sp)
 400fc0c:	df000017 	ldw	fp,0(sp)
 400fc10:	dec00204 	addi	sp,sp,8
 400fc14:	f800283a 	ret

0400fc18 <vid_set_pixel>:


void vid_set_pixel(int horiz, int vert, unsigned int color)
{
 400fc18:	defffa04 	addi	sp,sp,-24
 400fc1c:	dfc00515 	stw	ra,20(sp)
 400fc20:	df000415 	stw	fp,16(sp)
 400fc24:	df000404 	addi	fp,sp,16
 400fc28:	e13ffd15 	stw	r4,-12(fp)
 400fc2c:	e17ffe15 	stw	r5,-8(fp)
 400fc30:	e1bfff15 	stw	r6,-4(fp)

	alt_u16 color16;


	// encode to RGB  5 6 5
	color16 = (color & 0xFF) >> 3; // blue
 400fc34:	e0bfff17 	ldw	r2,-4(fp)
 400fc38:	10803fcc 	andi	r2,r2,255
 400fc3c:	1004d0fa 	srli	r2,r2,3
 400fc40:	e0bffc0d 	sth	r2,-16(fp)
	color16 |= (color & 0xFC00) >> 5; // green
 400fc44:	e0bfff17 	ldw	r2,-4(fp)
 400fc48:	10bf000c 	andi	r2,r2,64512
 400fc4c:	1004d17a 	srli	r2,r2,5
 400fc50:	1007883a 	mov	r3,r2
 400fc54:	e0bffc0b 	ldhu	r2,-16(fp)
 400fc58:	1884b03a 	or	r2,r3,r2
 400fc5c:	e0bffc0d 	sth	r2,-16(fp)
	color16 |= (color & 0xF80000) >> 8; // blue
 400fc60:	e0bfff17 	ldw	r2,-4(fp)
 400fc64:	10803e2c 	andhi	r2,r2,248
 400fc68:	1004d23a 	srli	r2,r2,8
 400fc6c:	1007883a 	mov	r3,r2
 400fc70:	e0bffc0b 	ldhu	r2,-16(fp)
 400fc74:	1884b03a 	or	r2,r3,r2
 400fc78:	e0bffc0d 	sth	r2,-16(fp)
	LCD_DrawPoint(horiz, vert, color16);
 400fc7c:	e0bffd17 	ldw	r2,-12(fp)
 400fc80:	10ffffcc 	andi	r3,r2,65535
 400fc84:	e0bffe17 	ldw	r2,-8(fp)
 400fc88:	10bfffcc 	andi	r2,r2,65535
 400fc8c:	e13ffc0b 	ldhu	r4,-16(fp)
 400fc90:	200d883a 	mov	r6,r4
 400fc94:	100b883a 	mov	r5,r2
 400fc98:	1809883a 	mov	r4,r3
 400fc9c:	400fad80 	call	400fad8 <LCD_DrawPoint>
}
 400fca0:	0001883a 	nop
 400fca4:	e037883a 	mov	sp,fp
 400fca8:	dfc00117 	ldw	ra,4(sp)
 400fcac:	df000017 	ldw	fp,0(sp)
 400fcb0:	dec00204 	addi	sp,sp,8
 400fcb4:	f800283a 	ret

0400fcb8 <LCD_Init>:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/

void LCD_Init()
{
 400fcb8:	defffe04 	addi	sp,sp,-8
 400fcbc:	dfc00115 	stw	ra,4(sp)
 400fcc0:	df000015 	stw	fp,0(sp)
 400fcc4:	d839883a 	mov	fp,sp
	alt_u16 data1,data2;
	alt_u16 data3,data4;

	IOWR_LT24_AVALON_Set_LCD_RST(LCD_RESET_N_BASE); //	Set_LCD_RST;
 400fcc8:	00c00044 	movi	r3,1
 400fccc:	00828034 	movhi	r2,2560
 400fcd0:	10842804 	addi	r2,r2,4256
 400fcd4:	10c00035 	stwio	r3,0(r2)
	Delay_Ms(1);
 400fcd8:	01000044 	movi	r4,1
 400fcdc:	400f8240 	call	400f824 <Delay_Ms>
	IOWR_LT24_AVALON_Clr_LCD_RST(LCD_RESET_N_BASE);
 400fce0:	0007883a 	mov	r3,zero
 400fce4:	00828034 	movhi	r2,2560
 400fce8:	10842804 	addi	r2,r2,4256
 400fcec:	10c00035 	stwio	r3,0(r2)
	Delay_Ms(10);       // Delay 10ms // This delay time is necessary
 400fcf0:	01000284 	movi	r4,10
 400fcf4:	400f8240 	call	400f824 <Delay_Ms>
	IOWR_LT24_AVALON_Set_LCD_RST(LCD_RESET_N_BASE); //	Set_LCD_RST;
 400fcf8:	00c00044 	movi	r3,1
 400fcfc:	00828034 	movhi	r2,2560
 400fd00:	10842804 	addi	r2,r2,4256
 400fd04:	10c00035 	stwio	r3,0(r2)
	Delay_Ms(120);       // Delay 120 ms
 400fd08:	01001e04 	movi	r4,120
 400fd0c:	400f8240 	call	400f824 <Delay_Ms>
//	Clr_LCD_CS;


	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x0011);//Exit Sleep
 400fd10:	00c00444 	movi	r3,17
 400fd14:	00828034 	movhi	r2,2560
 400fd18:	10843404 	addi	r2,r2,4304
 400fd1c:	10c00035 	stwio	r3,0(r2)
	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00CF);//Power control B
 400fd20:	00c033c4 	movi	r3,207
 400fd24:	00828034 	movhi	r2,2560
 400fd28:	10843404 	addi	r2,r2,4304
 400fd2c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 400fd30:	0007883a 	mov	r3,zero
 400fd34:	00828034 	movhi	r2,2560
 400fd38:	10843504 	addi	r2,r2,4308
 400fd3c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0081);
 400fd40:	00c02044 	movi	r3,129
 400fd44:	00828034 	movhi	r2,2560
 400fd48:	10843504 	addi	r2,r2,4308
 400fd4c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0X00c0);
 400fd50:	00c03004 	movi	r3,192
 400fd54:	00828034 	movhi	r2,2560
 400fd58:	10843504 	addi	r2,r2,4308
 400fd5c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00ED); //Power on sequence control
 400fd60:	00c03b44 	movi	r3,237
 400fd64:	00828034 	movhi	r2,2560
 400fd68:	10843404 	addi	r2,r2,4304
 400fd6c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0064);
 400fd70:	00c01904 	movi	r3,100
 400fd74:	00828034 	movhi	r2,2560
 400fd78:	10843504 	addi	r2,r2,4308
 400fd7c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0003);
 400fd80:	00c000c4 	movi	r3,3
 400fd84:	00828034 	movhi	r2,2560
 400fd88:	10843504 	addi	r2,r2,4308
 400fd8c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0X0012);
 400fd90:	00c00484 	movi	r3,18
 400fd94:	00828034 	movhi	r2,2560
 400fd98:	10843504 	addi	r2,r2,4308
 400fd9c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0X0081);
 400fda0:	00c02044 	movi	r3,129
 400fda4:	00828034 	movhi	r2,2560
 400fda8:	10843504 	addi	r2,r2,4308
 400fdac:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00E8); // driver timing control A
 400fdb0:	00c03a04 	movi	r3,232
 400fdb4:	00828034 	movhi	r2,2560
 400fdb8:	10843404 	addi	r2,r2,4304
 400fdbc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0085);
 400fdc0:	00c02144 	movi	r3,133
 400fdc4:	00828034 	movhi	r2,2560
 400fdc8:	10843504 	addi	r2,r2,4308
 400fdcc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0001);
 400fdd0:	00c00044 	movi	r3,1
 400fdd4:	00828034 	movhi	r2,2560
 400fdd8:	10843504 	addi	r2,r2,4308
 400fddc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x00798);
 400fde0:	00c1e604 	movi	r3,1944
 400fde4:	00828034 	movhi	r2,2560
 400fde8:	10843504 	addi	r2,r2,4308
 400fdec:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00CB);	//Power control A
 400fdf0:	00c032c4 	movi	r3,203
 400fdf4:	00828034 	movhi	r2,2560
 400fdf8:	10843404 	addi	r2,r2,4304
 400fdfc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0039);
 400fe00:	00c00e44 	movi	r3,57
 400fe04:	00828034 	movhi	r2,2560
 400fe08:	10843504 	addi	r2,r2,4308
 400fe0c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x002C);
 400fe10:	00c00b04 	movi	r3,44
 400fe14:	00828034 	movhi	r2,2560
 400fe18:	10843504 	addi	r2,r2,4308
 400fe1c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 400fe20:	0007883a 	mov	r3,zero
 400fe24:	00828034 	movhi	r2,2560
 400fe28:	10843504 	addi	r2,r2,4308
 400fe2c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0034);
 400fe30:	00c00d04 	movi	r3,52
 400fe34:	00828034 	movhi	r2,2560
 400fe38:	10843504 	addi	r2,r2,4308
 400fe3c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0002);
 400fe40:	00c00084 	movi	r3,2
 400fe44:	00828034 	movhi	r2,2560
 400fe48:	10843504 	addi	r2,r2,4308
 400fe4c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00F7); //Pump ratio
 400fe50:	00c03dc4 	movi	r3,247
 400fe54:	00828034 	movhi	r2,2560
 400fe58:	10843404 	addi	r2,r2,4304
 400fe5c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0020);
 400fe60:	00c00804 	movi	r3,32
 400fe64:	00828034 	movhi	r2,2560
 400fe68:	10843504 	addi	r2,r2,4308
 400fe6c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00EA); // driver timing control B
 400fe70:	00c03a84 	movi	r3,234
 400fe74:	00828034 	movhi	r2,2560
 400fe78:	10843404 	addi	r2,r2,4304
 400fe7c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 400fe80:	0007883a 	mov	r3,zero
 400fe84:	00828034 	movhi	r2,2560
 400fe88:	10843504 	addi	r2,r2,4308
 400fe8c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 400fe90:	0007883a 	mov	r3,zero
 400fe94:	00828034 	movhi	r2,2560
 400fe98:	10843504 	addi	r2,r2,4308
 400fe9c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00B1); //Frame Rate Control
 400fea0:	00c02c44 	movi	r3,177
 400fea4:	00828034 	movhi	r2,2560
 400fea8:	10843404 	addi	r2,r2,4304
 400feac:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 400feb0:	0007883a 	mov	r3,zero
 400feb4:	00828034 	movhi	r2,2560
 400feb8:	10843504 	addi	r2,r2,4308
 400febc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x001b);
 400fec0:	00c006c4 	movi	r3,27
 400fec4:	00828034 	movhi	r2,2560
 400fec8:	10843504 	addi	r2,r2,4308
 400fecc:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00B6); //Display Function Control
 400fed0:	00c02d84 	movi	r3,182
 400fed4:	00828034 	movhi	r2,2560
 400fed8:	10843404 	addi	r2,r2,4304
 400fedc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x000A);
 400fee0:	00c00284 	movi	r3,10
 400fee4:	00828034 	movhi	r2,2560
 400fee8:	10843504 	addi	r2,r2,4308
 400feec:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x00A2);
 400fef0:	00c02884 	movi	r3,162
 400fef4:	00828034 	movhi	r2,2560
 400fef8:	10843504 	addi	r2,r2,4308
 400fefc:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00C0); //Power control
 400ff00:	00c03004 	movi	r3,192
 400ff04:	00828034 	movhi	r2,2560
 400ff08:	10843404 	addi	r2,r2,4304
 400ff0c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0005);  //VRH[5:0]
 400ff10:	00c00144 	movi	r3,5
 400ff14:	00828034 	movhi	r2,2560
 400ff18:	10843504 	addi	r2,r2,4308
 400ff1c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00C1); //Power control
 400ff20:	00c03044 	movi	r3,193
 400ff24:	00828034 	movhi	r2,2560
 400ff28:	10843404 	addi	r2,r2,4304
 400ff2c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0011);  //SAP[2:0];BT[3:0]
 400ff30:	00c00444 	movi	r3,17
 400ff34:	00828034 	movhi	r2,2560
 400ff38:	10843504 	addi	r2,r2,4308
 400ff3c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00C5); //VCM control
 400ff40:	00c03144 	movi	r3,197
 400ff44:	00828034 	movhi	r2,2560
 400ff48:	10843404 	addi	r2,r2,4304
 400ff4c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0045);  //3F
 400ff50:	00c01144 	movi	r3,69
 400ff54:	00828034 	movhi	r2,2560
 400ff58:	10843504 	addi	r2,r2,4308
 400ff5c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0045);  //3C
 400ff60:	00c01144 	movi	r3,69
 400ff64:	00828034 	movhi	r2,2560
 400ff68:	10843504 	addi	r2,r2,4308
 400ff6c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00C7); //VCM control2
 400ff70:	00c031c4 	movi	r3,199
 400ff74:	00828034 	movhi	r2,2560
 400ff78:	10843404 	addi	r2,r2,4304
 400ff7c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0X00a2);
 400ff80:	00c02884 	movi	r3,162
 400ff84:	00828034 	movhi	r2,2560
 400ff88:	10843504 	addi	r2,r2,4308
 400ff8c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x0036); // Memory Access Control
 400ff90:	00c00d84 	movi	r3,54
 400ff94:	00828034 	movhi	r2,2560
 400ff98:	10843404 	addi	r2,r2,4304
 400ff9c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0008);//48
 400ffa0:	00c00204 	movi	r3,8
 400ffa4:	00828034 	movhi	r2,2560
 400ffa8:	10843504 	addi	r2,r2,4308
 400ffac:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00F2);  // 3Gamma Function Disable
 400ffb0:	00c03c84 	movi	r3,242
 400ffb4:	00828034 	movhi	r2,2560
 400ffb8:	10843404 	addi	r2,r2,4304
 400ffbc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 400ffc0:	0007883a 	mov	r3,zero
 400ffc4:	00828034 	movhi	r2,2560
 400ffc8:	10843504 	addi	r2,r2,4308
 400ffcc:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x0026);  //Gamma curve selected
 400ffd0:	00c00984 	movi	r3,38
 400ffd4:	00828034 	movhi	r2,2560
 400ffd8:	10843404 	addi	r2,r2,4304
 400ffdc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0001);
 400ffe0:	00c00044 	movi	r3,1
 400ffe4:	00828034 	movhi	r2,2560
 400ffe8:	10843504 	addi	r2,r2,4308
 400ffec:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00E0);  //Set Gamma
 400fff0:	00c03804 	movi	r3,224
 400fff4:	00828034 	movhi	r2,2560
 400fff8:	10843404 	addi	r2,r2,4304
 400fffc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x000F);
 4010000:	00c003c4 	movi	r3,15
 4010004:	00828034 	movhi	r2,2560
 4010008:	10843504 	addi	r2,r2,4308
 401000c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0026);
 4010010:	00c00984 	movi	r3,38
 4010014:	00828034 	movhi	r2,2560
 4010018:	10843504 	addi	r2,r2,4308
 401001c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0024);
 4010020:	00c00904 	movi	r3,36
 4010024:	00828034 	movhi	r2,2560
 4010028:	10843504 	addi	r2,r2,4308
 401002c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x000b);
 4010030:	00c002c4 	movi	r3,11
 4010034:	00828034 	movhi	r2,2560
 4010038:	10843504 	addi	r2,r2,4308
 401003c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x000E);
 4010040:	00c00384 	movi	r3,14
 4010044:	00828034 	movhi	r2,2560
 4010048:	10843504 	addi	r2,r2,4308
 401004c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0008);
 4010050:	00c00204 	movi	r3,8
 4010054:	00828034 	movhi	r2,2560
 4010058:	10843504 	addi	r2,r2,4308
 401005c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x004b);
 4010060:	00c012c4 	movi	r3,75
 4010064:	00828034 	movhi	r2,2560
 4010068:	10843504 	addi	r2,r2,4308
 401006c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0X00a8);
 4010070:	00c02a04 	movi	r3,168
 4010074:	00828034 	movhi	r2,2560
 4010078:	10843504 	addi	r2,r2,4308
 401007c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x003b);
 4010080:	00c00ec4 	movi	r3,59
 4010084:	00828034 	movhi	r2,2560
 4010088:	10843504 	addi	r2,r2,4308
 401008c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x000a);
 4010090:	00c00284 	movi	r3,10
 4010094:	00828034 	movhi	r2,2560
 4010098:	10843504 	addi	r2,r2,4308
 401009c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0014);
 40100a0:	00c00504 	movi	r3,20
 40100a4:	00828034 	movhi	r2,2560
 40100a8:	10843504 	addi	r2,r2,4308
 40100ac:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0006);
 40100b0:	00c00184 	movi	r3,6
 40100b4:	00828034 	movhi	r2,2560
 40100b8:	10843504 	addi	r2,r2,4308
 40100bc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0010);
 40100c0:	00c00404 	movi	r3,16
 40100c4:	00828034 	movhi	r2,2560
 40100c8:	10843504 	addi	r2,r2,4308
 40100cc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0009);
 40100d0:	00c00244 	movi	r3,9
 40100d4:	00828034 	movhi	r2,2560
 40100d8:	10843504 	addi	r2,r2,4308
 40100dc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 40100e0:	0007883a 	mov	r3,zero
 40100e4:	00828034 	movhi	r2,2560
 40100e8:	10843504 	addi	r2,r2,4308
 40100ec:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0X00E1);  //Set Gamma
 40100f0:	00c03844 	movi	r3,225
 40100f4:	00828034 	movhi	r2,2560
 40100f8:	10843404 	addi	r2,r2,4304
 40100fc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 4010100:	0007883a 	mov	r3,zero
 4010104:	00828034 	movhi	r2,2560
 4010108:	10843504 	addi	r2,r2,4308
 401010c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x001c);
 4010110:	00c00704 	movi	r3,28
 4010114:	00828034 	movhi	r2,2560
 4010118:	10843504 	addi	r2,r2,4308
 401011c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0020);
 4010120:	00c00804 	movi	r3,32
 4010124:	00828034 	movhi	r2,2560
 4010128:	10843504 	addi	r2,r2,4308
 401012c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0004);
 4010130:	00c00104 	movi	r3,4
 4010134:	00828034 	movhi	r2,2560
 4010138:	10843504 	addi	r2,r2,4308
 401013c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0010);
 4010140:	00c00404 	movi	r3,16
 4010144:	00828034 	movhi	r2,2560
 4010148:	10843504 	addi	r2,r2,4308
 401014c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0008);
 4010150:	00c00204 	movi	r3,8
 4010154:	00828034 	movhi	r2,2560
 4010158:	10843504 	addi	r2,r2,4308
 401015c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0034);
 4010160:	00c00d04 	movi	r3,52
 4010164:	00828034 	movhi	r2,2560
 4010168:	10843504 	addi	r2,r2,4308
 401016c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0047);
 4010170:	00c011c4 	movi	r3,71
 4010174:	00828034 	movhi	r2,2560
 4010178:	10843504 	addi	r2,r2,4308
 401017c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0044);
 4010180:	00c01104 	movi	r3,68
 4010184:	00828034 	movhi	r2,2560
 4010188:	10843504 	addi	r2,r2,4308
 401018c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0005);
 4010190:	00c00144 	movi	r3,5
 4010194:	00828034 	movhi	r2,2560
 4010198:	10843504 	addi	r2,r2,4308
 401019c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x000b);
 40101a0:	00c002c4 	movi	r3,11
 40101a4:	00828034 	movhi	r2,2560
 40101a8:	10843504 	addi	r2,r2,4308
 40101ac:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0009);
 40101b0:	00c00244 	movi	r3,9
 40101b4:	00828034 	movhi	r2,2560
 40101b8:	10843504 	addi	r2,r2,4308
 40101bc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x002f);
 40101c0:	00c00bc4 	movi	r3,47
 40101c4:	00828034 	movhi	r2,2560
 40101c8:	10843504 	addi	r2,r2,4308
 40101cc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0036);
 40101d0:	00c00d84 	movi	r3,54
 40101d4:	00828034 	movhi	r2,2560
 40101d8:	10843504 	addi	r2,r2,4308
 40101dc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x000f);
 40101e0:	00c003c4 	movi	r3,15
 40101e4:	00828034 	movhi	r2,2560
 40101e8:	10843504 	addi	r2,r2,4308
 40101ec:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002A); //colum address set
 40101f0:	00c00a84 	movi	r3,42
 40101f4:	00828034 	movhi	r2,2560
 40101f8:	10843404 	addi	r2,r2,4304
 40101fc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 4010200:	0007883a 	mov	r3,zero
 4010204:	00828034 	movhi	r2,2560
 4010208:	10843504 	addi	r2,r2,4308
 401020c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 4010210:	0007883a 	mov	r3,zero
 4010214:	00828034 	movhi	r2,2560
 4010218:	10843504 	addi	r2,r2,4308
 401021c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 4010220:	0007883a 	mov	r3,zero
 4010224:	00828034 	movhi	r2,2560
 4010228:	10843504 	addi	r2,r2,4308
 401022c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x00ef);
 4010230:	00c03bc4 	movi	r3,239
 4010234:	00828034 	movhi	r2,2560
 4010238:	10843504 	addi	r2,r2,4308
 401023c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002B);
 4010240:	00c00ac4 	movi	r3,43
 4010244:	00828034 	movhi	r2,2560
 4010248:	10843404 	addi	r2,r2,4304
 401024c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 4010250:	0007883a 	mov	r3,zero
 4010254:	00828034 	movhi	r2,2560
 4010258:	10843504 	addi	r2,r2,4308
 401025c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 4010260:	0007883a 	mov	r3,zero
 4010264:	00828034 	movhi	r2,2560
 4010268:	10843504 	addi	r2,r2,4308
 401026c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0001);
 4010270:	00c00044 	movi	r3,1
 4010274:	00828034 	movhi	r2,2560
 4010278:	10843504 	addi	r2,r2,4308
 401027c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x003f);
 4010280:	00c00fc4 	movi	r3,63
 4010284:	00828034 	movhi	r2,2560
 4010288:	10843504 	addi	r2,r2,4308
 401028c:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x003A);
 4010290:	00c00e84 	movi	r3,58
 4010294:	00828034 	movhi	r2,2560
 4010298:	10843404 	addi	r2,r2,4304
 401029c:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0055);
 40102a0:	00c01544 	movi	r3,85
 40102a4:	00828034 	movhi	r2,2560
 40102a8:	10843504 	addi	r2,r2,4308
 40102ac:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x00f6);
 40102b0:	00c03d84 	movi	r3,246
 40102b4:	00828034 	movhi	r2,2560
 40102b8:	10843404 	addi	r2,r2,4304
 40102bc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0001);
 40102c0:	00c00044 	movi	r3,1
 40102c4:	00828034 	movhi	r2,2560
 40102c8:	10843504 	addi	r2,r2,4308
 40102cc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0030);
 40102d0:	00c00c04 	movi	r3,48
 40102d4:	00828034 	movhi	r2,2560
 40102d8:	10843504 	addi	r2,r2,4308
 40102dc:	10c00035 	stwio	r3,0(r2)
		IOWR_LT24_AVALON_LCD_WR_DATA(LCD_CONTROLLER_BASE,0x0000);
 40102e0:	0007883a 	mov	r3,zero
 40102e4:	00828034 	movhi	r2,2560
 40102e8:	10843504 	addi	r2,r2,4308
 40102ec:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x0029);  //display on
 40102f0:	00c00a44 	movi	r3,41
 40102f4:	00828034 	movhi	r2,2560
 40102f8:	10843404 	addi	r2,r2,4304
 40102fc:	10c00035 	stwio	r3,0(r2)

	IOWR_LT24_AVALON_LCD_WR_REG(LCD_CONTROLLER_BASE,0x002c);  // 0x2C
 4010300:	00c00b04 	movi	r3,44
 4010304:	00828034 	movhi	r2,2560
 4010308:	10843404 	addi	r2,r2,4304
 401030c:	10c00035 	stwio	r3,0(r2)


}
 4010310:	0001883a 	nop
 4010314:	e037883a 	mov	sp,fp
 4010318:	dfc00117 	ldw	ra,4(sp)
 401031c:	df000017 	ldw	fp,0(sp)
 4010320:	dec00204 	addi	sp,sp,8
 4010324:	f800283a 	ret

04010328 <set_glissando_delay>:
 * Purpose :
 * Return  : none
 *--------------------------------------------------*/

void set_glissando_delay(alt_u8 delay)
{
 4010328:	defffe04 	addi	sp,sp,-8
 401032c:	df000115 	stw	fp,4(sp)
 4010330:	df000104 	addi	fp,sp,4
 4010334:	2005883a 	mov	r2,r4
 4010338:	e0bfff05 	stb	r2,-4(fp)
	IOWR_PITCH_GENERATION_AVALON_PITCH_WR_DELAY(PITCH_GENERATION_0_BASE,(alt_u32)delay);
 401033c:	e0ffff03 	ldbu	r3,-4(fp)
 4010340:	00828034 	movhi	r2,2560
 4010344:	10841e04 	addi	r2,r2,4216
 4010348:	10c00035 	stwio	r3,0(r2)
}
 401034c:	0001883a 	nop
 4010350:	e037883a 	mov	sp,fp
 4010354:	df000017 	ldw	fp,0(sp)
 4010358:	dec00104 	addi	sp,sp,4
 401035c:	f800283a 	ret

04010360 <set_cntrl_reg>:


void set_cntrl_reg(alt_u8 cntrl_reg)
{
 4010360:	defffe04 	addi	sp,sp,-8
 4010364:	df000115 	stw	fp,4(sp)
 4010368:	df000104 	addi	fp,sp,4
 401036c:	2005883a 	mov	r2,r4
 4010370:	e0bfff05 	stb	r2,-4(fp)
	IOWR_PITCH_GENERATION_AVALON_PITCH_WR_CNTRL(PITCH_GENERATION_0_BASE,(alt_u32)cntrl_reg);
 4010374:	e0ffff03 	ldbu	r3,-4(fp)
 4010378:	00828034 	movhi	r2,2560
 401037c:	10841c04 	addi	r2,r2,4208
 4010380:	10c00035 	stwio	r3,0(r2)
}
 4010384:	0001883a 	nop
 4010388:	e037883a 	mov	sp,fp
 401038c:	df000017 	ldw	fp,0(sp)
 4010390:	dec00104 	addi	sp,sp,4
 4010394:	f800283a 	ret

04010398 <set_calibration_pitch>:

void set_calibration_pitch(void)
{
 4010398:	deffff04 	addi	sp,sp,-4
 401039c:	df000015 	stw	fp,0(sp)
 40103a0:	d839883a 	mov	fp,sp
	IOWR_PITCH_GENERATION_AVALON_PITCH_WR_CNTRL(PITCH_GENERATION_0_BASE,2);
 40103a4:	00c00084 	movi	r3,2
 40103a8:	00828034 	movhi	r2,2560
 40103ac:	10841c04 	addi	r2,r2,4208
 40103b0:	10c00035 	stwio	r3,0(r2)
}
 40103b4:	0001883a 	nop
 40103b8:	e037883a 	mov	sp,fp
 40103bc:	df000017 	ldw	fp,0(sp)
 40103c0:	dec00104 	addi	sp,sp,4
 40103c4:	f800283a 	ret

040103c8 <done_calibration_pitch>:

alt_u32 done_calibration_pitch(void)
{
 40103c8:	deffff04 	addi	sp,sp,-4
 40103cc:	df000015 	stw	fp,0(sp)
 40103d0:	d839883a 	mov	fp,sp
	return IORD_PITCH_GENERATION_AVALON_PITCH_RD_CNTRL(PITCH_GENERATION_0_BASE) & 2;
 40103d4:	00828034 	movhi	r2,2560
 40103d8:	10841c04 	addi	r2,r2,4208
 40103dc:	10800037 	ldwio	r2,0(r2)
 40103e0:	1080008c 	andi	r2,r2,2
}
 40103e4:	e037883a 	mov	sp,fp
 40103e8:	df000017 	ldw	fp,0(sp)
 40103ec:	dec00104 	addi	sp,sp,4
 40103f0:	f800283a 	ret

040103f4 <read_freq_pitch>:


alt_u32 read_freq_pitch(void)
{
 40103f4:	deffff04 	addi	sp,sp,-4
 40103f8:	df000015 	stw	fp,0(sp)
 40103fc:	d839883a 	mov	fp,sp
	return IORD_PITCH_GENERATION_AVALON_PITCH_RD_freq(PITCH_GENERATION_0_BASE);
 4010400:	00828034 	movhi	r2,2560
 4010404:	10841d04 	addi	r2,r2,4212
 4010408:	10800037 	ldwio	r2,0(r2)
}
 401040c:	e037883a 	mov	sp,fp
 4010410:	df000017 	ldw	fp,0(sp)
 4010414:	dec00104 	addi	sp,sp,4
 4010418:	f800283a 	ret

0401041c <read_delay_gli>:

alt_u32 read_delay_gli(void)
{
 401041c:	deffff04 	addi	sp,sp,-4
 4010420:	df000015 	stw	fp,0(sp)
 4010424:	d839883a 	mov	fp,sp
	return IORD_PITCH_GENERATION_AVALON_PITCH_RD_gli_delay(PITCH_GENERATION_0_BASE);
 4010428:	00828034 	movhi	r2,2560
 401042c:	10841e04 	addi	r2,r2,4216
 4010430:	10800037 	ldwio	r2,0(r2)
}
 4010434:	e037883a 	mov	sp,fp
 4010438:	df000017 	ldw	fp,0(sp)
 401043c:	dec00104 	addi	sp,sp,4
 4010440:	f800283a 	ret

04010444 <get_pixel_pitch_accuracy>:
alt_16 get_pixel_pitch_accuracy(alt_u8 penta_on_off, alt_u32 tmp)
{
 4010444:	deff2704 	addi	sp,sp,-868
 4010448:	dfc0d815 	stw	ra,864(sp)
 401044c:	df00d715 	stw	fp,860(sp)
 4010450:	df00d704 	addi	fp,sp,860
 4010454:	2005883a 	mov	r2,r4
 4010458:	e17fff15 	stw	r5,-4(fp)
 401045c:	e0bffe05 	stb	r2,-8(fp)
	alt_32 freq_diff_calc = 0;
 4010460:	e03f2915 	stw	zero,-860(fp)
    alt_32  freq;
	alt_32	index;
	freq = (alt_32)(tmp & 0xFFFF);
 4010464:	e0bfff17 	ldw	r2,-4(fp)
 4010468:	10bfffcc 	andi	r2,r2,65535
 401046c:	e0bf2a15 	stw	r2,-856(fp)
	index = (alt_32)((tmp & 0xFC000000)>>26);
 4010470:	e0bfff17 	ldw	r2,-4(fp)
 4010474:	1004d6ba 	srli	r2,r2,26
 4010478:	e0bf2b15 	stw	r2,-852(fp)
	alt_32 freq_diff [49][2] = {
 401047c:	00810074 	movhi	r2,1025
 4010480:	10944d04 	addi	r2,r2,20788
 4010484:	e0ff2c04 	addi	r3,fp,-848
 4010488:	1009883a 	mov	r4,r2
 401048c:	00806204 	movi	r2,392
 4010490:	100d883a 	mov	r6,r2
 4010494:	200b883a 	mov	r5,r4
 4010498:	1809883a 	mov	r4,r3
 401049c:	40020140 	call	4002014 <memcpy>
			{1603, 1650},
			{1699, 1748},
			{1799, 1853},
			{1906, 1963}
	};
	alt_32 freq_int [49] = {
 40104a0:	00810074 	movhi	r2,1025
 40104a4:	1094af04 	addi	r2,r2,21180
 40104a8:	e0ff8e04 	addi	r3,fp,-456
 40104ac:	1009883a 	mov	r4,r2
 40104b0:	00803104 	movi	r2,196
 40104b4:	100d883a 	mov	r6,r2
 40104b8:	200b883a 	mov	r5,r4
 40104bc:	1809883a 	mov	r4,r3
 40104c0:	40020140 	call	4002014 <memcpy>
								4186, 4435, 4699, 4978, 5274, 5588, 5920, 6272, 6645, 7040, 7459, 7902, 8372, 8870, 9397, 9956, 10548, 11175, 11840, 12544, 13290, 14080, 14917, 15804, 16744, 17740, 18795, 19912, 21096, 22351, 23680, 25088, 26579, 28160, 29834, 31609, 33488, 35479, 37589, 39824, 42192, 44701, 47359, 50175, 53159, 56320, 59669, 63217, 66976
	};

	alt_32 freq_penta [] = {
 40104c4:	00810074 	movhi	r2,1025
 40104c8:	1094e004 	addi	r2,r2,21376
 40104cc:	e0ffbf04 	addi	r3,fp,-260
 40104d0:	1009883a 	mov	r4,r2
 40104d4:	00801504 	movi	r2,84
 40104d8:	100d883a 	mov	r6,r2
 40104dc:	200b883a 	mov	r5,r4
 40104e0:	1809883a 	mov	r4,r3
 40104e4:	40020140 	call	4002014 <memcpy>
								4435, 4978, 5920, 6645, 7459, 8870, 9956, 11840, 13290, 14917, 17740, 19912, 23680, 26579, 29834, 35479, 39824, 47359, 53159, 59669, 70959
	};

	alt_32 freq_diff_penta [21][2] = {
 40104e8:	00810074 	movhi	r2,1025
 40104ec:	1094f504 	addi	r2,r2,21460
 40104f0:	e0ffd404 	addi	r3,fp,-176
 40104f4:	1009883a 	mov	r4,r2
 40104f8:	00802a04 	movi	r2,168
 40104fc:	100d883a 	mov	r6,r2
 4010500:	200b883a 	mov	r5,r4
 4010504:	1809883a 	mov	r4,r3
 4010508:	40020140 	call	4002014 <memcpy>
											{3349, 5400},
											{5889, 4219}

	};

	if (penta_on_off ==1 ){
 401050c:	e0bffe03 	ldbu	r2,-8(fp)
 4010510:	10800058 	cmpnei	r2,r2,1
 4010514:	1000201e 	bne	r2,zero,4010598 <get_pixel_pitch_accuracy+0x154>
		freq_diff_calc = freq - freq_penta[index];
 4010518:	e0bf2b17 	ldw	r2,-852(fp)
 401051c:	1085883a 	add	r2,r2,r2
 4010520:	1085883a 	add	r2,r2,r2
 4010524:	e0ff2904 	addi	r3,fp,-860
 4010528:	1885883a 	add	r2,r3,r2
 401052c:	10809604 	addi	r2,r2,600
 4010530:	10800017 	ldw	r2,0(r2)
 4010534:	e0ff2a17 	ldw	r3,-856(fp)
 4010538:	1885c83a 	sub	r2,r3,r2
 401053c:	e0bf2915 	stw	r2,-860(fp)
			if(freq_diff_calc < 0){
 4010540:	e0bf2917 	ldw	r2,-860(fp)
 4010544:	10000a0e 	bge	r2,zero,4010570 <get_pixel_pitch_accuracy+0x12c>
				return ((150*freq_diff_calc)/freq_diff_penta[index][0]);
 4010548:	e0bf2917 	ldw	r2,-860(fp)
 401054c:	10c025a4 	muli	r3,r2,150
 4010550:	e0bf2b17 	ldw	r2,-852(fp)
 4010554:	100490fa 	slli	r2,r2,3
 4010558:	e13f2904 	addi	r4,fp,-860
 401055c:	2085883a 	add	r2,r4,r2
 4010560:	1080ab04 	addi	r2,r2,684
 4010564:	10800017 	ldw	r2,0(r2)
 4010568:	1885283a 	div	r2,r3,r2
 401056c:	00002906 	br	4010614 <get_pixel_pitch_accuracy+0x1d0>
			}else{
				return ((150*freq_diff_calc)/freq_diff_penta[index][1]);
 4010570:	e0bf2917 	ldw	r2,-860(fp)
 4010574:	10c025a4 	muli	r3,r2,150
 4010578:	e0bf2b17 	ldw	r2,-852(fp)
 401057c:	100490fa 	slli	r2,r2,3
 4010580:	e13f2904 	addi	r4,fp,-860
 4010584:	2085883a 	add	r2,r4,r2
 4010588:	1080ac04 	addi	r2,r2,688
 401058c:	10800017 	ldw	r2,0(r2)
 4010590:	1885283a 	div	r2,r3,r2
 4010594:	00001f06 	br	4010614 <get_pixel_pitch_accuracy+0x1d0>
			}
	}else{
		freq_diff_calc = freq - freq_int[index];
 4010598:	e0bf2b17 	ldw	r2,-852(fp)
 401059c:	1085883a 	add	r2,r2,r2
 40105a0:	1085883a 	add	r2,r2,r2
 40105a4:	e0ff2904 	addi	r3,fp,-860
 40105a8:	1885883a 	add	r2,r3,r2
 40105ac:	10806504 	addi	r2,r2,404
 40105b0:	10800017 	ldw	r2,0(r2)
 40105b4:	e0ff2a17 	ldw	r3,-856(fp)
 40105b8:	1885c83a 	sub	r2,r3,r2
 40105bc:	e0bf2915 	stw	r2,-860(fp)
			if(freq_diff_calc < 0){
 40105c0:	e0bf2917 	ldw	r2,-860(fp)
 40105c4:	10000a0e 	bge	r2,zero,40105f0 <get_pixel_pitch_accuracy+0x1ac>
				return ((150*freq_diff_calc)/freq_diff[index][0]);
 40105c8:	e0bf2917 	ldw	r2,-860(fp)
 40105cc:	10c025a4 	muli	r3,r2,150
 40105d0:	e0bf2b17 	ldw	r2,-852(fp)
 40105d4:	100490fa 	slli	r2,r2,3
 40105d8:	e13f2904 	addi	r4,fp,-860
 40105dc:	2085883a 	add	r2,r4,r2
 40105e0:	10800304 	addi	r2,r2,12
 40105e4:	10800017 	ldw	r2,0(r2)
 40105e8:	1885283a 	div	r2,r3,r2
 40105ec:	00000906 	br	4010614 <get_pixel_pitch_accuracy+0x1d0>
			}else{
				return ((150*freq_diff_calc)/freq_diff[index][1]);
 40105f0:	e0bf2917 	ldw	r2,-860(fp)
 40105f4:	10c025a4 	muli	r3,r2,150
 40105f8:	e0bf2b17 	ldw	r2,-852(fp)
 40105fc:	100490fa 	slli	r2,r2,3
 4010600:	e13f2904 	addi	r4,fp,-860
 4010604:	2085883a 	add	r2,r4,r2
 4010608:	10800404 	addi	r2,r2,16
 401060c:	10800017 	ldw	r2,0(r2)
 4010610:	1885283a 	div	r2,r3,r2
			}
	}

}
 4010614:	e037883a 	mov	sp,fp
 4010618:	dfc00117 	ldw	ra,4(sp)
 401061c:	df000017 	ldw	fp,0(sp)
 4010620:	dec00204 	addi	sp,sp,8
 4010624:	f800283a 	ret

04010628 <set_calibration_vol_gen>:
 * Return  : none
 *--------------------------------------------------*/


void set_calibration_vol_gen(void)
{
 4010628:	deffff04 	addi	sp,sp,-4
 401062c:	df000015 	stw	fp,0(sp)
 4010630:	d839883a 	mov	fp,sp
	IOWR_VOLUME_GENERATION_AVALON_VOL_WR_CNTRL(VOLUME_GENERATION_0_BASE,2);
 4010634:	00c00084 	movi	r3,2
 4010638:	00828034 	movhi	r2,2560
 401063c:	10841804 	addi	r2,r2,4192
 4010640:	10c00035 	stwio	r3,0(r2)
}
 4010644:	0001883a 	nop
 4010648:	e037883a 	mov	sp,fp
 401064c:	df000017 	ldw	fp,0(sp)
 4010650:	dec00104 	addi	sp,sp,4
 4010654:	f800283a 	ret

04010658 <done_calibration_vol_gen>:

alt_u32 done_calibration_vol_gen(void)
{
 4010658:	deffff04 	addi	sp,sp,-4
 401065c:	df000015 	stw	fp,0(sp)
 4010660:	d839883a 	mov	fp,sp
	return IORD_VOLUME_GENERATION_AVALON_VOL_RD_CNTRL(VOLUME_GENERATION_0_BASE) & 2;
 4010664:	00828034 	movhi	r2,2560
 4010668:	10841804 	addi	r2,r2,4192
 401066c:	10800037 	ldwio	r2,0(r2)
 4010670:	1080008c 	andi	r2,r2,2
}
 4010674:	e037883a 	mov	sp,fp
 4010678:	df000017 	ldw	fp,0(sp)
 401067c:	dec00104 	addi	sp,sp,4
 4010680:	f800283a 	ret

04010684 <set_vol_gen>:

void set_vol_gen(alt_u8 vol_bar)
{
 4010684:	defffe04 	addi	sp,sp,-8
 4010688:	df000115 	stw	fp,4(sp)
 401068c:	df000104 	addi	fp,sp,4
 4010690:	2005883a 	mov	r2,r4
 4010694:	e0bfff05 	stb	r2,-4(fp)
	IOWR_VOLUME_GENERATION_AVALON_VOL_WR_VOL_GAIN(VOLUME_GENERATION_0_BASE,(alt_u32)vol_bar);
 4010698:	e0ffff03 	ldbu	r3,-4(fp)
 401069c:	00828034 	movhi	r2,2560
 40106a0:	10841a04 	addi	r2,r2,4200
 40106a4:	10c00035 	stwio	r3,0(r2)
}
 40106a8:	0001883a 	nop
 40106ac:	e037883a 	mov	sp,fp
 40106b0:	df000017 	ldw	fp,0(sp)
 40106b4:	dec00104 	addi	sp,sp,4
 40106b8:	f800283a 	ret

040106bc <read_freq_vol_gen>:


alt_u32 read_freq_vol_gen(void)
{
 40106bc:	deffff04 	addi	sp,sp,-4
 40106c0:	df000015 	stw	fp,0(sp)
 40106c4:	d839883a 	mov	fp,sp
	return IORD_VOLUME_GENERATION_AVALON_VOL_RD_freq(VOLUME_GENERATION_0_BASE);
 40106c8:	00828034 	movhi	r2,2560
 40106cc:	10841904 	addi	r2,r2,4196
 40106d0:	10800037 	ldwio	r2,0(r2)
}
 40106d4:	e037883a 	mov	sp,fp
 40106d8:	df000017 	ldw	fp,0(sp)
 40106dc:	dec00104 	addi	sp,sp,4
 40106e0:	f800283a 	ret

040106e4 <read_cntrl_vol_gen>:

alt_u32 read_cntrl_vol_gen(void)
{
 40106e4:	deffff04 	addi	sp,sp,-4
 40106e8:	df000015 	stw	fp,0(sp)
 40106ec:	d839883a 	mov	fp,sp
	return IORD_VOLUME_GENERATION_AVALON_VOL_RD_CNTRL(VOLUME_GENERATION_0_BASE);
 40106f0:	00828034 	movhi	r2,2560
 40106f4:	10841804 	addi	r2,r2,4192
 40106f8:	10800037 	ldwio	r2,0(r2)
}
 40106fc:	e037883a 	mov	sp,fp
 4010700:	df000017 	ldw	fp,0(sp)
 4010704:	dec00104 	addi	sp,sp,4
 4010708:	f800283a 	ret

0401070c <read_vol_gain_gen>:

alt_u32 read_vol_gain_gen(void)
{
 401070c:	deffff04 	addi	sp,sp,-4
 4010710:	df000015 	stw	fp,0(sp)
 4010714:	d839883a 	mov	fp,sp
	return IORD_VOLUME_GENERATION_AVALON_VOL_RD_vol_gain(VOLUME_GENERATION_0_BASE);	
 4010718:	00828034 	movhi	r2,2560
 401071c:	10841a04 	addi	r2,r2,4200
 4010720:	10800037 	ldwio	r2,0(r2)
 4010724:	e037883a 	mov	sp,fp
 4010728:	df000017 	ldw	fp,0(sp)
 401072c:	dec00104 	addi	sp,sp,4
 4010730:	f800283a 	ret

04010734 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 4010734:	defffa04 	addi	sp,sp,-24
 4010738:	dfc00515 	stw	ra,20(sp)
 401073c:	df000415 	stw	fp,16(sp)
 4010740:	df000404 	addi	fp,sp,16
 4010744:	e13ffd15 	stw	r4,-12(fp)
 4010748:	e17ffe15 	stw	r5,-8(fp)
 401074c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4010750:	e0bffd17 	ldw	r2,-12(fp)
 4010754:	10800017 	ldw	r2,0(r2)
 4010758:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 401075c:	e0bffc17 	ldw	r2,-16(fp)
 4010760:	10c00a04 	addi	r3,r2,40
 4010764:	e0bffd17 	ldw	r2,-12(fp)
 4010768:	10800217 	ldw	r2,8(r2)
 401076c:	100f883a 	mov	r7,r2
 4010770:	e1bfff17 	ldw	r6,-4(fp)
 4010774:	e17ffe17 	ldw	r5,-8(fp)
 4010778:	1809883a 	mov	r4,r3
 401077c:	4010d5c0 	call	4010d5c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4010780:	e037883a 	mov	sp,fp
 4010784:	dfc00117 	ldw	ra,4(sp)
 4010788:	df000017 	ldw	fp,0(sp)
 401078c:	dec00204 	addi	sp,sp,8
 4010790:	f800283a 	ret

04010794 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4010794:	defffa04 	addi	sp,sp,-24
 4010798:	dfc00515 	stw	ra,20(sp)
 401079c:	df000415 	stw	fp,16(sp)
 40107a0:	df000404 	addi	fp,sp,16
 40107a4:	e13ffd15 	stw	r4,-12(fp)
 40107a8:	e17ffe15 	stw	r5,-8(fp)
 40107ac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 40107b0:	e0bffd17 	ldw	r2,-12(fp)
 40107b4:	10800017 	ldw	r2,0(r2)
 40107b8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 40107bc:	e0bffc17 	ldw	r2,-16(fp)
 40107c0:	10c00a04 	addi	r3,r2,40
 40107c4:	e0bffd17 	ldw	r2,-12(fp)
 40107c8:	10800217 	ldw	r2,8(r2)
 40107cc:	100f883a 	mov	r7,r2
 40107d0:	e1bfff17 	ldw	r6,-4(fp)
 40107d4:	e17ffe17 	ldw	r5,-8(fp)
 40107d8:	1809883a 	mov	r4,r3
 40107dc:	4010f780 	call	4010f78 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 40107e0:	e037883a 	mov	sp,fp
 40107e4:	dfc00117 	ldw	ra,4(sp)
 40107e8:	df000017 	ldw	fp,0(sp)
 40107ec:	dec00204 	addi	sp,sp,8
 40107f0:	f800283a 	ret

040107f4 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 40107f4:	defffc04 	addi	sp,sp,-16
 40107f8:	dfc00315 	stw	ra,12(sp)
 40107fc:	df000215 	stw	fp,8(sp)
 4010800:	df000204 	addi	fp,sp,8
 4010804:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4010808:	e0bfff17 	ldw	r2,-4(fp)
 401080c:	10800017 	ldw	r2,0(r2)
 4010810:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 4010814:	e0bffe17 	ldw	r2,-8(fp)
 4010818:	10c00a04 	addi	r3,r2,40
 401081c:	e0bfff17 	ldw	r2,-4(fp)
 4010820:	10800217 	ldw	r2,8(r2)
 4010824:	100b883a 	mov	r5,r2
 4010828:	1809883a 	mov	r4,r3
 401082c:	4010c040 	call	4010c04 <altera_avalon_jtag_uart_close>
}
 4010830:	e037883a 	mov	sp,fp
 4010834:	dfc00117 	ldw	ra,4(sp)
 4010838:	df000017 	ldw	fp,0(sp)
 401083c:	dec00204 	addi	sp,sp,8
 4010840:	f800283a 	ret

04010844 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 4010844:	defffa04 	addi	sp,sp,-24
 4010848:	dfc00515 	stw	ra,20(sp)
 401084c:	df000415 	stw	fp,16(sp)
 4010850:	df000404 	addi	fp,sp,16
 4010854:	e13ffd15 	stw	r4,-12(fp)
 4010858:	e17ffe15 	stw	r5,-8(fp)
 401085c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 4010860:	e0bffd17 	ldw	r2,-12(fp)
 4010864:	10800017 	ldw	r2,0(r2)
 4010868:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 401086c:	e0bffc17 	ldw	r2,-16(fp)
 4010870:	10800a04 	addi	r2,r2,40
 4010874:	e1bfff17 	ldw	r6,-4(fp)
 4010878:	e17ffe17 	ldw	r5,-8(fp)
 401087c:	1009883a 	mov	r4,r2
 4010880:	4010c6c0 	call	4010c6c <altera_avalon_jtag_uart_ioctl>
}
 4010884:	e037883a 	mov	sp,fp
 4010888:	dfc00117 	ldw	ra,4(sp)
 401088c:	df000017 	ldw	fp,0(sp)
 4010890:	dec00204 	addi	sp,sp,8
 4010894:	f800283a 	ret

04010898 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 4010898:	defffa04 	addi	sp,sp,-24
 401089c:	dfc00515 	stw	ra,20(sp)
 40108a0:	df000415 	stw	fp,16(sp)
 40108a4:	df000404 	addi	fp,sp,16
 40108a8:	e13ffd15 	stw	r4,-12(fp)
 40108ac:	e17ffe15 	stw	r5,-8(fp)
 40108b0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40108b4:	e0bffd17 	ldw	r2,-12(fp)
 40108b8:	00c00044 	movi	r3,1
 40108bc:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 40108c0:	e0bffd17 	ldw	r2,-12(fp)
 40108c4:	10800017 	ldw	r2,0(r2)
 40108c8:	10800104 	addi	r2,r2,4
 40108cc:	1007883a 	mov	r3,r2
 40108d0:	e0bffd17 	ldw	r2,-12(fp)
 40108d4:	10800817 	ldw	r2,32(r2)
 40108d8:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 40108dc:	e0bffe17 	ldw	r2,-8(fp)
 40108e0:	e0ffff17 	ldw	r3,-4(fp)
 40108e4:	d8000015 	stw	zero,0(sp)
 40108e8:	e1fffd17 	ldw	r7,-12(fp)
 40108ec:	01810074 	movhi	r6,1025
 40108f0:	31825604 	addi	r6,r6,2392
 40108f4:	180b883a 	mov	r5,r3
 40108f8:	1009883a 	mov	r4,r2
 40108fc:	400ec840 	call	400ec84 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 4010900:	e0bffd17 	ldw	r2,-12(fp)
 4010904:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 4010908:	e0bffd17 	ldw	r2,-12(fp)
 401090c:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4010910:	d0e02117 	ldw	r3,-32636(gp)
 4010914:	e1fffd17 	ldw	r7,-12(fp)
 4010918:	01810074 	movhi	r6,1025
 401091c:	3182d904 	addi	r6,r6,2916
 4010920:	180b883a 	mov	r5,r3
 4010924:	1009883a 	mov	r4,r2
 4010928:	400e9340 	call	400e934 <alt_alarm_start>
 401092c:	1000040e 	bge	r2,zero,4010940 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 4010930:	e0fffd17 	ldw	r3,-12(fp)
 4010934:	00a00034 	movhi	r2,32768
 4010938:	10bfffc4 	addi	r2,r2,-1
 401093c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 4010940:	0001883a 	nop
 4010944:	e037883a 	mov	sp,fp
 4010948:	dfc00117 	ldw	ra,4(sp)
 401094c:	df000017 	ldw	fp,0(sp)
 4010950:	dec00204 	addi	sp,sp,8
 4010954:	f800283a 	ret

04010958 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 4010958:	defff804 	addi	sp,sp,-32
 401095c:	df000715 	stw	fp,28(sp)
 4010960:	df000704 	addi	fp,sp,28
 4010964:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 4010968:	e0bfff17 	ldw	r2,-4(fp)
 401096c:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 4010970:	e0bffb17 	ldw	r2,-20(fp)
 4010974:	10800017 	ldw	r2,0(r2)
 4010978:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 401097c:	e0bffc17 	ldw	r2,-16(fp)
 4010980:	10800104 	addi	r2,r2,4
 4010984:	10800037 	ldwio	r2,0(r2)
 4010988:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 401098c:	e0bffd17 	ldw	r2,-12(fp)
 4010990:	1080c00c 	andi	r2,r2,768
 4010994:	10006d26 	beq	r2,zero,4010b4c <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 4010998:	e0bffd17 	ldw	r2,-12(fp)
 401099c:	1080400c 	andi	r2,r2,256
 40109a0:	10003526 	beq	r2,zero,4010a78 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 40109a4:	00800074 	movhi	r2,1
 40109a8:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40109ac:	e0bffb17 	ldw	r2,-20(fp)
 40109b0:	10800a17 	ldw	r2,40(r2)
 40109b4:	10800044 	addi	r2,r2,1
 40109b8:	1081ffcc 	andi	r2,r2,2047
 40109bc:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 40109c0:	e0bffb17 	ldw	r2,-20(fp)
 40109c4:	10c00b17 	ldw	r3,44(r2)
 40109c8:	e0bffe17 	ldw	r2,-8(fp)
 40109cc:	18801526 	beq	r3,r2,4010a24 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 40109d0:	e0bffc17 	ldw	r2,-16(fp)
 40109d4:	10800037 	ldwio	r2,0(r2)
 40109d8:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 40109dc:	e0bff917 	ldw	r2,-28(fp)
 40109e0:	10a0000c 	andi	r2,r2,32768
 40109e4:	10001126 	beq	r2,zero,4010a2c <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 40109e8:	e0bffb17 	ldw	r2,-20(fp)
 40109ec:	10800a17 	ldw	r2,40(r2)
 40109f0:	e0fff917 	ldw	r3,-28(fp)
 40109f4:	1809883a 	mov	r4,r3
 40109f8:	e0fffb17 	ldw	r3,-20(fp)
 40109fc:	1885883a 	add	r2,r3,r2
 4010a00:	10800e04 	addi	r2,r2,56
 4010a04:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4010a08:	e0bffb17 	ldw	r2,-20(fp)
 4010a0c:	10800a17 	ldw	r2,40(r2)
 4010a10:	10800044 	addi	r2,r2,1
 4010a14:	10c1ffcc 	andi	r3,r2,2047
 4010a18:	e0bffb17 	ldw	r2,-20(fp)
 4010a1c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 4010a20:	003fe206 	br	40109ac <__reset+0xfa8209ac>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 4010a24:	0001883a 	nop
 4010a28:	00000106 	br	4010a30 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 4010a2c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 4010a30:	e0bff917 	ldw	r2,-28(fp)
 4010a34:	10bfffec 	andhi	r2,r2,65535
 4010a38:	10000f26 	beq	r2,zero,4010a78 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4010a3c:	e0bffb17 	ldw	r2,-20(fp)
 4010a40:	10c00817 	ldw	r3,32(r2)
 4010a44:	00bfff84 	movi	r2,-2
 4010a48:	1886703a 	and	r3,r3,r2
 4010a4c:	e0bffb17 	ldw	r2,-20(fp)
 4010a50:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 4010a54:	e0bffc17 	ldw	r2,-16(fp)
 4010a58:	10800104 	addi	r2,r2,4
 4010a5c:	1007883a 	mov	r3,r2
 4010a60:	e0bffb17 	ldw	r2,-20(fp)
 4010a64:	10800817 	ldw	r2,32(r2)
 4010a68:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4010a6c:	e0bffc17 	ldw	r2,-16(fp)
 4010a70:	10800104 	addi	r2,r2,4
 4010a74:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 4010a78:	e0bffd17 	ldw	r2,-12(fp)
 4010a7c:	1080800c 	andi	r2,r2,512
 4010a80:	103fbe26 	beq	r2,zero,401097c <__reset+0xfa82097c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 4010a84:	e0bffd17 	ldw	r2,-12(fp)
 4010a88:	1004d43a 	srli	r2,r2,16
 4010a8c:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 4010a90:	00001406 	br	4010ae4 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 4010a94:	e0bffc17 	ldw	r2,-16(fp)
 4010a98:	e0fffb17 	ldw	r3,-20(fp)
 4010a9c:	18c00d17 	ldw	r3,52(r3)
 4010aa0:	e13ffb17 	ldw	r4,-20(fp)
 4010aa4:	20c7883a 	add	r3,r4,r3
 4010aa8:	18c20e04 	addi	r3,r3,2104
 4010aac:	18c00003 	ldbu	r3,0(r3)
 4010ab0:	18c03fcc 	andi	r3,r3,255
 4010ab4:	18c0201c 	xori	r3,r3,128
 4010ab8:	18ffe004 	addi	r3,r3,-128
 4010abc:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4010ac0:	e0bffb17 	ldw	r2,-20(fp)
 4010ac4:	10800d17 	ldw	r2,52(r2)
 4010ac8:	10800044 	addi	r2,r2,1
 4010acc:	10c1ffcc 	andi	r3,r2,2047
 4010ad0:	e0bffb17 	ldw	r2,-20(fp)
 4010ad4:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 4010ad8:	e0bffa17 	ldw	r2,-24(fp)
 4010adc:	10bfffc4 	addi	r2,r2,-1
 4010ae0:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 4010ae4:	e0bffa17 	ldw	r2,-24(fp)
 4010ae8:	10000526 	beq	r2,zero,4010b00 <altera_avalon_jtag_uart_irq+0x1a8>
 4010aec:	e0bffb17 	ldw	r2,-20(fp)
 4010af0:	10c00d17 	ldw	r3,52(r2)
 4010af4:	e0bffb17 	ldw	r2,-20(fp)
 4010af8:	10800c17 	ldw	r2,48(r2)
 4010afc:	18bfe51e 	bne	r3,r2,4010a94 <__reset+0xfa820a94>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 4010b00:	e0bffa17 	ldw	r2,-24(fp)
 4010b04:	103f9d26 	beq	r2,zero,401097c <__reset+0xfa82097c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4010b08:	e0bffb17 	ldw	r2,-20(fp)
 4010b0c:	10c00817 	ldw	r3,32(r2)
 4010b10:	00bfff44 	movi	r2,-3
 4010b14:	1886703a 	and	r3,r3,r2
 4010b18:	e0bffb17 	ldw	r2,-20(fp)
 4010b1c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4010b20:	e0bffb17 	ldw	r2,-20(fp)
 4010b24:	10800017 	ldw	r2,0(r2)
 4010b28:	10800104 	addi	r2,r2,4
 4010b2c:	1007883a 	mov	r3,r2
 4010b30:	e0bffb17 	ldw	r2,-20(fp)
 4010b34:	10800817 	ldw	r2,32(r2)
 4010b38:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4010b3c:	e0bffc17 	ldw	r2,-16(fp)
 4010b40:	10800104 	addi	r2,r2,4
 4010b44:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 4010b48:	003f8c06 	br	401097c <__reset+0xfa82097c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 4010b4c:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 4010b50:	0001883a 	nop
 4010b54:	e037883a 	mov	sp,fp
 4010b58:	df000017 	ldw	fp,0(sp)
 4010b5c:	dec00104 	addi	sp,sp,4
 4010b60:	f800283a 	ret

04010b64 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 4010b64:	defff804 	addi	sp,sp,-32
 4010b68:	df000715 	stw	fp,28(sp)
 4010b6c:	df000704 	addi	fp,sp,28
 4010b70:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 4010b74:	e0bffb17 	ldw	r2,-20(fp)
 4010b78:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 4010b7c:	e0bff917 	ldw	r2,-28(fp)
 4010b80:	10800017 	ldw	r2,0(r2)
 4010b84:	10800104 	addi	r2,r2,4
 4010b88:	10800037 	ldwio	r2,0(r2)
 4010b8c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 4010b90:	e0bffa17 	ldw	r2,-24(fp)
 4010b94:	1081000c 	andi	r2,r2,1024
 4010b98:	10000b26 	beq	r2,zero,4010bc8 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 4010b9c:	e0bff917 	ldw	r2,-28(fp)
 4010ba0:	10800017 	ldw	r2,0(r2)
 4010ba4:	10800104 	addi	r2,r2,4
 4010ba8:	1007883a 	mov	r3,r2
 4010bac:	e0bff917 	ldw	r2,-28(fp)
 4010bb0:	10800817 	ldw	r2,32(r2)
 4010bb4:	10810014 	ori	r2,r2,1024
 4010bb8:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 4010bbc:	e0bff917 	ldw	r2,-28(fp)
 4010bc0:	10000915 	stw	zero,36(r2)
 4010bc4:	00000a06 	br	4010bf0 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 4010bc8:	e0bff917 	ldw	r2,-28(fp)
 4010bcc:	10c00917 	ldw	r3,36(r2)
 4010bd0:	00a00034 	movhi	r2,32768
 4010bd4:	10bfff04 	addi	r2,r2,-4
 4010bd8:	10c00536 	bltu	r2,r3,4010bf0 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 4010bdc:	e0bff917 	ldw	r2,-28(fp)
 4010be0:	10800917 	ldw	r2,36(r2)
 4010be4:	10c00044 	addi	r3,r2,1
 4010be8:	e0bff917 	ldw	r2,-28(fp)
 4010bec:	10c00915 	stw	r3,36(r2)
 4010bf0:	d0a02117 	ldw	r2,-32636(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 4010bf4:	e037883a 	mov	sp,fp
 4010bf8:	df000017 	ldw	fp,0(sp)
 4010bfc:	dec00104 	addi	sp,sp,4
 4010c00:	f800283a 	ret

04010c04 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 4010c04:	defffd04 	addi	sp,sp,-12
 4010c08:	df000215 	stw	fp,8(sp)
 4010c0c:	df000204 	addi	fp,sp,8
 4010c10:	e13ffe15 	stw	r4,-8(fp)
 4010c14:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4010c18:	00000506 	br	4010c30 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 4010c1c:	e0bfff17 	ldw	r2,-4(fp)
 4010c20:	1090000c 	andi	r2,r2,16384
 4010c24:	10000226 	beq	r2,zero,4010c30 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 4010c28:	00bffd44 	movi	r2,-11
 4010c2c:	00000b06 	br	4010c5c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4010c30:	e0bffe17 	ldw	r2,-8(fp)
 4010c34:	10c00d17 	ldw	r3,52(r2)
 4010c38:	e0bffe17 	ldw	r2,-8(fp)
 4010c3c:	10800c17 	ldw	r2,48(r2)
 4010c40:	18800526 	beq	r3,r2,4010c58 <altera_avalon_jtag_uart_close+0x54>
 4010c44:	e0bffe17 	ldw	r2,-8(fp)
 4010c48:	10c00917 	ldw	r3,36(r2)
 4010c4c:	e0bffe17 	ldw	r2,-8(fp)
 4010c50:	10800117 	ldw	r2,4(r2)
 4010c54:	18bff136 	bltu	r3,r2,4010c1c <__reset+0xfa820c1c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4010c58:	0005883a 	mov	r2,zero
}
 4010c5c:	e037883a 	mov	sp,fp
 4010c60:	df000017 	ldw	fp,0(sp)
 4010c64:	dec00104 	addi	sp,sp,4
 4010c68:	f800283a 	ret

04010c6c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 4010c6c:	defffa04 	addi	sp,sp,-24
 4010c70:	df000515 	stw	fp,20(sp)
 4010c74:	df000504 	addi	fp,sp,20
 4010c78:	e13ffd15 	stw	r4,-12(fp)
 4010c7c:	e17ffe15 	stw	r5,-8(fp)
 4010c80:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 4010c84:	00bff9c4 	movi	r2,-25
 4010c88:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 4010c8c:	e0bffe17 	ldw	r2,-8(fp)
 4010c90:	10da8060 	cmpeqi	r3,r2,27137
 4010c94:	1800031e 	bne	r3,zero,4010ca4 <altera_avalon_jtag_uart_ioctl+0x38>
 4010c98:	109a80a0 	cmpeqi	r2,r2,27138
 4010c9c:	1000181e 	bne	r2,zero,4010d00 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 4010ca0:	00002906 	br	4010d48 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 4010ca4:	e0bffd17 	ldw	r2,-12(fp)
 4010ca8:	10c00117 	ldw	r3,4(r2)
 4010cac:	00a00034 	movhi	r2,32768
 4010cb0:	10bfffc4 	addi	r2,r2,-1
 4010cb4:	18802126 	beq	r3,r2,4010d3c <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 4010cb8:	e0bfff17 	ldw	r2,-4(fp)
 4010cbc:	10800017 	ldw	r2,0(r2)
 4010cc0:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 4010cc4:	e0bffc17 	ldw	r2,-16(fp)
 4010cc8:	10800090 	cmplti	r2,r2,2
 4010ccc:	1000061e 	bne	r2,zero,4010ce8 <altera_avalon_jtag_uart_ioctl+0x7c>
 4010cd0:	e0fffc17 	ldw	r3,-16(fp)
 4010cd4:	00a00034 	movhi	r2,32768
 4010cd8:	10bfffc4 	addi	r2,r2,-1
 4010cdc:	18800226 	beq	r3,r2,4010ce8 <altera_avalon_jtag_uart_ioctl+0x7c>
 4010ce0:	e0bffc17 	ldw	r2,-16(fp)
 4010ce4:	00000206 	br	4010cf0 <altera_avalon_jtag_uart_ioctl+0x84>
 4010ce8:	00a00034 	movhi	r2,32768
 4010cec:	10bfff84 	addi	r2,r2,-2
 4010cf0:	e0fffd17 	ldw	r3,-12(fp)
 4010cf4:	18800115 	stw	r2,4(r3)
      rc = 0;
 4010cf8:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4010cfc:	00000f06 	br	4010d3c <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 4010d00:	e0bffd17 	ldw	r2,-12(fp)
 4010d04:	10c00117 	ldw	r3,4(r2)
 4010d08:	00a00034 	movhi	r2,32768
 4010d0c:	10bfffc4 	addi	r2,r2,-1
 4010d10:	18800c26 	beq	r3,r2,4010d44 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 4010d14:	e0bffd17 	ldw	r2,-12(fp)
 4010d18:	10c00917 	ldw	r3,36(r2)
 4010d1c:	e0bffd17 	ldw	r2,-12(fp)
 4010d20:	10800117 	ldw	r2,4(r2)
 4010d24:	1885803a 	cmpltu	r2,r3,r2
 4010d28:	10c03fcc 	andi	r3,r2,255
 4010d2c:	e0bfff17 	ldw	r2,-4(fp)
 4010d30:	10c00015 	stw	r3,0(r2)
      rc = 0;
 4010d34:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4010d38:	00000206 	br	4010d44 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 4010d3c:	0001883a 	nop
 4010d40:	00000106 	br	4010d48 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 4010d44:	0001883a 	nop

  default:
    break;
  }

  return rc;
 4010d48:	e0bffb17 	ldw	r2,-20(fp)
}
 4010d4c:	e037883a 	mov	sp,fp
 4010d50:	df000017 	ldw	fp,0(sp)
 4010d54:	dec00104 	addi	sp,sp,4
 4010d58:	f800283a 	ret

04010d5c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 4010d5c:	defff304 	addi	sp,sp,-52
 4010d60:	dfc00c15 	stw	ra,48(sp)
 4010d64:	df000b15 	stw	fp,44(sp)
 4010d68:	df000b04 	addi	fp,sp,44
 4010d6c:	e13ffc15 	stw	r4,-16(fp)
 4010d70:	e17ffd15 	stw	r5,-12(fp)
 4010d74:	e1bffe15 	stw	r6,-8(fp)
 4010d78:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 4010d7c:	e0bffd17 	ldw	r2,-12(fp)
 4010d80:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4010d84:	00004706 	br	4010ea4 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 4010d88:	e0bffc17 	ldw	r2,-16(fp)
 4010d8c:	10800a17 	ldw	r2,40(r2)
 4010d90:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 4010d94:	e0bffc17 	ldw	r2,-16(fp)
 4010d98:	10800b17 	ldw	r2,44(r2)
 4010d9c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 4010da0:	e0fff717 	ldw	r3,-36(fp)
 4010da4:	e0bff817 	ldw	r2,-32(fp)
 4010da8:	18800536 	bltu	r3,r2,4010dc0 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 4010dac:	e0fff717 	ldw	r3,-36(fp)
 4010db0:	e0bff817 	ldw	r2,-32(fp)
 4010db4:	1885c83a 	sub	r2,r3,r2
 4010db8:	e0bff615 	stw	r2,-40(fp)
 4010dbc:	00000406 	br	4010dd0 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 4010dc0:	00c20004 	movi	r3,2048
 4010dc4:	e0bff817 	ldw	r2,-32(fp)
 4010dc8:	1885c83a 	sub	r2,r3,r2
 4010dcc:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4010dd0:	e0bff617 	ldw	r2,-40(fp)
 4010dd4:	10001e26 	beq	r2,zero,4010e50 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 4010dd8:	e0fffe17 	ldw	r3,-8(fp)
 4010ddc:	e0bff617 	ldw	r2,-40(fp)
 4010de0:	1880022e 	bgeu	r3,r2,4010dec <altera_avalon_jtag_uart_read+0x90>
        n = space;
 4010de4:	e0bffe17 	ldw	r2,-8(fp)
 4010de8:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 4010dec:	e0bffc17 	ldw	r2,-16(fp)
 4010df0:	10c00e04 	addi	r3,r2,56
 4010df4:	e0bff817 	ldw	r2,-32(fp)
 4010df8:	1885883a 	add	r2,r3,r2
 4010dfc:	e1bff617 	ldw	r6,-40(fp)
 4010e00:	100b883a 	mov	r5,r2
 4010e04:	e13ff517 	ldw	r4,-44(fp)
 4010e08:	40020140 	call	4002014 <memcpy>
      ptr   += n;
 4010e0c:	e0fff517 	ldw	r3,-44(fp)
 4010e10:	e0bff617 	ldw	r2,-40(fp)
 4010e14:	1885883a 	add	r2,r3,r2
 4010e18:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 4010e1c:	e0fffe17 	ldw	r3,-8(fp)
 4010e20:	e0bff617 	ldw	r2,-40(fp)
 4010e24:	1885c83a 	sub	r2,r3,r2
 4010e28:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4010e2c:	e0fff817 	ldw	r3,-32(fp)
 4010e30:	e0bff617 	ldw	r2,-40(fp)
 4010e34:	1885883a 	add	r2,r3,r2
 4010e38:	10c1ffcc 	andi	r3,r2,2047
 4010e3c:	e0bffc17 	ldw	r2,-16(fp)
 4010e40:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 4010e44:	e0bffe17 	ldw	r2,-8(fp)
 4010e48:	00bfcf16 	blt	zero,r2,4010d88 <__reset+0xfa820d88>
 4010e4c:	00000106 	br	4010e54 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 4010e50:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 4010e54:	e0fff517 	ldw	r3,-44(fp)
 4010e58:	e0bffd17 	ldw	r2,-12(fp)
 4010e5c:	1880141e 	bne	r3,r2,4010eb0 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 4010e60:	e0bfff17 	ldw	r2,-4(fp)
 4010e64:	1090000c 	andi	r2,r2,16384
 4010e68:	1000131e 	bne	r2,zero,4010eb8 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 4010e6c:	0001883a 	nop
 4010e70:	e0bffc17 	ldw	r2,-16(fp)
 4010e74:	10c00a17 	ldw	r3,40(r2)
 4010e78:	e0bff717 	ldw	r2,-36(fp)
 4010e7c:	1880051e 	bne	r3,r2,4010e94 <altera_avalon_jtag_uart_read+0x138>
 4010e80:	e0bffc17 	ldw	r2,-16(fp)
 4010e84:	10c00917 	ldw	r3,36(r2)
 4010e88:	e0bffc17 	ldw	r2,-16(fp)
 4010e8c:	10800117 	ldw	r2,4(r2)
 4010e90:	18bff736 	bltu	r3,r2,4010e70 <__reset+0xfa820e70>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 4010e94:	e0bffc17 	ldw	r2,-16(fp)
 4010e98:	10c00a17 	ldw	r3,40(r2)
 4010e9c:	e0bff717 	ldw	r2,-36(fp)
 4010ea0:	18800726 	beq	r3,r2,4010ec0 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4010ea4:	e0bffe17 	ldw	r2,-8(fp)
 4010ea8:	00bfb716 	blt	zero,r2,4010d88 <__reset+0xfa820d88>
 4010eac:	00000506 	br	4010ec4 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 4010eb0:	0001883a 	nop
 4010eb4:	00000306 	br	4010ec4 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 4010eb8:	0001883a 	nop
 4010ebc:	00000106 	br	4010ec4 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 4010ec0:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 4010ec4:	e0fff517 	ldw	r3,-44(fp)
 4010ec8:	e0bffd17 	ldw	r2,-12(fp)
 4010ecc:	18801826 	beq	r3,r2,4010f30 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010ed0:	0005303a 	rdctl	r2,status
 4010ed4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010ed8:	e0fffb17 	ldw	r3,-20(fp)
 4010edc:	00bfff84 	movi	r2,-2
 4010ee0:	1884703a 	and	r2,r3,r2
 4010ee4:	1001703a 	wrctl	status,r2
  
  return context;
 4010ee8:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 4010eec:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4010ef0:	e0bffc17 	ldw	r2,-16(fp)
 4010ef4:	10800817 	ldw	r2,32(r2)
 4010ef8:	10c00054 	ori	r3,r2,1
 4010efc:	e0bffc17 	ldw	r2,-16(fp)
 4010f00:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4010f04:	e0bffc17 	ldw	r2,-16(fp)
 4010f08:	10800017 	ldw	r2,0(r2)
 4010f0c:	10800104 	addi	r2,r2,4
 4010f10:	1007883a 	mov	r3,r2
 4010f14:	e0bffc17 	ldw	r2,-16(fp)
 4010f18:	10800817 	ldw	r2,32(r2)
 4010f1c:	18800035 	stwio	r2,0(r3)
 4010f20:	e0bffa17 	ldw	r2,-24(fp)
 4010f24:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010f28:	e0bff917 	ldw	r2,-28(fp)
 4010f2c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 4010f30:	e0fff517 	ldw	r3,-44(fp)
 4010f34:	e0bffd17 	ldw	r2,-12(fp)
 4010f38:	18800426 	beq	r3,r2,4010f4c <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 4010f3c:	e0fff517 	ldw	r3,-44(fp)
 4010f40:	e0bffd17 	ldw	r2,-12(fp)
 4010f44:	1885c83a 	sub	r2,r3,r2
 4010f48:	00000606 	br	4010f64 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 4010f4c:	e0bfff17 	ldw	r2,-4(fp)
 4010f50:	1090000c 	andi	r2,r2,16384
 4010f54:	10000226 	beq	r2,zero,4010f60 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 4010f58:	00bffd44 	movi	r2,-11
 4010f5c:	00000106 	br	4010f64 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 4010f60:	00bffec4 	movi	r2,-5
}
 4010f64:	e037883a 	mov	sp,fp
 4010f68:	dfc00117 	ldw	ra,4(sp)
 4010f6c:	df000017 	ldw	fp,0(sp)
 4010f70:	dec00204 	addi	sp,sp,8
 4010f74:	f800283a 	ret

04010f78 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4010f78:	defff304 	addi	sp,sp,-52
 4010f7c:	dfc00c15 	stw	ra,48(sp)
 4010f80:	df000b15 	stw	fp,44(sp)
 4010f84:	df000b04 	addi	fp,sp,44
 4010f88:	e13ffc15 	stw	r4,-16(fp)
 4010f8c:	e17ffd15 	stw	r5,-12(fp)
 4010f90:	e1bffe15 	stw	r6,-8(fp)
 4010f94:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 4010f98:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 4010f9c:	e0bffd17 	ldw	r2,-12(fp)
 4010fa0:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4010fa4:	00003706 	br	4011084 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 4010fa8:	e0bffc17 	ldw	r2,-16(fp)
 4010fac:	10800c17 	ldw	r2,48(r2)
 4010fb0:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 4010fb4:	e0bffc17 	ldw	r2,-16(fp)
 4010fb8:	10800d17 	ldw	r2,52(r2)
 4010fbc:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 4010fc0:	e0fff917 	ldw	r3,-28(fp)
 4010fc4:	e0bff517 	ldw	r2,-44(fp)
 4010fc8:	1880062e 	bgeu	r3,r2,4010fe4 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 4010fcc:	e0fff517 	ldw	r3,-44(fp)
 4010fd0:	e0bff917 	ldw	r2,-28(fp)
 4010fd4:	1885c83a 	sub	r2,r3,r2
 4010fd8:	10bfffc4 	addi	r2,r2,-1
 4010fdc:	e0bff615 	stw	r2,-40(fp)
 4010fe0:	00000b06 	br	4011010 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 4010fe4:	e0bff517 	ldw	r2,-44(fp)
 4010fe8:	10000526 	beq	r2,zero,4011000 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 4010fec:	00c20004 	movi	r3,2048
 4010ff0:	e0bff917 	ldw	r2,-28(fp)
 4010ff4:	1885c83a 	sub	r2,r3,r2
 4010ff8:	e0bff615 	stw	r2,-40(fp)
 4010ffc:	00000406 	br	4011010 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 4011000:	00c1ffc4 	movi	r3,2047
 4011004:	e0bff917 	ldw	r2,-28(fp)
 4011008:	1885c83a 	sub	r2,r3,r2
 401100c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4011010:	e0bff617 	ldw	r2,-40(fp)
 4011014:	10001e26 	beq	r2,zero,4011090 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 4011018:	e0fffe17 	ldw	r3,-8(fp)
 401101c:	e0bff617 	ldw	r2,-40(fp)
 4011020:	1880022e 	bgeu	r3,r2,401102c <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 4011024:	e0bffe17 	ldw	r2,-8(fp)
 4011028:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 401102c:	e0bffc17 	ldw	r2,-16(fp)
 4011030:	10c20e04 	addi	r3,r2,2104
 4011034:	e0bff917 	ldw	r2,-28(fp)
 4011038:	1885883a 	add	r2,r3,r2
 401103c:	e1bff617 	ldw	r6,-40(fp)
 4011040:	e17ffd17 	ldw	r5,-12(fp)
 4011044:	1009883a 	mov	r4,r2
 4011048:	40020140 	call	4002014 <memcpy>
      ptr   += n;
 401104c:	e0fffd17 	ldw	r3,-12(fp)
 4011050:	e0bff617 	ldw	r2,-40(fp)
 4011054:	1885883a 	add	r2,r3,r2
 4011058:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 401105c:	e0fffe17 	ldw	r3,-8(fp)
 4011060:	e0bff617 	ldw	r2,-40(fp)
 4011064:	1885c83a 	sub	r2,r3,r2
 4011068:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 401106c:	e0fff917 	ldw	r3,-28(fp)
 4011070:	e0bff617 	ldw	r2,-40(fp)
 4011074:	1885883a 	add	r2,r3,r2
 4011078:	10c1ffcc 	andi	r3,r2,2047
 401107c:	e0bffc17 	ldw	r2,-16(fp)
 4011080:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4011084:	e0bffe17 	ldw	r2,-8(fp)
 4011088:	00bfc716 	blt	zero,r2,4010fa8 <__reset+0xfa820fa8>
 401108c:	00000106 	br	4011094 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 4011090:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011094:	0005303a 	rdctl	r2,status
 4011098:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 401109c:	e0fffb17 	ldw	r3,-20(fp)
 40110a0:	00bfff84 	movi	r2,-2
 40110a4:	1884703a 	and	r2,r3,r2
 40110a8:	1001703a 	wrctl	status,r2
  
  return context;
 40110ac:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 40110b0:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 40110b4:	e0bffc17 	ldw	r2,-16(fp)
 40110b8:	10800817 	ldw	r2,32(r2)
 40110bc:	10c00094 	ori	r3,r2,2
 40110c0:	e0bffc17 	ldw	r2,-16(fp)
 40110c4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40110c8:	e0bffc17 	ldw	r2,-16(fp)
 40110cc:	10800017 	ldw	r2,0(r2)
 40110d0:	10800104 	addi	r2,r2,4
 40110d4:	1007883a 	mov	r3,r2
 40110d8:	e0bffc17 	ldw	r2,-16(fp)
 40110dc:	10800817 	ldw	r2,32(r2)
 40110e0:	18800035 	stwio	r2,0(r3)
 40110e4:	e0bffa17 	ldw	r2,-24(fp)
 40110e8:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40110ec:	e0bff817 	ldw	r2,-32(fp)
 40110f0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 40110f4:	e0bffe17 	ldw	r2,-8(fp)
 40110f8:	0080100e 	bge	zero,r2,401113c <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 40110fc:	e0bfff17 	ldw	r2,-4(fp)
 4011100:	1090000c 	andi	r2,r2,16384
 4011104:	1000101e 	bne	r2,zero,4011148 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 4011108:	0001883a 	nop
 401110c:	e0bffc17 	ldw	r2,-16(fp)
 4011110:	10c00d17 	ldw	r3,52(r2)
 4011114:	e0bff517 	ldw	r2,-44(fp)
 4011118:	1880051e 	bne	r3,r2,4011130 <altera_avalon_jtag_uart_write+0x1b8>
 401111c:	e0bffc17 	ldw	r2,-16(fp)
 4011120:	10c00917 	ldw	r3,36(r2)
 4011124:	e0bffc17 	ldw	r2,-16(fp)
 4011128:	10800117 	ldw	r2,4(r2)
 401112c:	18bff736 	bltu	r3,r2,401110c <__reset+0xfa82110c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 4011130:	e0bffc17 	ldw	r2,-16(fp)
 4011134:	10800917 	ldw	r2,36(r2)
 4011138:	1000051e 	bne	r2,zero,4011150 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 401113c:	e0bffe17 	ldw	r2,-8(fp)
 4011140:	00bfd016 	blt	zero,r2,4011084 <__reset+0xfa821084>
 4011144:	00000306 	br	4011154 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 4011148:	0001883a 	nop
 401114c:	00000106 	br	4011154 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 4011150:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 4011154:	e0fffd17 	ldw	r3,-12(fp)
 4011158:	e0bff717 	ldw	r2,-36(fp)
 401115c:	18800426 	beq	r3,r2,4011170 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 4011160:	e0fffd17 	ldw	r3,-12(fp)
 4011164:	e0bff717 	ldw	r2,-36(fp)
 4011168:	1885c83a 	sub	r2,r3,r2
 401116c:	00000606 	br	4011188 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 4011170:	e0bfff17 	ldw	r2,-4(fp)
 4011174:	1090000c 	andi	r2,r2,16384
 4011178:	10000226 	beq	r2,zero,4011184 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 401117c:	00bffd44 	movi	r2,-11
 4011180:	00000106 	br	4011188 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 4011184:	00bffec4 	movi	r2,-5
}
 4011188:	e037883a 	mov	sp,fp
 401118c:	dfc00117 	ldw	ra,4(sp)
 4011190:	df000017 	ldw	fp,0(sp)
 4011194:	dec00204 	addi	sp,sp,8
 4011198:	f800283a 	ret

0401119c <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
 401119c:	defff404 	addi	sp,sp,-48
 40111a0:	df000b15 	stw	fp,44(sp)
 40111a4:	df000b04 	addi	fp,sp,44
 40111a8:	e13ffc15 	stw	r4,-16(fp)
 40111ac:	e17ffd15 	stw	r5,-12(fp)
 40111b0:	e1bffe15 	stw	r6,-8(fp)
 40111b4:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
 40111b8:	e0ffff17 	ldw	r3,-4(fp)
 40111bc:	e0bffe17 	ldw	r2,-8(fp)
 40111c0:	1885883a 	add	r2,r3,r2
 40111c4:	e0bff815 	stw	r2,-32(fp)
  alt_u8 * read_end = read_data + read_length;
 40111c8:	e0c00217 	ldw	r3,8(fp)
 40111cc:	e0800117 	ldw	r2,4(fp)
 40111d0:	1885883a 	add	r2,r3,r2
 40111d4:	e0bff915 	stw	r2,-28(fp)

  alt_u32 write_zeros = read_length;
 40111d8:	e0800117 	ldw	r2,4(fp)
 40111dc:	e0bff515 	stw	r2,-44(fp)
  alt_u32 read_ignore = write_length;
 40111e0:	e0bffe17 	ldw	r2,-8(fp)
 40111e4:	e0bff615 	stw	r2,-40(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
 40111e8:	00800044 	movi	r2,1
 40111ec:	e0bff715 	stw	r2,-36(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
 40111f0:	e0bffc17 	ldw	r2,-16(fp)
 40111f4:	10800504 	addi	r2,r2,20
 40111f8:	1009883a 	mov	r4,r2
 40111fc:	00c00044 	movi	r3,1
 4011200:	e0bffd17 	ldw	r2,-12(fp)
 4011204:	1884983a 	sll	r2,r3,r2
 4011208:	20800035 	stwio	r2,0(r4)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
 401120c:	e0800317 	ldw	r2,12(fp)
 4011210:	1080008c 	andi	r2,r2,2
 4011214:	1000051e 	bne	r2,zero,401122c <alt_avalon_spi_command+0x90>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
 4011218:	e0bffc17 	ldw	r2,-16(fp)
 401121c:	10800304 	addi	r2,r2,12
 4011220:	1007883a 	mov	r3,r2
 4011224:	00810004 	movi	r2,1024
 4011228:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
 401122c:	e0bffc17 	ldw	r2,-16(fp)
 4011230:	10800037 	ldwio	r2,0(r2)
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 4011234:	e0bffc17 	ldw	r2,-16(fp)
 4011238:	10800204 	addi	r2,r2,8
 401123c:	10800037 	ldwio	r2,0(r2)
 4011240:	e0bffa15 	stw	r2,-24(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 4011244:	e0bffa17 	ldw	r2,-24(fp)
 4011248:	1080100c 	andi	r2,r2,64
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 401124c:	10000226 	beq	r2,zero,4011258 <alt_avalon_spi_command+0xbc>
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 4011250:	e0bff717 	ldw	r2,-36(fp)
 4011254:	1000031e 	bne	r2,zero,4011264 <alt_avalon_spi_command+0xc8>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 4011258:	e0bffa17 	ldw	r2,-24(fp)
 401125c:	1080200c 	andi	r2,r2,128
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 4011260:	103ff426 	beq	r2,zero,4011234 <__reset+0xfa821234>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
 4011264:	e0bffa17 	ldw	r2,-24(fp)
 4011268:	1080100c 	andi	r2,r2,64
 401126c:	10001e26 	beq	r2,zero,40112e8 <alt_avalon_spi_command+0x14c>
 4011270:	e0bff717 	ldw	r2,-36(fp)
 4011274:	00801c0e 	bge	zero,r2,40112e8 <alt_avalon_spi_command+0x14c>
    {
      credits--;
 4011278:	e0bff717 	ldw	r2,-36(fp)
 401127c:	10bfffc4 	addi	r2,r2,-1
 4011280:	e0bff715 	stw	r2,-36(fp)

      if (write_data < write_end)
 4011284:	e0ffff17 	ldw	r3,-4(fp)
 4011288:	e0bff817 	ldw	r2,-32(fp)
 401128c:	18800a2e 	bgeu	r3,r2,40112b8 <alt_avalon_spi_command+0x11c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
 4011290:	e0bffc17 	ldw	r2,-16(fp)
 4011294:	10800104 	addi	r2,r2,4
 4011298:	1009883a 	mov	r4,r2
 401129c:	e0bfff17 	ldw	r2,-4(fp)
 40112a0:	10c00044 	addi	r3,r2,1
 40112a4:	e0ffff15 	stw	r3,-4(fp)
 40112a8:	10800003 	ldbu	r2,0(r2)
 40112ac:	10803fcc 	andi	r2,r2,255
 40112b0:	20800035 	stwio	r2,0(r4)
 40112b4:	00000c06 	br	40112e8 <alt_avalon_spi_command+0x14c>
      else if (write_zeros > 0)
 40112b8:	e0bff517 	ldw	r2,-44(fp)
 40112bc:	10000826 	beq	r2,zero,40112e0 <alt_avalon_spi_command+0x144>
      {
        write_zeros--;
 40112c0:	e0bff517 	ldw	r2,-44(fp)
 40112c4:	10bfffc4 	addi	r2,r2,-1
 40112c8:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
 40112cc:	e0bffc17 	ldw	r2,-16(fp)
 40112d0:	10800104 	addi	r2,r2,4
 40112d4:	0007883a 	mov	r3,zero
 40112d8:	10c00035 	stwio	r3,0(r2)
 40112dc:	00000206 	br	40112e8 <alt_avalon_spi_command+0x14c>
      }
      else
        credits = -1024;
 40112e0:	00bf0004 	movi	r2,-1024
 40112e4:	e0bff715 	stw	r2,-36(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
 40112e8:	e0bffa17 	ldw	r2,-24(fp)
 40112ec:	1080200c 	andi	r2,r2,128
 40112f0:	103fd026 	beq	r2,zero,4011234 <__reset+0xfa821234>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
 40112f4:	e0bffc17 	ldw	r2,-16(fp)
 40112f8:	10800037 	ldwio	r2,0(r2)
 40112fc:	e0bffb15 	stw	r2,-20(fp)

      if (read_ignore > 0)
 4011300:	e0bff617 	ldw	r2,-40(fp)
 4011304:	10000426 	beq	r2,zero,4011318 <alt_avalon_spi_command+0x17c>
        read_ignore--;
 4011308:	e0bff617 	ldw	r2,-40(fp)
 401130c:	10bfffc4 	addi	r2,r2,-1
 4011310:	e0bff615 	stw	r2,-40(fp)
 4011314:	00000506 	br	401132c <alt_avalon_spi_command+0x190>
      else
        *read_data++ = (alt_u8)rxdata;
 4011318:	e0800217 	ldw	r2,8(fp)
 401131c:	10c00044 	addi	r3,r2,1
 4011320:	e0c00215 	stw	r3,8(fp)
 4011324:	e0fffb17 	ldw	r3,-20(fp)
 4011328:	10c00005 	stb	r3,0(r2)
      credits++;
 401132c:	e0bff717 	ldw	r2,-36(fp)
 4011330:	10800044 	addi	r2,r2,1
 4011334:	e0bff715 	stw	r2,-36(fp)

      if (read_ignore == 0 && read_data == read_end)
 4011338:	e0bff617 	ldw	r2,-40(fp)
 401133c:	103fbd1e 	bne	r2,zero,4011234 <__reset+0xfa821234>
 4011340:	e0c00217 	ldw	r3,8(fp)
 4011344:	e0bff917 	ldw	r2,-28(fp)
 4011348:	18bfba1e 	bne	r3,r2,4011234 <__reset+0xfa821234>
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 401134c:	e0bffc17 	ldw	r2,-16(fp)
 4011350:	10800204 	addi	r2,r2,8
 4011354:	10800037 	ldwio	r2,0(r2)
 4011358:	e0bffa15 	stw	r2,-24(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
 401135c:	e0bffa17 	ldw	r2,-24(fp)
 4011360:	1080080c 	andi	r2,r2,32
 4011364:	103ff926 	beq	r2,zero,401134c <__reset+0xfa82134c>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
 4011368:	e0800317 	ldw	r2,12(fp)
 401136c:	1080004c 	andi	r2,r2,1
 4011370:	1000041e 	bne	r2,zero,4011384 <alt_avalon_spi_command+0x1e8>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
 4011374:	e0bffc17 	ldw	r2,-16(fp)
 4011378:	10800304 	addi	r2,r2,12
 401137c:	0007883a 	mov	r3,zero
 4011380:	10c00035 	stwio	r3,0(r2)

  return read_length;
 4011384:	e0800117 	ldw	r2,4(fp)
}
 4011388:	e037883a 	mov	sp,fp
 401138c:	df000017 	ldw	fp,0(sp)
 4011390:	dec00104 	addi	sp,sp,4
 4011394:	f800283a 	ret

04011398 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 4011398:	defffa04 	addi	sp,sp,-24
 401139c:	dfc00515 	stw	ra,20(sp)
 40113a0:	df000415 	stw	fp,16(sp)
 40113a4:	df000404 	addi	fp,sp,16
 40113a8:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 40113ac:	0007883a 	mov	r3,zero
 40113b0:	e0bfff17 	ldw	r2,-4(fp)
 40113b4:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 40113b8:	e0bfff17 	ldw	r2,-4(fp)
 40113bc:	10800104 	addi	r2,r2,4
 40113c0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40113c4:	0005303a 	rdctl	r2,status
 40113c8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40113cc:	e0fffd17 	ldw	r3,-12(fp)
 40113d0:	00bfff84 	movi	r2,-2
 40113d4:	1884703a 	and	r2,r3,r2
 40113d8:	1001703a 	wrctl	status,r2
  
  return context;
 40113dc:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 40113e0:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
 40113e4:	400f4c00 	call	400f4c0 <alt_tick>
 40113e8:	e0bffc17 	ldw	r2,-16(fp)
 40113ec:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40113f0:	e0bffe17 	ldw	r2,-8(fp)
 40113f4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 40113f8:	0001883a 	nop
 40113fc:	e037883a 	mov	sp,fp
 4011400:	dfc00117 	ldw	ra,4(sp)
 4011404:	df000017 	ldw	fp,0(sp)
 4011408:	dec00204 	addi	sp,sp,8
 401140c:	f800283a 	ret

04011410 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 4011410:	defff804 	addi	sp,sp,-32
 4011414:	dfc00715 	stw	ra,28(sp)
 4011418:	df000615 	stw	fp,24(sp)
 401141c:	df000604 	addi	fp,sp,24
 4011420:	e13ffc15 	stw	r4,-16(fp)
 4011424:	e17ffd15 	stw	r5,-12(fp)
 4011428:	e1bffe15 	stw	r6,-8(fp)
 401142c:	e1ffff15 	stw	r7,-4(fp)
 4011430:	e0bfff17 	ldw	r2,-4(fp)
 4011434:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 4011438:	d0a02117 	ldw	r2,-32636(gp)
 401143c:	1000021e 	bne	r2,zero,4011448 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
 4011440:	e0bffb17 	ldw	r2,-20(fp)
 4011444:	d0a02115 	stw	r2,-32636(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 4011448:	e0bffc17 	ldw	r2,-16(fp)
 401144c:	10800104 	addi	r2,r2,4
 4011450:	00c001c4 	movi	r3,7
 4011454:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 4011458:	d8000015 	stw	zero,0(sp)
 401145c:	e1fffc17 	ldw	r7,-16(fp)
 4011460:	01810074 	movhi	r6,1025
 4011464:	3184e604 	addi	r6,r6,5016
 4011468:	e17ffe17 	ldw	r5,-8(fp)
 401146c:	e13ffd17 	ldw	r4,-12(fp)
 4011470:	400ec840 	call	400ec84 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 4011474:	0001883a 	nop
 4011478:	e037883a 	mov	sp,fp
 401147c:	dfc00117 	ldw	ra,4(sp)
 4011480:	df000017 	ldw	fp,0(sp)
 4011484:	dec00204 	addi	sp,sp,8
 4011488:	f800283a 	ret

0401148c <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
 401148c:	defffd04 	addi	sp,sp,-12
 4011490:	dfc00215 	stw	ra,8(sp)
 4011494:	df000115 	stw	fp,4(sp)
 4011498:	df000104 	addi	fp,sp,4
 401149c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
 40114a0:	d1601104 	addi	r5,gp,-32700
 40114a4:	e13fff17 	ldw	r4,-4(fp)
 40114a8:	40127d80 	call	40127d8 <alt_dev_llist_insert>
}
 40114ac:	e037883a 	mov	sp,fp
 40114b0:	dfc00117 	ldw	ra,4(sp)
 40114b4:	df000017 	ldw	fp,0(sp)
 40114b8:	dec00204 	addi	sp,sp,8
 40114bc:	f800283a 	ret

040114c0 <alt_epcq_controller_lock>:
  * -EINVAL -> Invalid arguments
  * -ETIME  -> Time out and skipping the looping after 0.7 sec.
  * -ENOLCK -> Sectors lock failed.
**/
int alt_epcq_controller_lock(alt_flash_dev *flash_info, alt_u32 sectors_to_lock)
{
 40114c0:	defff804 	addi	sp,sp,-32
 40114c4:	dfc00715 	stw	ra,28(sp)
 40114c8:	df000615 	stw	fp,24(sp)
 40114cc:	df000604 	addi	fp,sp,24
 40114d0:	e13ffe15 	stw	r4,-8(fp)
 40114d4:	e17fff15 	stw	r5,-4(fp)
    alt_u32 mem_op_value = 0; /* value to write to EPCQ_MEM_OP register */
 40114d8:	e03ffa15 	stw	zero,-24(fp)
    alt_epcq_controller_dev* epcq_flash_info = NULL;
 40114dc:	e03ffb15 	stw	zero,-20(fp)
    alt_u32 result = 0;
 40114e0:	e03ffc15 	stw	zero,-16(fp)
    alt_32 status = 0;
 40114e4:	e03ffd15 	stw	zero,-12(fp)

    /* return -EINVAL if flash_info is NULL */
    if(NULL == flash_info || 0 > sectors_to_lock)
 40114e8:	e0bffe17 	ldw	r2,-8(fp)
 40114ec:	1000021e 	bne	r2,zero,40114f8 <alt_epcq_controller_lock+0x38>
    {
    	return -EINVAL;
 40114f0:	00bffa84 	movi	r2,-22
 40114f4:	00003106 	br	40115bc <alt_epcq_controller_lock+0xfc>
    }
	
    epcq_flash_info = (alt_epcq_controller_dev*)flash_info;
 40114f8:	e0bffe17 	ldw	r2,-8(fp)
 40114fc:	e0bffb15 	stw	r2,-20(fp)

    /* sector value should occupy bits 17:8 */
    mem_op_value = sectors_to_lock << 8;
 4011500:	e0bfff17 	ldw	r2,-4(fp)
 4011504:	1004923a 	slli	r2,r2,8
 4011508:	e0bffa15 	stw	r2,-24(fp)

    /* sector protect commands 0b11 occupies lower 2 bits */
    mem_op_value |= ALTERA_EPCQ_CONTROLLER_MEM_OP_SECTOR_PROTECT_CMD;
 401150c:	e0bffa17 	ldw	r2,-24(fp)
 4011510:	108000d4 	ori	r2,r2,3
 4011514:	e0bffa15 	stw	r2,-24(fp)

    /* write sector protect command to EPCQ_MEM_OP register to protect sectors */
    IOWR_ALTERA_EPCQ_CONTROLLER_MEM_OP(epcq_flash_info->csr_base, mem_op_value);
 4011518:	e0bffb17 	ldw	r2,-20(fp)
 401151c:	10803017 	ldw	r2,192(r2)
 4011520:	10800304 	addi	r2,r2,12
 4011524:	1007883a 	mov	r3,r2
 4011528:	e0bffa17 	ldw	r2,-24(fp)
 401152c:	18800035 	stwio	r2,0(r3)
    
    /* poll write in progress to make sure no operation is in progress */
    status = alt_epcq_poll_for_write_in_progress(epcq_flash_info);
 4011530:	e13ffb17 	ldw	r4,-20(fp)
 4011534:	4011ef00 	call	4011ef0 <alt_epcq_poll_for_write_in_progress>
 4011538:	e0bffd15 	stw	r2,-12(fp)
    if(status != 0)
 401153c:	e0bffd17 	ldw	r2,-12(fp)
 4011540:	10000226 	beq	r2,zero,401154c <alt_epcq_controller_lock+0x8c>
    {
    	return status;
 4011544:	e0bffd17 	ldw	r2,-12(fp)
 4011548:	00001c06 	br	40115bc <alt_epcq_controller_lock+0xfc>
    }
	
	status = IORD_ALTERA_EPCQ_CONTROLLER_STATUS(epcq_flash_info->csr_base);
 401154c:	e0bffb17 	ldw	r2,-20(fp)
 4011550:	10803017 	ldw	r2,192(r2)
 4011554:	10800037 	ldwio	r2,0(r2)
 4011558:	e0bffd15 	stw	r2,-12(fp)
	result |= (status >> 2) & 0x07; /* extract out BP3 - BP0 */
 401155c:	e0bffd17 	ldw	r2,-12(fp)
 4011560:	1005d0ba 	srai	r2,r2,2
 4011564:	108001cc 	andi	r2,r2,7
 4011568:	e0fffc17 	ldw	r3,-16(fp)
 401156c:	1884b03a 	or	r2,r3,r2
 4011570:	e0bffc15 	stw	r2,-16(fp)
	result |= (status >> 3) & 0x08; /* extract out BP4 */
 4011574:	e0bffd17 	ldw	r2,-12(fp)
 4011578:	1005d0fa 	srai	r2,r2,3
 401157c:	1080020c 	andi	r2,r2,8
 4011580:	e0fffc17 	ldw	r3,-16(fp)
 4011584:	1884b03a 	or	r2,r3,r2
 4011588:	e0bffc15 	stw	r2,-16(fp)
    result |= (status >> 1) & 0x10; /* extract out TOP/BOTTOM bit */
 401158c:	e0bffd17 	ldw	r2,-12(fp)
 4011590:	1005d07a 	srai	r2,r2,1
 4011594:	1080040c 	andi	r2,r2,16
 4011598:	e0fffc17 	ldw	r3,-16(fp)
 401159c:	1884b03a 	or	r2,r3,r2
 40115a0:	e0bffc15 	stw	r2,-16(fp)

	if(result != sectors_to_lock)
 40115a4:	e0fffc17 	ldw	r3,-16(fp)
 40115a8:	e0bfff17 	ldw	r2,-4(fp)
 40115ac:	18800226 	beq	r3,r2,40115b8 <alt_epcq_controller_lock+0xf8>
	{
		return -ENOLCK;
 40115b0:	00bff484 	movi	r2,-46
 40115b4:	00000106 	br	40115bc <alt_epcq_controller_lock+0xfc>
	}

    return 0;
 40115b8:	0005883a 	mov	r2,zero
}
 40115bc:	e037883a 	mov	sp,fp
 40115c0:	dfc00117 	ldw	ra,4(sp)
 40115c4:	df000017 	ldw	fp,0(sp)
 40115c8:	dec00204 	addi	sp,sp,8
 40115cc:	f800283a 	ret

040115d0 <alt_epcq_controller_get_info>:
(
    alt_flash_fd *fd, /** flash device descriptor */
    flash_region **info, /** pointer to flash_region will be stored here */
    int *number_of_regions /** number of regions will be stored here */
)
{
 40115d0:	defffb04 	addi	sp,sp,-20
 40115d4:	df000415 	stw	fp,16(sp)
 40115d8:	df000404 	addi	fp,sp,16
 40115dc:	e13ffd15 	stw	r4,-12(fp)
 40115e0:	e17ffe15 	stw	r5,-8(fp)
 40115e4:	e1bfff15 	stw	r6,-4(fp)
	alt_flash_dev* flash = NULL;
 40115e8:	e03ffc15 	stw	zero,-16(fp)
	
	/* return -EINVAL if fd,info and number_of_regions are NULL */
	if(NULL == fd || NULL == info || NULL == number_of_regions)
 40115ec:	e0bffd17 	ldw	r2,-12(fp)
 40115f0:	10000426 	beq	r2,zero,4011604 <alt_epcq_controller_get_info+0x34>
 40115f4:	e0bffe17 	ldw	r2,-8(fp)
 40115f8:	10000226 	beq	r2,zero,4011604 <alt_epcq_controller_get_info+0x34>
 40115fc:	e0bfff17 	ldw	r2,-4(fp)
 4011600:	1000021e 	bne	r2,zero,401160c <alt_epcq_controller_get_info+0x3c>
    {
    	return -EINVAL;
 4011604:	00bffa84 	movi	r2,-22
 4011608:	00001006 	br	401164c <alt_epcq_controller_get_info+0x7c>
    }

    flash = (alt_flash_dev*)fd;
 401160c:	e0bffd17 	ldw	r2,-12(fp)
 4011610:	e0bffc15 	stw	r2,-16(fp)

    *number_of_regions = flash->number_of_regions;
 4011614:	e0bffc17 	ldw	r2,-16(fp)
 4011618:	10c00c17 	ldw	r3,48(r2)
 401161c:	e0bfff17 	ldw	r2,-4(fp)
 4011620:	10c00015 	stw	r3,0(r2)

    if (!flash->number_of_regions)
 4011624:	e0bffc17 	ldw	r2,-16(fp)
 4011628:	10800c17 	ldw	r2,48(r2)
 401162c:	1000021e 	bne	r2,zero,4011638 <alt_epcq_controller_get_info+0x68>
    {
      return -EIO;
 4011630:	00bffec4 	movi	r2,-5
 4011634:	00000506 	br	401164c <alt_epcq_controller_get_info+0x7c>
    }
    else
    {
      *info = &flash->region_info[0];
 4011638:	e0bffc17 	ldw	r2,-16(fp)
 401163c:	10c00d04 	addi	r3,r2,52
 4011640:	e0bffe17 	ldw	r2,-8(fp)
 4011644:	10c00015 	stw	r3,0(r2)
    }

    return 0;
 4011648:	0005883a 	mov	r2,zero
}
 401164c:	e037883a 	mov	sp,fp
 4011650:	df000017 	ldw	fp,0(sp)
 4011654:	dec00104 	addi	sp,sp,4
 4011658:	f800283a 	ret

0401165c <alt_epcq_controller_erase_block>:
  * 0 -> success
  * -EINVAL -> Invalid arguments
  * -EIO -> write failed, sector might be protected 
**/
int alt_epcq_controller_erase_block(alt_flash_dev *flash_info, int block_offset)
{
 401165c:	defff904 	addi	sp,sp,-28
 4011660:	df000615 	stw	fp,24(sp)
 4011664:	df000604 	addi	fp,sp,24
 4011668:	e13ffe15 	stw	r4,-8(fp)
 401166c:	e17fff15 	stw	r5,-4(fp)
    alt_32 ret_code = 0;
 4011670:	e03ffa15 	stw	zero,-24(fp)
    alt_u32 mem_op_value = 0; /* value to write to EPCQ_MEM_OP register */
 4011674:	e03ffb15 	stw	zero,-20(fp)
    alt_epcq_controller_dev* epcq_flash_info = NULL;
 4011678:	e03ffc15 	stw	zero,-16(fp)
    alt_u32 sector_number = 0; 
 401167c:	e03ffd15 	stw	zero,-12(fp)

    /* return -EINVAL if flash_info is NULL */
    if(NULL == flash_info)
 4011680:	e0bffe17 	ldw	r2,-8(fp)
 4011684:	1000021e 	bne	r2,zero,4011690 <alt_epcq_controller_erase_block+0x34>
    {
    	return -EINVAL;
 4011688:	00bffa84 	movi	r2,-22
 401168c:	00003306 	br	401175c <alt_epcq_controller_erase_block+0x100>
    }
	
    epcq_flash_info = (alt_epcq_controller_dev*)flash_info;
 4011690:	e0bffe17 	ldw	r2,-8(fp)
 4011694:	e0bffc15 	stw	r2,-16(fp)
    /* 
     * Sanity checks that block_offset is within the flash memory span and that the 
     * block offset is sector aligned.
     *
     */
    if((block_offset < 0) 
 4011698:	e0bfff17 	ldw	r2,-4(fp)
 401169c:	10000a16 	blt	r2,zero,40116c8 <alt_epcq_controller_erase_block+0x6c>
        || (block_offset >= epcq_flash_info->size_in_bytes)
 40116a0:	e0bffc17 	ldw	r2,-16(fp)
 40116a4:	10803117 	ldw	r2,196(r2)
 40116a8:	e0ffff17 	ldw	r3,-4(fp)
 40116ac:	1880062e 	bgeu	r3,r2,40116c8 <alt_epcq_controller_erase_block+0x6c>
        || (block_offset & (epcq_flash_info->sector_size - 1)) != 0)
 40116b0:	e0bffc17 	ldw	r2,-16(fp)
 40116b4:	10803417 	ldw	r2,208(r2)
 40116b8:	10ffffc4 	addi	r3,r2,-1
 40116bc:	e0bfff17 	ldw	r2,-4(fp)
 40116c0:	1884703a 	and	r2,r3,r2
 40116c4:	10000226 	beq	r2,zero,40116d0 <alt_epcq_controller_erase_block+0x74>
    {
    	return -EINVAL;
 40116c8:	00bffa84 	movi	r2,-22
 40116cc:	00002306 	br	401175c <alt_epcq_controller_erase_block+0x100>
    }

    /* calculate current sector/block number */
    sector_number = (block_offset/(epcq_flash_info->sector_size));
 40116d0:	e0ffff17 	ldw	r3,-4(fp)
 40116d4:	e0bffc17 	ldw	r2,-16(fp)
 40116d8:	10803417 	ldw	r2,208(r2)
 40116dc:	1885203a 	divu	r2,r3,r2
 40116e0:	e0bffd15 	stw	r2,-12(fp)

    /* sector value should occupy bits 23:8 */
    mem_op_value = (sector_number << 8) & ALTERA_EPCQ_CONTROLLER_MEM_OP_SECTOR_VALUE_MASK;
 40116e4:	e0bffd17 	ldw	r2,-12(fp)
 40116e8:	1006923a 	slli	r3,r2,8
 40116ec:	00804034 	movhi	r2,256
 40116f0:	10bfc004 	addi	r2,r2,-256
 40116f4:	1884703a 	and	r2,r3,r2
 40116f8:	e0bffb15 	stw	r2,-20(fp)

    /* sector erase commands 0b10 occupies lower 2 bits */
    mem_op_value |= ALTERA_EPCQ_CONTROLLER_MEM_OP_SECTOR_ERASE_CMD;
 40116fc:	e0bffb17 	ldw	r2,-20(fp)
 4011700:	10800094 	ori	r2,r2,2
 4011704:	e0bffb15 	stw	r2,-20(fp)

    /* write sector erase command to EPCQ_MEM_OP register to erase sector "sector_number" */
    IOWR_ALTERA_EPCQ_CONTROLLER_MEM_OP(epcq_flash_info->csr_base, mem_op_value);
 4011708:	e0bffc17 	ldw	r2,-16(fp)
 401170c:	10803017 	ldw	r2,192(r2)
 4011710:	10800304 	addi	r2,r2,12
 4011714:	1007883a 	mov	r3,r2
 4011718:	e0bffb17 	ldw	r2,-20(fp)
 401171c:	18800035 	stwio	r2,0(r3)
	
    /* check whether erase triggered a illegal erase interrupt  */
    if((IORD_ALTERA_EPCQ_CONTROLLER_ISR(epcq_flash_info->csr_base) &
 4011720:	e0bffc17 	ldw	r2,-16(fp)
 4011724:	10803017 	ldw	r2,192(r2)
 4011728:	10800404 	addi	r2,r2,16
 401172c:	10800037 	ldwio	r2,0(r2)
 4011730:	1080004c 	andi	r2,r2,1
 4011734:	10000826 	beq	r2,zero,4011758 <alt_epcq_controller_erase_block+0xfc>
            		ALTERA_EPCQ_CONTROLLER_ISR_ILLEGAL_ERASE_MASK) ==
            				ALTERA_EPCQ_CONTROLLER_ISR_ILLEGAL_ERASE_ACTIVE)
    {
	    /* clear register */
	    /* EPCQ_ISR access is write one to clear (W1C) */
    	IOWR_ALTERA_EPCQ_CONTROLLER_ISR(epcq_flash_info->csr_base,
 4011738:	e0bffc17 	ldw	r2,-16(fp)
 401173c:	10803017 	ldw	r2,192(r2)
 4011740:	10800404 	addi	r2,r2,16
 4011744:	1007883a 	mov	r3,r2
 4011748:	00800044 	movi	r2,1
 401174c:	18800035 	stwio	r2,0(r3)
    		ALTERA_EPCQ_CONTROLLER_ISR_ILLEGAL_ERASE_MASK );
    	return -EIO; /* erase failed, sector might be protected */
 4011750:	00bffec4 	movi	r2,-5
 4011754:	00000106 	br	401175c <alt_epcq_controller_erase_block+0x100>
    }

    return ret_code;
 4011758:	e0bffa17 	ldw	r2,-24(fp)
}
 401175c:	e037883a 	mov	sp,fp
 4011760:	df000017 	ldw	fp,0(sp)
 4011764:	dec00104 	addi	sp,sp,4
 4011768:	f800283a 	ret

0401176c <alt_epcq_controller_write_block>:
    int block_offset, /** sector/block offset in byte addressing */
    int data_offset, /** offset of write from base address */
    const void *data, /** data to be written */
    int length /** bytes of data to be written, >0 */
)
{
 401176c:	defff304 	addi	sp,sp,-52
 4011770:	dfc00c15 	stw	ra,48(sp)
 4011774:	df000b15 	stw	fp,44(sp)
 4011778:	df000b04 	addi	fp,sp,44
 401177c:	e13ffc15 	stw	r4,-16(fp)
 4011780:	e17ffd15 	stw	r5,-12(fp)
 4011784:	e1bffe15 	stw	r6,-8(fp)
 4011788:	e1ffff15 	stw	r7,-4(fp)
    alt_u32 buffer_offset = 0; /** offset into data buffer to get write data */
 401178c:	e03ff515 	stw	zero,-44(fp)
    alt_u32 remaining_length = length; /** length left to write */
 4011790:	e0800217 	ldw	r2,8(fp)
 4011794:	e0bff615 	stw	r2,-40(fp)
    alt_u32 write_offset = data_offset; /** offset into flash to write too */
 4011798:	e0bffe17 	ldw	r2,-8(fp)
 401179c:	e0bff715 	stw	r2,-36(fp)

    alt_epcq_controller_dev *epcq_flash_info = (alt_epcq_controller_dev*)flash_info;
 40117a0:	e0bffc17 	ldw	r2,-16(fp)
 40117a4:	e0bffa15 	stw	r2,-24(fp)
    /* 
     * Sanity checks that data offset is not larger then a sector, that block offset is 
     * sector aligned and within the valid flash memory range and a write doesn't spill into 
     * the adjacent flash sector.
     */
    if(block_offset < 0
 40117a8:	e0bffd17 	ldw	r2,-12(fp)
 40117ac:	10001e16 	blt	r2,zero,4011828 <alt_epcq_controller_write_block+0xbc>
        || data_offset < 0
 40117b0:	e0bffe17 	ldw	r2,-8(fp)
 40117b4:	10001c16 	blt	r2,zero,4011828 <alt_epcq_controller_write_block+0xbc>
        || NULL == flash_info
 40117b8:	e0bffc17 	ldw	r2,-16(fp)
 40117bc:	10001a26 	beq	r2,zero,4011828 <alt_epcq_controller_write_block+0xbc>
        || NULL == data
 40117c0:	e0bfff17 	ldw	r2,-4(fp)
 40117c4:	10001826 	beq	r2,zero,4011828 <alt_epcq_controller_write_block+0xbc>
        || data_offset >= epcq_flash_info->size_in_bytes
 40117c8:	e0bffa17 	ldw	r2,-24(fp)
 40117cc:	10803117 	ldw	r2,196(r2)
 40117d0:	e0fffe17 	ldw	r3,-8(fp)
 40117d4:	1880142e 	bgeu	r3,r2,4011828 <alt_epcq_controller_write_block+0xbc>
        || block_offset >= epcq_flash_info->size_in_bytes
 40117d8:	e0bffa17 	ldw	r2,-24(fp)
 40117dc:	10803117 	ldw	r2,196(r2)
 40117e0:	e0fffd17 	ldw	r3,-12(fp)
 40117e4:	1880102e 	bgeu	r3,r2,4011828 <alt_epcq_controller_write_block+0xbc>
        || length > (epcq_flash_info->sector_size - (data_offset - block_offset))
 40117e8:	e0bffa17 	ldw	r2,-24(fp)
 40117ec:	10803417 	ldw	r2,208(r2)
 40117f0:	e13ffe17 	ldw	r4,-8(fp)
 40117f4:	e0fffd17 	ldw	r3,-12(fp)
 40117f8:	20c7c83a 	sub	r3,r4,r3
 40117fc:	10c7c83a 	sub	r3,r2,r3
 4011800:	e0800217 	ldw	r2,8(fp)
 4011804:	18800836 	bltu	r3,r2,4011828 <alt_epcq_controller_write_block+0xbc>
        || length < 0
 4011808:	e0800217 	ldw	r2,8(fp)
 401180c:	10000616 	blt	r2,zero,4011828 <alt_epcq_controller_write_block+0xbc>
        || (block_offset & (epcq_flash_info->sector_size - 1)) != 0) 
 4011810:	e0bffa17 	ldw	r2,-24(fp)
 4011814:	10803417 	ldw	r2,208(r2)
 4011818:	10ffffc4 	addi	r3,r2,-1
 401181c:	e0bffd17 	ldw	r2,-12(fp)
 4011820:	1884703a 	and	r2,r3,r2
 4011824:	10004c26 	beq	r2,zero,4011958 <alt_epcq_controller_write_block+0x1ec>
    {
    	return -EINVAL;
 4011828:	00bffa84 	movi	r2,-22
 401182c:	00004d06 	br	4011964 <alt_epcq_controller_write_block+0x1f8>
     * We need to make sure that we pad the first few bytes so they're word aligned if they are
     * not already.
     */
    while (remaining_length > 0)
    {
    	alt_u32 word_to_write = 0xFFFFFFFF; /** initialize word to write to blank word */
 4011830:	00bfffc4 	movi	r2,-1
 4011834:	e0bffb15 	stw	r2,-20(fp)
    	alt_u32 padding = 0; /** bytes to pad the next word that is written */
 4011838:	e03ff815 	stw	zero,-32(fp)
    	alt_u32 bytes_to_copy = sizeof(alt_u32); /** number of bytes from source to copy */
 401183c:	00800104 	movi	r2,4
 4011840:	e0bff915 	stw	r2,-28(fp)

        /*
         * we need to make sure the write is word aligned
    	 * this should only be true at most 1 time
    	 */
        if (0 != (write_offset & (sizeof(alt_u32) - 1)))
 4011844:	e0bff717 	ldw	r2,-36(fp)
 4011848:	108000cc 	andi	r2,r2,3
 401184c:	10001526 	beq	r2,zero,40118a4 <alt_epcq_controller_write_block+0x138>
        {
        	/*
        	 * data is not word aligned
        	 * calculate padding bytes need to add before start of a data offset
        	 */
            padding = write_offset & (sizeof(alt_u32) - 1);
 4011850:	e0bff717 	ldw	r2,-36(fp)
 4011854:	108000cc 	andi	r2,r2,3
 4011858:	e0bff815 	stw	r2,-32(fp)

            /* update variables to account for padding being added */
            bytes_to_copy -= padding;
 401185c:	e0fff917 	ldw	r3,-28(fp)
 4011860:	e0bff817 	ldw	r2,-32(fp)
 4011864:	1885c83a 	sub	r2,r3,r2
 4011868:	e0bff915 	stw	r2,-28(fp)

            if(bytes_to_copy > remaining_length)
 401186c:	e0bff917 	ldw	r2,-28(fp)
 4011870:	e0fff617 	ldw	r3,-40(fp)
 4011874:	1880022e 	bgeu	r3,r2,4011880 <alt_epcq_controller_write_block+0x114>
            {
            	bytes_to_copy = remaining_length;
 4011878:	e0bff617 	ldw	r2,-40(fp)
 401187c:	e0bff915 	stw	r2,-28(fp)
            }

            write_offset = write_offset - padding;
 4011880:	e0fff717 	ldw	r3,-36(fp)
 4011884:	e0bff817 	ldw	r2,-32(fp)
 4011888:	1885c83a 	sub	r2,r3,r2
 401188c:	e0bff715 	stw	r2,-36(fp)
            if(0 != (write_offset & (sizeof(alt_u32) - 1)))
 4011890:	e0bff717 	ldw	r2,-36(fp)
 4011894:	108000cc 	andi	r2,r2,3
 4011898:	10000726 	beq	r2,zero,40118b8 <alt_epcq_controller_write_block+0x14c>
            {
            	return -EINVAL;
 401189c:	00bffa84 	movi	r2,-22
 40118a0:	00003006 	br	4011964 <alt_epcq_controller_write_block+0x1f8>
            }
        }
        else
        {
            if(bytes_to_copy > remaining_length)
 40118a4:	e0bff917 	ldw	r2,-28(fp)
 40118a8:	e0fff617 	ldw	r3,-40(fp)
 40118ac:	1880022e 	bgeu	r3,r2,40118b8 <alt_epcq_controller_write_block+0x14c>
            {
            	bytes_to_copy = remaining_length;
 40118b0:	e0bff617 	ldw	r2,-40(fp)
 40118b4:	e0bff915 	stw	r2,-28(fp)
            }
        }

        /* prepare the word to be written */
        memcpy((((void*)&word_to_write)) + padding, ((void*)data) + buffer_offset, bytes_to_copy);
 40118b8:	e0fffb04 	addi	r3,fp,-20
 40118bc:	e0bff817 	ldw	r2,-32(fp)
 40118c0:	1889883a 	add	r4,r3,r2
 40118c4:	e0ffff17 	ldw	r3,-4(fp)
 40118c8:	e0bff517 	ldw	r2,-44(fp)
 40118cc:	1885883a 	add	r2,r3,r2
 40118d0:	e1bff917 	ldw	r6,-28(fp)
 40118d4:	100b883a 	mov	r5,r2
 40118d8:	40020140 	call	4002014 <memcpy>

        /* update offset and length variables */
        buffer_offset += bytes_to_copy;
 40118dc:	e0fff517 	ldw	r3,-44(fp)
 40118e0:	e0bff917 	ldw	r2,-28(fp)
 40118e4:	1885883a 	add	r2,r3,r2
 40118e8:	e0bff515 	stw	r2,-44(fp)
        remaining_length -= bytes_to_copy;
 40118ec:	e0fff617 	ldw	r3,-40(fp)
 40118f0:	e0bff917 	ldw	r2,-28(fp)
 40118f4:	1885c83a 	sub	r2,r3,r2
 40118f8:	e0bff615 	stw	r2,-40(fp)

        /* write to flash 32 bits at a time */
        IOWR_32DIRECT(epcq_flash_info->data_base, write_offset, word_to_write);
 40118fc:	e0bffa17 	ldw	r2,-24(fp)
 4011900:	10c02e17 	ldw	r3,184(r2)
 4011904:	e0bff717 	ldw	r2,-36(fp)
 4011908:	1885883a 	add	r2,r3,r2
 401190c:	e0fffb17 	ldw	r3,-20(fp)
 4011910:	10c00035 	stwio	r3,0(r2)

        /* check whether write triggered a illegal write interrupt */
        if((IORD_ALTERA_EPCQ_CONTROLLER_ISR(epcq_flash_info->csr_base) &
 4011914:	e0bffa17 	ldw	r2,-24(fp)
 4011918:	10803017 	ldw	r2,192(r2)
 401191c:	10800404 	addi	r2,r2,16
 4011920:	10800037 	ldwio	r2,0(r2)
 4011924:	1080008c 	andi	r2,r2,2
 4011928:	10000826 	beq	r2,zero,401194c <alt_epcq_controller_write_block+0x1e0>
        		ALTERA_EPCQ_CONTROLLER_ISR_ILLEGAL_WRITE_MASK) ==
        				ALTERA_EPCQ_CONTROLLER_ISR_ILLEGAL_WRITE_ACTIVE)
        {
		    /* clear register */
        	IOWR_ALTERA_EPCQ_CONTROLLER_ISR(epcq_flash_info->csr_base,
 401192c:	e0bffa17 	ldw	r2,-24(fp)
 4011930:	10803017 	ldw	r2,192(r2)
 4011934:	10800404 	addi	r2,r2,16
 4011938:	1007883a 	mov	r3,r2
 401193c:	00800084 	movi	r2,2
 4011940:	18800035 	stwio	r2,0(r3)
			ALTERA_EPCQ_CONTROLLER_ISR_ILLEGAL_WRITE_MASK );
        	return -EIO; /** write failed, sector might be protected */
 4011944:	00bffec4 	movi	r2,-5
 4011948:	00000606 	br	4011964 <alt_epcq_controller_write_block+0x1f8>
        }

        /* update current offset */
        write_offset = write_offset + sizeof(alt_u32);
 401194c:	e0bff717 	ldw	r2,-36(fp)
 4011950:	10800104 	addi	r2,r2,4
 4011954:	e0bff715 	stw	r2,-36(fp)
    /*
     * Do writes one 32-bit word at a time.
     * We need to make sure that we pad the first few bytes so they're word aligned if they are
     * not already.
     */
    while (remaining_length > 0)
 4011958:	e0bff617 	ldw	r2,-40(fp)
 401195c:	103fb41e 	bne	r2,zero,4011830 <__reset+0xfa821830>

        /* update current offset */
        write_offset = write_offset + sizeof(alt_u32);
    }

    return 0;
 4011960:	0005883a 	mov	r2,zero
}
 4011964:	e037883a 	mov	sp,fp
 4011968:	dfc00117 	ldw	ra,4(sp)
 401196c:	df000017 	ldw	fp,0(sp)
 4011970:	dec00204 	addi	sp,sp,8
 4011974:	f800283a 	ret

04011978 <alt_epcq_controller_write>:
    alt_flash_dev *flash_info, /** device info */
    int offset, /** offset of write from base address */
    const void *src_addr, /** source buffer */
    int length /** size of writing */
)
{
 4011978:	defff004 	addi	sp,sp,-64
 401197c:	dfc00f15 	stw	ra,60(sp)
 4011980:	df000e15 	stw	fp,56(sp)
 4011984:	df000e04 	addi	fp,sp,56
 4011988:	e13ffc15 	stw	r4,-16(fp)
 401198c:	e17ffd15 	stw	r5,-12(fp)
 4011990:	e1bffe15 	stw	r6,-8(fp)
 4011994:	e1ffff15 	stw	r7,-4(fp)
    alt_32 ret_code = 0;
 4011998:	e03ff315 	stw	zero,-52(fp)

    alt_epcq_controller_dev *epcq_flash_info = NULL;
 401199c:	e03ff915 	stw	zero,-28(fp)

    alt_u32 write_offset = offset; /** address of next byte to write */
 40119a0:	e0bffd17 	ldw	r2,-12(fp)
 40119a4:	e0bff415 	stw	r2,-48(fp)
    alt_u32 remaining_length = length; /** length of write data left to be written */
 40119a8:	e0bfff17 	ldw	r2,-4(fp)
 40119ac:	e0bff515 	stw	r2,-44(fp)
    alt_u32 buffer_offset = 0; /** offset into source buffer to get write data */
 40119b0:	e03ff615 	stw	zero,-40(fp)
    alt_u32 i = 0;
 40119b4:	e03ff715 	stw	zero,-36(fp)

    /* return -EINVAL if flash_info and src_addr are NULL */
	if(NULL == flash_info || NULL == src_addr)
 40119b8:	e0bffc17 	ldw	r2,-16(fp)
 40119bc:	10000226 	beq	r2,zero,40119c8 <alt_epcq_controller_write+0x50>
 40119c0:	e0bffe17 	ldw	r2,-8(fp)
 40119c4:	1000021e 	bne	r2,zero,40119d0 <alt_epcq_controller_write+0x58>
    {
    	return -EINVAL;
 40119c8:	00bffa84 	movi	r2,-22
 40119cc:	00005d06 	br	4011b44 <alt_epcq_controller_write+0x1cc>
    }
	
	epcq_flash_info = (alt_epcq_controller_dev*)flash_info;
 40119d0:	e0bffc17 	ldw	r2,-16(fp)
 40119d4:	e0bff915 	stw	r2,-28(fp)
	
    /* make sure the write parameters are within the bounds of the flash */
    ret_code = alt_epcq_validate_read_write_arguments(epcq_flash_info, offset, length);
 40119d8:	e0bffd17 	ldw	r2,-12(fp)
 40119dc:	e0ffff17 	ldw	r3,-4(fp)
 40119e0:	180d883a 	mov	r6,r3
 40119e4:	100b883a 	mov	r5,r2
 40119e8:	e13ff917 	ldw	r4,-28(fp)
 40119ec:	4011e540 	call	4011e54 <alt_epcq_validate_read_write_arguments>
 40119f0:	e0bff315 	stw	r2,-52(fp)

	if(0 != ret_code)
 40119f4:	e0bff317 	ldw	r2,-52(fp)
 40119f8:	10000226 	beq	r2,zero,4011a04 <alt_epcq_controller_write+0x8c>
	{
		return ret_code;
 40119fc:	e0bff317 	ldw	r2,-52(fp)
 4011a00:	00005006 	br	4011b44 <alt_epcq_controller_write+0x1cc>

    /*
     * This loop erases and writes data one sector at a time. We check for write completion 
     * before starting the next sector.
     */
    for(i = offset/epcq_flash_info->sector_size ; i < epcq_flash_info->number_of_sectors; i++)
 4011a04:	e0fffd17 	ldw	r3,-12(fp)
 4011a08:	e0bff917 	ldw	r2,-28(fp)
 4011a0c:	10803417 	ldw	r2,208(r2)
 4011a10:	1885203a 	divu	r2,r3,r2
 4011a14:	e0bff715 	stw	r2,-36(fp)
 4011a18:	00004306 	br	4011b28 <alt_epcq_controller_write+0x1b0>
    {
        alt_u32 block_offset = 0; /** block offset in byte addressing */
 4011a1c:	e03ffa15 	stw	zero,-24(fp)
    	alt_u32 offset_within_current_sector = 0; /** offset into current sector to write */
 4011a20:	e03ff815 	stw	zero,-32(fp)
        alt_u32 length_to_write = 0; /** length to write to current sector */
 4011a24:	e03ffb15 	stw	zero,-20(fp)

    	if(0 >= remaining_length)
 4011a28:	e0bff517 	ldw	r2,-44(fp)
 4011a2c:	10004326 	beq	r2,zero,4011b3c <alt_epcq_controller_write+0x1c4>
    	{
    		break; /* out of data to write */
    	}

        /* calculate current sector/block offset in byte addressing */
        block_offset = write_offset & ~(epcq_flash_info->sector_size - 1);
 4011a30:	e0bff917 	ldw	r2,-28(fp)
 4011a34:	10803417 	ldw	r2,208(r2)
 4011a38:	0087c83a 	sub	r3,zero,r2
 4011a3c:	e0bff417 	ldw	r2,-48(fp)
 4011a40:	1884703a 	and	r2,r3,r2
 4011a44:	e0bffa15 	stw	r2,-24(fp)
           
        /* calculate offset into sector/block if there is one */
        if(block_offset != write_offset)
 4011a48:	e0fffa17 	ldw	r3,-24(fp)
 4011a4c:	e0bff417 	ldw	r2,-48(fp)
 4011a50:	18800426 	beq	r3,r2,4011a64 <alt_epcq_controller_write+0xec>
        {
            offset_within_current_sector = write_offset - block_offset;
 4011a54:	e0fff417 	ldw	r3,-48(fp)
 4011a58:	e0bffa17 	ldw	r2,-24(fp)
 4011a5c:	1885c83a 	sub	r2,r3,r2
 4011a60:	e0bff815 	stw	r2,-32(fp)
        }

        /* erase sector */
        ret_code = alt_epcq_controller_erase_block(flash_info, block_offset);
 4011a64:	e0bffa17 	ldw	r2,-24(fp)
 4011a68:	100b883a 	mov	r5,r2
 4011a6c:	e13ffc17 	ldw	r4,-16(fp)
 4011a70:	401165c0 	call	401165c <alt_epcq_controller_erase_block>
 4011a74:	e0bff315 	stw	r2,-52(fp)

        if(0 != ret_code)
 4011a78:	e0bff317 	ldw	r2,-52(fp)
 4011a7c:	10000226 	beq	r2,zero,4011a88 <alt_epcq_controller_write+0x110>
        {
            return ret_code;
 4011a80:	e0bff317 	ldw	r2,-52(fp)
 4011a84:	00002f06 	br	4011b44 <alt_epcq_controller_write+0x1cc>
        }

        /* calculate the byte size of data to be written in a sector */
        length_to_write = MIN(epcq_flash_info->sector_size - offset_within_current_sector, 
 4011a88:	e0bff917 	ldw	r2,-28(fp)
 4011a8c:	10c03417 	ldw	r3,208(r2)
 4011a90:	e0bff817 	ldw	r2,-32(fp)
 4011a94:	1885c83a 	sub	r2,r3,r2
 4011a98:	e0fff517 	ldw	r3,-44(fp)
 4011a9c:	1880012e 	bgeu	r3,r2,4011aa4 <alt_epcq_controller_write+0x12c>
 4011aa0:	1805883a 	mov	r2,r3
 4011aa4:	e0bffb15 	stw	r2,-20(fp)
                remaining_length);

        /* write data to erased block */
        ret_code = alt_epcq_controller_write_block(flash_info, block_offset, write_offset,
 4011aa8:	e13ffa17 	ldw	r4,-24(fp)
 4011aac:	e17ff417 	ldw	r5,-48(fp)
 4011ab0:	e0fffe17 	ldw	r3,-8(fp)
 4011ab4:	e0bff617 	ldw	r2,-40(fp)
 4011ab8:	1887883a 	add	r3,r3,r2
 4011abc:	e0bffb17 	ldw	r2,-20(fp)
 4011ac0:	d8800015 	stw	r2,0(sp)
 4011ac4:	180f883a 	mov	r7,r3
 4011ac8:	280d883a 	mov	r6,r5
 4011acc:	200b883a 	mov	r5,r4
 4011ad0:	e13ffc17 	ldw	r4,-16(fp)
 4011ad4:	401176c0 	call	401176c <alt_epcq_controller_write_block>
 4011ad8:	e0bff315 	stw	r2,-52(fp)
            src_addr + buffer_offset, length_to_write);


        if(0 != ret_code)
 4011adc:	e0bff317 	ldw	r2,-52(fp)
 4011ae0:	10000226 	beq	r2,zero,4011aec <alt_epcq_controller_write+0x174>
        {
            return ret_code;
 4011ae4:	e0bff317 	ldw	r2,-52(fp)
 4011ae8:	00001606 	br	4011b44 <alt_epcq_controller_write+0x1cc>
        }

        /* update remaining length and buffer_offset pointer */
        remaining_length -= length_to_write;
 4011aec:	e0fff517 	ldw	r3,-44(fp)
 4011af0:	e0bffb17 	ldw	r2,-20(fp)
 4011af4:	1885c83a 	sub	r2,r3,r2
 4011af8:	e0bff515 	stw	r2,-44(fp)
        buffer_offset += length_to_write;
 4011afc:	e0fff617 	ldw	r3,-40(fp)
 4011b00:	e0bffb17 	ldw	r2,-20(fp)
 4011b04:	1885883a 	add	r2,r3,r2
 4011b08:	e0bff615 	stw	r2,-40(fp)
        write_offset += length_to_write; 
 4011b0c:	e0fff417 	ldw	r3,-48(fp)
 4011b10:	e0bffb17 	ldw	r2,-20(fp)
 4011b14:	1885883a 	add	r2,r3,r2
 4011b18:	e0bff415 	stw	r2,-48(fp)

    /*
     * This loop erases and writes data one sector at a time. We check for write completion 
     * before starting the next sector.
     */
    for(i = offset/epcq_flash_info->sector_size ; i < epcq_flash_info->number_of_sectors; i++)
 4011b1c:	e0bff717 	ldw	r2,-36(fp)
 4011b20:	10800044 	addi	r2,r2,1
 4011b24:	e0bff715 	stw	r2,-36(fp)
 4011b28:	e0bff917 	ldw	r2,-28(fp)
 4011b2c:	10803317 	ldw	r2,204(r2)
 4011b30:	e0fff717 	ldw	r3,-36(fp)
 4011b34:	18bfb936 	bltu	r3,r2,4011a1c <__reset+0xfa821a1c>
 4011b38:	00000106 	br	4011b40 <alt_epcq_controller_write+0x1c8>
    	alt_u32 offset_within_current_sector = 0; /** offset into current sector to write */
        alt_u32 length_to_write = 0; /** length to write to current sector */

    	if(0 >= remaining_length)
    	{
    		break; /* out of data to write */
 4011b3c:	0001883a 	nop
        remaining_length -= length_to_write;
        buffer_offset += length_to_write;
        write_offset += length_to_write; 
    }

    return ret_code;
 4011b40:	e0bff317 	ldw	r2,-52(fp)
}
 4011b44:	e037883a 	mov	sp,fp
 4011b48:	dfc00117 	ldw	ra,4(sp)
 4011b4c:	df000017 	ldw	fp,0(sp)
 4011b50:	dec00204 	addi	sp,sp,8
 4011b54:	f800283a 	ret

04011b58 <alt_epcq_controller_read>:
    alt_flash_dev *flash_info, /** device info */
    int offset, /** offset of read from base address */
    void *dest_addr, /** destination buffer */
    int length /** size of read */
)
{
 4011b58:	defff804 	addi	sp,sp,-32
 4011b5c:	dfc00715 	stw	ra,28(sp)
 4011b60:	df000615 	stw	fp,24(sp)
 4011b64:	df000604 	addi	fp,sp,24
 4011b68:	e13ffc15 	stw	r4,-16(fp)
 4011b6c:	e17ffd15 	stw	r5,-12(fp)
 4011b70:	e1bffe15 	stw	r6,-8(fp)
 4011b74:	e1ffff15 	stw	r7,-4(fp)
    alt_32 ret_code = 0;
 4011b78:	e03ffa15 	stw	zero,-24(fp)
	alt_epcq_controller_dev *epcq_flash_info = NULL;
 4011b7c:	e03ffb15 	stw	zero,-20(fp)
	
	/* return -EINVAL if flash_info and dest_addr are NULL */
	if(NULL == flash_info || NULL == dest_addr)
 4011b80:	e0bffc17 	ldw	r2,-16(fp)
 4011b84:	10000226 	beq	r2,zero,4011b90 <alt_epcq_controller_read+0x38>
 4011b88:	e0bffe17 	ldw	r2,-8(fp)
 4011b8c:	1000021e 	bne	r2,zero,4011b98 <alt_epcq_controller_read+0x40>
    {
    	return -EINVAL;
 4011b90:	00bffa84 	movi	r2,-22
 4011b94:	00001606 	br	4011bf0 <alt_epcq_controller_read+0x98>
    }
	
    epcq_flash_info = (alt_epcq_controller_dev*)flash_info;
 4011b98:	e0bffc17 	ldw	r2,-16(fp)
 4011b9c:	e0bffb15 	stw	r2,-20(fp)

	/* validate arguments */
	ret_code = alt_epcq_validate_read_write_arguments(epcq_flash_info, offset, length);
 4011ba0:	e0bffd17 	ldw	r2,-12(fp)
 4011ba4:	e0ffff17 	ldw	r3,-4(fp)
 4011ba8:	180d883a 	mov	r6,r3
 4011bac:	100b883a 	mov	r5,r2
 4011bb0:	e13ffb17 	ldw	r4,-20(fp)
 4011bb4:	4011e540 	call	4011e54 <alt_epcq_validate_read_write_arguments>
 4011bb8:	e0bffa15 	stw	r2,-24(fp)

	/* copy data from flash to destination address */
	if(0 == ret_code)
 4011bbc:	e0bffa17 	ldw	r2,-24(fp)
 4011bc0:	10000a1e 	bne	r2,zero,4011bec <alt_epcq_controller_read+0x94>
	{
		memcpy(dest_addr, (alt_u8*)epcq_flash_info->data_base + offset, length);
 4011bc4:	e0bffb17 	ldw	r2,-20(fp)
 4011bc8:	10c02e17 	ldw	r3,184(r2)
 4011bcc:	e0bffd17 	ldw	r2,-12(fp)
 4011bd0:	1885883a 	add	r2,r3,r2
 4011bd4:	1007883a 	mov	r3,r2
 4011bd8:	e0bfff17 	ldw	r2,-4(fp)
 4011bdc:	100d883a 	mov	r6,r2
 4011be0:	180b883a 	mov	r5,r3
 4011be4:	e13ffe17 	ldw	r4,-8(fp)
 4011be8:	40020140 	call	4002014 <memcpy>
	}

    return ret_code;
 4011bec:	e0bffa17 	ldw	r2,-24(fp)
}
 4011bf0:	e037883a 	mov	sp,fp
 4011bf4:	dfc00117 	ldw	ra,4(sp)
 4011bf8:	df000017 	ldw	fp,0(sp)
 4011bfc:	dec00204 	addi	sp,sp,8
 4011c00:	f800283a 	ret

04011c04 <altera_epcq_controller_init>:
 * 0 -> success
 * -EINVAL -> Invalid arguments.
 * -ENODEV -> System is configured incorrectly.
**/
alt_32 altera_epcq_controller_init(alt_epcq_controller_dev *flash)
{
 4011c04:	defffa04 	addi	sp,sp,-24
 4011c08:	dfc00515 	stw	ra,20(sp)
 4011c0c:	df000415 	stw	fp,16(sp)
 4011c10:	df000404 	addi	fp,sp,16
 4011c14:	e13fff15 	stw	r4,-4(fp)
	alt_u32 silicon_id = 0;
 4011c18:	e03ffc15 	stw	zero,-16(fp)
	alt_u32 size_in_bytes = 0;
 4011c1c:	e03ffe15 	stw	zero,-8(fp)
	alt_u32 number_of_sectors = 0;
 4011c20:	e03ffd15 	stw	zero,-12(fp)

    /* return -EINVAL if flash is NULL */
	if(NULL == flash)
 4011c24:	e0bfff17 	ldw	r2,-4(fp)
 4011c28:	1000021e 	bne	r2,zero,4011c34 <altera_epcq_controller_init+0x30>
    {
    	return -EINVAL;
 4011c2c:	00bffa84 	movi	r2,-22
 4011c30:	00008306 	br	4011e40 <altera_epcq_controller_init+0x23c>
    }
	
	/* return -ENODEV if CSR slave is not attached */
	if(NULL == (void *)flash->csr_base)
 4011c34:	e0bfff17 	ldw	r2,-4(fp)
 4011c38:	10803017 	ldw	r2,192(r2)
 4011c3c:	1000021e 	bne	r2,zero,4011c48 <altera_epcq_controller_init+0x44>
	{
		return -ENODEV;
 4011c40:	00bffb44 	movi	r2,-19
 4011c44:	00007e06 	br	4011e40 <altera_epcq_controller_init+0x23c>
	 *
	 * In both cases, we can determine the number of sectors, which we can use
	 * to calculate a size. We compare that size to the system.h value to make sure
	 * the EPCQ soft IP was configured correctly.
	 */
	if(0 == flash->is_epcs)
 4011c48:	e0bfff17 	ldw	r2,-4(fp)
 4011c4c:	10803217 	ldw	r2,200(r2)
 4011c50:	1000361e 	bne	r2,zero,4011d2c <altera_epcq_controller_init+0x128>
	{
		/* If we're an EPCQ, we read EPCQ_RD_RDID for the silicon ID */
		silicon_id = IORD_ALTERA_EPCQ_CONTROLLER_RDID(flash->csr_base);
 4011c54:	e0bfff17 	ldw	r2,-4(fp)
 4011c58:	10803017 	ldw	r2,192(r2)
 4011c5c:	10800204 	addi	r2,r2,8
 4011c60:	10800037 	ldwio	r2,0(r2)
 4011c64:	e0bffc15 	stw	r2,-16(fp)
		silicon_id &= ALTERA_EPCQ_CONTROLLER_RDID_MASK;
 4011c68:	e0bffc17 	ldw	r2,-16(fp)
 4011c6c:	10803fcc 	andi	r2,r2,255
 4011c70:	e0bffc15 	stw	r2,-16(fp)

		/* Determine which EPCQ device so we can figure out the number of sectors */
		/* EPCQ share the same ID for the same capacity*/
		switch(silicon_id)
 4011c74:	e0bffc17 	ldw	r2,-16(fp)
 4011c78:	10bffac4 	addi	r2,r2,-21
 4011c7c:	10c00368 	cmpgeui	r3,r2,13
 4011c80:	1800281e 	bne	r3,zero,4011d24 <altera_epcq_controller_init+0x120>
 4011c84:	100690ba 	slli	r3,r2,2
 4011c88:	00810074 	movhi	r2,1025
 4011c8c:	10872704 	addi	r2,r2,7324
 4011c90:	1885883a 	add	r2,r3,r2
 4011c94:	10800017 	ldw	r2,0(r2)
 4011c98:	1000683a 	jmp	r2
 4011c9c:	04011cd0 	cmplti	r16,zero,1139
 4011ca0:	04011cdc 	xori	r16,zero,1139
 4011ca4:	04011ce8 	cmpgeui	r16,zero,1139
 4011ca8:	04011cf4 	movhi	r16,1139
 4011cac:	04011d00 	call	4011d0 <__alt_mem_dram_cntrl-0x3bfee30>
 4011cb0:	04011d24 	muli	r16,zero,1140
 4011cb4:	04011d24 	muli	r16,zero,1140
 4011cb8:	04011d24 	muli	r16,zero,1140
 4011cbc:	04011d24 	muli	r16,zero,1140
 4011cc0:	04011d24 	muli	r16,zero,1140
 4011cc4:	04011d24 	muli	r16,zero,1140
 4011cc8:	04011d0c 	andi	r16,zero,1140
 4011ccc:	04011d18 	cmpnei	r16,zero,1140
		{
			case ALTERA_EPCQ_CONTROLLER_RDID_EPCQ16:
			{
				number_of_sectors = 32;
 4011cd0:	00800804 	movi	r2,32
 4011cd4:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011cd8:	00002e06 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			case ALTERA_EPCQ_CONTROLLER_RDID_EPCQ32:
			{
				number_of_sectors = 64;
 4011cdc:	00801004 	movi	r2,64
 4011ce0:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011ce4:	00002b06 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			case ALTERA_EPCQ_CONTROLLER_RDID_EPCQ64:
			{
				number_of_sectors = 128;
 4011ce8:	00802004 	movi	r2,128
 4011cec:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011cf0:	00002806 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			case ALTERA_EPCQ_CONTROLLER_RDID_EPCQ128:
			{
				number_of_sectors = 256;
 4011cf4:	00804004 	movi	r2,256
 4011cf8:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011cfc:	00002506 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			case ALTERA_EPCQ_CONTROLLER_RDID_EPCQ256:
			{
				number_of_sectors = 512;
 4011d00:	00808004 	movi	r2,512
 4011d04:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011d08:	00002206 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			case ALTERA_EPCQ_CONTROLLER_RDID_EPCQ512:
			{
				number_of_sectors = 1024;
 4011d0c:	00810004 	movi	r2,1024
 4011d10:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011d14:	00001f06 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			case ALTERA_EPCQ_CONTROLLER_RDID_EPCQ1024:
			{
				number_of_sectors = 2048;
 4011d18:	00820004 	movi	r2,2048
 4011d1c:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011d20:	00001c06 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			default:
			{
				return -ENODEV;
 4011d24:	00bffb44 	movi	r2,-19
 4011d28:	00004506 	br	4011e40 <altera_epcq_controller_init+0x23c>
			}
		}
	}
	else {
		/* If we're an EPCS, we read EPCQ_RD_SID for the silicon ID */
		silicon_id = IORD_ALTERA_EPCQ_CONTROLLER_SID(flash->csr_base);
 4011d2c:	e0bfff17 	ldw	r2,-4(fp)
 4011d30:	10803017 	ldw	r2,192(r2)
 4011d34:	10800104 	addi	r2,r2,4
 4011d38:	10800037 	ldwio	r2,0(r2)
 4011d3c:	e0bffc15 	stw	r2,-16(fp)
		silicon_id &= ALTERA_EPCQ_CONTROLLER_SID_MASK;
 4011d40:	e0bffc17 	ldw	r2,-16(fp)
 4011d44:	10803fcc 	andi	r2,r2,255
 4011d48:	e0bffc15 	stw	r2,-16(fp)

		/* Determine which EPCS device so we can figure out various properties */
		switch(silicon_id)
 4011d4c:	e0bffc17 	ldw	r2,-16(fp)
 4011d50:	10c005a0 	cmpeqi	r3,r2,22
 4011d54:	1800071e 	bne	r3,zero,4011d74 <altera_epcq_controller_init+0x170>
 4011d58:	10c00620 	cmpeqi	r3,r2,24
 4011d5c:	1800081e 	bne	r3,zero,4011d80 <altera_epcq_controller_init+0x17c>
 4011d60:	10800520 	cmpeqi	r2,r2,20
 4011d64:	10000926 	beq	r2,zero,4011d8c <altera_epcq_controller_init+0x188>
		{
			case ALTERA_EPCQ_CONTROLLER_SID_EPCS16:
			{
				number_of_sectors = 32;
 4011d68:	00800804 	movi	r2,32
 4011d6c:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011d70:	00000806 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			case ALTERA_EPCQ_CONTROLLER_SID_EPCS64:
			{
				number_of_sectors = 128;
 4011d74:	00802004 	movi	r2,128
 4011d78:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011d7c:	00000506 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			case ALTERA_EPCQ_CONTROLLER_SID_EPCS128:
			{
				number_of_sectors = 256;
 4011d80:	00804004 	movi	r2,256
 4011d84:	e0bffd15 	stw	r2,-12(fp)
				break;
 4011d88:	00000206 	br	4011d94 <altera_epcq_controller_init+0x190>
			}
			default:
			{
				return -ENODEV;
 4011d8c:	00bffb44 	movi	r2,-19
 4011d90:	00002b06 	br	4011e40 <altera_epcq_controller_init+0x23c>
			}
		}
	}

	/* Calculate size of flash based on number of sectors */
	size_in_bytes = number_of_sectors * flash->sector_size;
 4011d94:	e0bfff17 	ldw	r2,-4(fp)
 4011d98:	10c03417 	ldw	r3,208(r2)
 4011d9c:	e0bffd17 	ldw	r2,-12(fp)
 4011da0:	1885383a 	mul	r2,r3,r2
 4011da4:	e0bffe15 	stw	r2,-8(fp)
	/*
	 * Make sure calculated size is the same size given in system.h
	 * Also check number of sectors is the same number given in system.h
	 * Otherwise the EPCQ IP was not configured correctly
	 */
	if(	size_in_bytes != flash->size_in_bytes ||
 4011da8:	e0bfff17 	ldw	r2,-4(fp)
 4011dac:	10c03117 	ldw	r3,196(r2)
 4011db0:	e0bffe17 	ldw	r2,-8(fp)
 4011db4:	1880041e 	bne	r3,r2,4011dc8 <altera_epcq_controller_init+0x1c4>
			number_of_sectors != flash->number_of_sectors)
 4011db8:	e0bfff17 	ldw	r2,-4(fp)
 4011dbc:	10c03317 	ldw	r3,204(r2)
	/*
	 * Make sure calculated size is the same size given in system.h
	 * Also check number of sectors is the same number given in system.h
	 * Otherwise the EPCQ IP was not configured correctly
	 */
	if(	size_in_bytes != flash->size_in_bytes ||
 4011dc0:	e0bffd17 	ldw	r2,-12(fp)
 4011dc4:	18800426 	beq	r3,r2,4011dd8 <altera_epcq_controller_init+0x1d4>
			number_of_sectors != flash->number_of_sectors)
	{
		flash->dev.number_of_regions = 0;
 4011dc8:	e0bfff17 	ldw	r2,-4(fp)
 4011dcc:	10000c15 	stw	zero,48(r2)
		return -ENODEV;
 4011dd0:	00bffb44 	movi	r2,-19
 4011dd4:	00001a06 	br	4011e40 <altera_epcq_controller_init+0x23c>
	}
	else
	{
		flash->silicon_id = silicon_id;
 4011dd8:	e0bfff17 	ldw	r2,-4(fp)
 4011ddc:	e0fffc17 	ldw	r3,-16(fp)
 4011de0:	10c03615 	stw	r3,216(r2)
		flash->number_of_sectors = number_of_sectors;
 4011de4:	e0bfff17 	ldw	r2,-4(fp)
 4011de8:	e0fffd17 	ldw	r3,-12(fp)
 4011dec:	10c03315 	stw	r3,204(r2)

		/*
		 * populate fields of region_info required to conform to HAL API
		 * create 1 region that composed of "number_of_sectors" blocks
		 */
		flash->dev.number_of_regions = 1;
 4011df0:	e0bfff17 	ldw	r2,-4(fp)
 4011df4:	00c00044 	movi	r3,1
 4011df8:	10c00c15 	stw	r3,48(r2)
		flash->dev.region_info[0].offset = 0;
 4011dfc:	e0bfff17 	ldw	r2,-4(fp)
 4011e00:	10000d15 	stw	zero,52(r2)
		flash->dev.region_info[0].region_size = size_in_bytes;
 4011e04:	e0fffe17 	ldw	r3,-8(fp)
 4011e08:	e0bfff17 	ldw	r2,-4(fp)
 4011e0c:	10c00e15 	stw	r3,56(r2)
		flash->dev.region_info[0].number_of_blocks = number_of_sectors;
 4011e10:	e0fffd17 	ldw	r3,-12(fp)
 4011e14:	e0bfff17 	ldw	r2,-4(fp)
 4011e18:	10c00f15 	stw	r3,60(r2)
		flash->dev.region_info[0].block_size = flash->sector_size;
 4011e1c:	e0bfff17 	ldw	r2,-4(fp)
 4011e20:	10803417 	ldw	r2,208(r2)
 4011e24:	1007883a 	mov	r3,r2
 4011e28:	e0bfff17 	ldw	r2,-4(fp)
 4011e2c:	10c01015 	stw	r3,64(r2)
    /*
     * Register this device as a valid flash device type
     *
     * Only register the device if it's configured correctly.
     */
		alt_flash_device_register(&(flash->dev));
 4011e30:	e0bfff17 	ldw	r2,-4(fp)
 4011e34:	1009883a 	mov	r4,r2
 4011e38:	401148c0 	call	401148c <alt_flash_device_register>


    return 0;
 4011e3c:	0005883a 	mov	r2,zero
}
 4011e40:	e037883a 	mov	sp,fp
 4011e44:	dfc00117 	ldw	ra,4(sp)
 4011e48:	df000017 	ldw	fp,0(sp)
 4011e4c:	dec00204 	addi	sp,sp,8
 4011e50:	f800283a 	ret

04011e54 <alt_epcq_validate_read_write_arguments>:
(
		alt_epcq_controller_dev *flash_info, /** device info */
		alt_u32 offset, /** offset of read/write */
		alt_u32 length /** length of read/write */
)
{
 4011e54:	defff904 	addi	sp,sp,-28
 4011e58:	df000615 	stw	fp,24(sp)
 4011e5c:	df000604 	addi	fp,sp,24
 4011e60:	e13ffd15 	stw	r4,-12(fp)
 4011e64:	e17ffe15 	stw	r5,-8(fp)
 4011e68:	e1bfff15 	stw	r6,-4(fp)
    alt_epcq_controller_dev *epcq_flash_info = NULL;
 4011e6c:	e03ffa15 	stw	zero,-24(fp)
    alt_u32 start_address = 0;
 4011e70:	e03ffb15 	stw	zero,-20(fp)
    alt_32 end_address = 0;
 4011e74:	e03ffc15 	stw	zero,-16(fp)
	
  /* return -EINVAL if flash_info is NULL */
   if(NULL == flash_info)
 4011e78:	e0bffd17 	ldw	r2,-12(fp)
 4011e7c:	1000021e 	bne	r2,zero,4011e88 <alt_epcq_validate_read_write_arguments+0x34>
   {
    	return -EINVAL;
 4011e80:	00bffa84 	movi	r2,-22
 4011e84:	00001606 	br	4011ee0 <alt_epcq_validate_read_write_arguments+0x8c>
   }
	
  epcq_flash_info = (alt_epcq_controller_dev*)flash_info;
 4011e88:	e0bffd17 	ldw	r2,-12(fp)
 4011e8c:	e0bffa15 	stw	r2,-24(fp)

  start_address = epcq_flash_info->data_base + offset; /** first address of read or write */
 4011e90:	e0bffa17 	ldw	r2,-24(fp)
 4011e94:	10c02e17 	ldw	r3,184(r2)
 4011e98:	e0bffe17 	ldw	r2,-8(fp)
 4011e9c:	1885883a 	add	r2,r3,r2
 4011ea0:	e0bffb15 	stw	r2,-20(fp)
  end_address = start_address + length; /** last address of read or write (not inclusive) */
 4011ea4:	e0fffb17 	ldw	r3,-20(fp)
 4011ea8:	e0bfff17 	ldw	r2,-4(fp)
 4011eac:	1885883a 	add	r2,r3,r2
 4011eb0:	e0bffc15 	stw	r2,-16(fp)

  /* make sure start and end address is less then the end address of the flash */
  if(
		  start_address >= epcq_flash_info->data_end ||
 4011eb4:	e0bffa17 	ldw	r2,-24(fp)
 4011eb8:	10802f17 	ldw	r2,188(r2)

  start_address = epcq_flash_info->data_base + offset; /** first address of read or write */
  end_address = start_address + length; /** last address of read or write (not inclusive) */

  /* make sure start and end address is less then the end address of the flash */
  if(
 4011ebc:	e0fffb17 	ldw	r3,-20(fp)
 4011ec0:	1880042e 	bgeu	r3,r2,4011ed4 <alt_epcq_validate_read_write_arguments+0x80>
		  start_address >= epcq_flash_info->data_end ||
		  end_address > epcq_flash_info->data_end ||
 4011ec4:	e0bffa17 	ldw	r2,-24(fp)
 4011ec8:	10c02f17 	ldw	r3,188(r2)
 4011ecc:	e0bffc17 	ldw	r2,-16(fp)
		  offset < 0 ||
 4011ed0:	1880022e 	bgeu	r3,r2,4011edc <alt_epcq_validate_read_write_arguments+0x88>
		  length < 0
  )
  {
	  return -EINVAL;
 4011ed4:	00bffa84 	movi	r2,-22
 4011ed8:	00000106 	br	4011ee0 <alt_epcq_validate_read_write_arguments+0x8c>
  }

  return 0;
 4011edc:	0005883a 	mov	r2,zero
}
 4011ee0:	e037883a 	mov	sp,fp
 4011ee4:	df000017 	ldw	fp,0(sp)
 4011ee8:	dec00104 	addi	sp,sp,4
 4011eec:	f800283a 	ret

04011ef0 <alt_epcq_poll_for_write_in_progress>:
 * 0 -> success
 * -EINVAL -> Invalid arguments
 * -ETIME  -> Time out and skipping the looping after 0.7 sec.
 */
alt_32 static alt_epcq_poll_for_write_in_progress(alt_epcq_controller_dev* epcq_flash_info)
{  
 4011ef0:	defffb04 	addi	sp,sp,-20
 4011ef4:	dfc00415 	stw	ra,16(sp)
 4011ef8:	df000315 	stw	fp,12(sp)
 4011efc:	df000304 	addi	fp,sp,12
 4011f00:	e13fff15 	stw	r4,-4(fp)
    /* we'll want to implement timeout if a timeout value is specified */
#if ALTERA_EPCQ_CONTROLLER_1US_TIMEOUT_VALUE > 0
	alt_u32 timeout = ALTERA_EPCQ_CONTROLLER_1US_TIMEOUT_VALUE;
 4011f04:	008002f4 	movhi	r2,11
 4011f08:	10ab9804 	addi	r2,r2,-20896
 4011f0c:	e0bffe15 	stw	r2,-8(fp)
	alt_u16 counter = 0;
 4011f10:	e03ffd0d 	sth	zero,-12(fp)
#endif

    /* return -EINVAL if epcq_flash_info is NULL */
	if(NULL == epcq_flash_info)
 4011f14:	e0bfff17 	ldw	r2,-4(fp)
 4011f18:	10000c1e 	bne	r2,zero,4011f4c <alt_epcq_poll_for_write_in_progress+0x5c>
    {
    	return -EINVAL;
 4011f1c:	00bffa84 	movi	r2,-22
 4011f20:	00001006 	br	4011f64 <alt_epcq_poll_for_write_in_progress+0x74>
	/* while Write in Progress bit is set, we wait */
	while((IORD_ALTERA_EPCQ_CONTROLLER_STATUS(epcq_flash_info->csr_base) &
			ALTERA_EPCQ_CONTROLLER_STATUS_WIP_MASK) ==
			ALTERA_EPCQ_CONTROLLER_STATUS_WIP_BUSY)
	{
        alt_busy_sleep(1); /* delay 1us */
 4011f24:	01000044 	movi	r4,1
 4011f28:	40126740 	call	4012674 <alt_busy_sleep>
#if ALTERA_EPCQ_CONTROLLER_1US_TIMEOUT_VALUE > 0
		if(timeout <= counter )
 4011f2c:	e0fffd0b 	ldhu	r3,-12(fp)
 4011f30:	e0bffe17 	ldw	r2,-8(fp)
 4011f34:	18800236 	bltu	r3,r2,4011f40 <alt_epcq_poll_for_write_in_progress+0x50>
		{
			return -ETIME;
 4011f38:	00bff084 	movi	r2,-62
 4011f3c:	00000906 	br	4011f64 <alt_epcq_poll_for_write_in_progress+0x74>
		}
		
		counter++;
 4011f40:	e0bffd0b 	ldhu	r2,-12(fp)
 4011f44:	10800044 	addi	r2,r2,1
 4011f48:	e0bffd0d 	sth	r2,-12(fp)
    {
    	return -EINVAL;
    }

	/* while Write in Progress bit is set, we wait */
	while((IORD_ALTERA_EPCQ_CONTROLLER_STATUS(epcq_flash_info->csr_base) &
 4011f4c:	e0bfff17 	ldw	r2,-4(fp)
 4011f50:	10803017 	ldw	r2,192(r2)
 4011f54:	10800037 	ldwio	r2,0(r2)
 4011f58:	1080004c 	andi	r2,r2,1
 4011f5c:	103ff11e 	bne	r2,zero,4011f24 <__reset+0xfa821f24>
		counter++;
#endif

	}

	return 0;
 4011f60:	0005883a 	mov	r2,zero
}
 4011f64:	e037883a 	mov	sp,fp
 4011f68:	dfc00117 	ldw	ra,4(sp)
 4011f6c:	df000017 	ldw	fp,0(sp)
 4011f70:	dec00204 	addi	sp,sp,8
 4011f74:	f800283a 	ret

04011f78 <alt_up_av_config_open_dev>:

#include "altera_up_avalon_audio_and_video_config.h"
#include "altera_up_avalon_audio_and_video_config_regs.h"

alt_up_av_config_dev* alt_up_av_config_open_dev(const char* name)
{
 4011f78:	defffc04 	addi	sp,sp,-16
 4011f7c:	dfc00315 	stw	ra,12(sp)
 4011f80:	df000215 	stw	fp,8(sp)
 4011f84:	df000204 	addi	fp,sp,8
 4011f88:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_av_config_dev *dev = (alt_up_av_config_dev*)alt_find_dev(name, &alt_dev_list);
 4011f8c:	d1600904 	addi	r5,gp,-32732
 4011f90:	e13fff17 	ldw	r4,-4(fp)
 4011f94:	401293c0 	call	401293c <alt_find_dev>
 4011f98:	e0bffe15 	stw	r2,-8(fp)
  dev->type = (IORD_ALT_UP_AV_CONFIG_STATUS(dev->base) & ALT_UP_AV_CONFIG_STATUS_CFG_MSK) >> ALT_UP_AV_CONFIG_STATUS_CFG_OFST;
 4011f9c:	e0bffe17 	ldw	r2,-8(fp)
 4011fa0:	10800a17 	ldw	r2,40(r2)
 4011fa4:	10800104 	addi	r2,r2,4
 4011fa8:	10800037 	ldwio	r2,0(r2)
 4011fac:	10803fec 	andhi	r2,r2,255
 4011fb0:	1005d43a 	srai	r2,r2,16
 4011fb4:	1007883a 	mov	r3,r2
 4011fb8:	e0bffe17 	ldw	r2,-8(fp)
 4011fbc:	10c00b15 	stw	r3,44(r2)

  return dev;
 4011fc0:	e0bffe17 	ldw	r2,-8(fp)
}
 4011fc4:	e037883a 	mov	sp,fp
 4011fc8:	dfc00117 	ldw	ra,4(sp)
 4011fcc:	df000017 	ldw	fp,0(sp)
 4011fd0:	dec00204 	addi	sp,sp,8
 4011fd4:	f800283a 	ret

04011fd8 <alt_up_av_config_write_data>:
 * @param data --  the data to be sent
 *
 * @return 0 for success
 **/
int alt_up_av_config_write_data(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 data)
{
 4011fd8:	defffc04 	addi	sp,sp,-16
 4011fdc:	df000315 	stw	fp,12(sp)
 4011fe0:	df000304 	addi	fp,sp,12
 4011fe4:	e13ffd15 	stw	r4,-12(fp)
 4011fe8:	e17ffe15 	stw	r5,-8(fp)
 4011fec:	e1bfff15 	stw	r6,-4(fp)
	// set the register address in the Address register
	IOWR_ALT_UP_AV_CONFIG_ADDRESS(av_config->base, addr & ALT_UP_AV_CONFIG_ADDRESS_VALID_MSK); 
 4011ff0:	e0bffd17 	ldw	r2,-12(fp)
 4011ff4:	10800a17 	ldw	r2,40(r2)
 4011ff8:	10800204 	addi	r2,r2,8
 4011ffc:	1007883a 	mov	r3,r2
 4012000:	e0bffe17 	ldw	r2,-8(fp)
 4012004:	10803fcc 	andi	r2,r2,255
 4012008:	18800035 	stwio	r2,0(r3)

	// write data to the device Data register
	IOWR_ALT_UP_AV_CONFIG_DATA(av_config->base, data & ALT_UP_AV_CONFIG_DATA_VALID_MSK); 
 401200c:	e0bffd17 	ldw	r2,-12(fp)
 4012010:	10800a17 	ldw	r2,40(r2)
 4012014:	10800304 	addi	r2,r2,12
 4012018:	1007883a 	mov	r3,r2
 401201c:	e0bfff17 	ldw	r2,-4(fp)
 4012020:	10bfffcc 	andi	r2,r2,65535
 4012024:	18800035 	stwio	r2,0(r3)

	return 0;
 4012028:	0005883a 	mov	r2,zero
}
 401202c:	e037883a 	mov	sp,fp
 4012030:	df000017 	ldw	fp,0(sp)
 4012034:	dec00104 	addi	sp,sp,4
 4012038:	f800283a 	ret

0401203c <alt_up_av_config_read_data>:
 * @param data -- a pointer to the location where the read data should be stored
 *
 * @return 0 for success or -1 for failure
 **/
int alt_up_av_config_read_data(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 * data)
{
 401203c:	defffb04 	addi	sp,sp,-20
 4012040:	dfc00415 	stw	ra,16(sp)
 4012044:	df000315 	stw	fp,12(sp)
 4012048:	df000304 	addi	fp,sp,12
 401204c:	e13ffd15 	stw	r4,-12(fp)
 4012050:	e17ffe15 	stw	r5,-8(fp)
 4012054:	e1bfff15 	stw	r6,-4(fp)
	// set the register address in the Address register
	IOWR_ALT_UP_AV_CONFIG_ADDRESS(av_config->base, addr & ALT_UP_AV_CONFIG_ADDRESS_VALID_MSK); 
 4012058:	e0bffd17 	ldw	r2,-12(fp)
 401205c:	10800a17 	ldw	r2,40(r2)
 4012060:	10800204 	addi	r2,r2,8
 4012064:	1007883a 	mov	r3,r2
 4012068:	e0bffe17 	ldw	r2,-8(fp)
 401206c:	10803fcc 	andi	r2,r2,255
 4012070:	18800035 	stwio	r2,0(r3)

	// write data to the device Data register
	*(data) = IORD_ALT_UP_AV_CONFIG_DATA(av_config->base); 
 4012074:	e0bffd17 	ldw	r2,-12(fp)
 4012078:	10800a17 	ldw	r2,40(r2)
 401207c:	10800304 	addi	r2,r2,12
 4012080:	10800037 	ldwio	r2,0(r2)
 4012084:	1007883a 	mov	r3,r2
 4012088:	e0bfff17 	ldw	r2,-4(fp)
 401208c:	10c00015 	stw	r3,0(r2)

	// check acknowledge is 0
	if (alt_up_av_config_read_acknowledge(av_config))
 4012090:	e13ffd17 	ldw	r4,-12(fp)
 4012094:	40121600 	call	4012160 <alt_up_av_config_read_acknowledge>
 4012098:	10000226 	beq	r2,zero,40120a4 <alt_up_av_config_read_data+0x68>
		return -1;
 401209c:	00bfffc4 	movi	r2,-1
 40120a0:	00000106 	br	40120a8 <alt_up_av_config_read_data+0x6c>

	return 0;
 40120a4:	0005883a 	mov	r2,zero
}
 40120a8:	e037883a 	mov	sp,fp
 40120ac:	dfc00117 	ldw	ra,4(sp)
 40120b0:	df000017 	ldw	fp,0(sp)
 40120b4:	dec00204 	addi	sp,sp,8
 40120b8:	f800283a 	ret

040120bc <alt_up_av_config_reset>:

int alt_up_av_config_reset(alt_up_av_config_dev *av_config)
{
 40120bc:	defffe04 	addi	sp,sp,-8
 40120c0:	df000115 	stw	fp,4(sp)
 40120c4:	df000104 	addi	fp,sp,4
 40120c8:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_AV_CONFIG_CONTROL_RESET(av_config->base);
 40120cc:	e0bfff17 	ldw	r2,-4(fp)
 40120d0:	10800a17 	ldw	r2,40(r2)
 40120d4:	1007883a 	mov	r3,r2
 40120d8:	00800044 	movi	r2,1
 40120dc:	18800025 	stbio	r2,0(r3)
	return 0;
 40120e0:	0005883a 	mov	r2,zero
}
 40120e4:	e037883a 	mov	sp,fp
 40120e8:	df000017 	ldw	fp,0(sp)
 40120ec:	dec00104 	addi	sp,sp,4
 40120f0:	f800283a 	ret

040120f4 <alt_up_av_config_enable_interrupt>:

int alt_up_av_config_enable_interrupt(alt_up_av_config_dev *av_config)
{
 40120f4:	defffe04 	addi	sp,sp,-8
 40120f8:	df000115 	stw	fp,4(sp)
 40120fc:	df000104 	addi	fp,sp,4
 4012100:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_AV_CONFIG_CONTROL_RIE_ENABLE(av_config->base);
 4012104:	e0bfff17 	ldw	r2,-4(fp)
 4012108:	10800a17 	ldw	r2,40(r2)
 401210c:	1007883a 	mov	r3,r2
 4012110:	00800084 	movi	r2,2
 4012114:	18800025 	stbio	r2,0(r3)
	return 0;
 4012118:	0005883a 	mov	r2,zero
}
 401211c:	e037883a 	mov	sp,fp
 4012120:	df000017 	ldw	fp,0(sp)
 4012124:	dec00104 	addi	sp,sp,4
 4012128:	f800283a 	ret

0401212c <alt_up_av_config_disable_interrupt>:

int alt_up_av_config_disable_interrupt(alt_up_av_config_dev *av_config)
{
 401212c:	defffe04 	addi	sp,sp,-8
 4012130:	df000115 	stw	fp,4(sp)
 4012134:	df000104 	addi	fp,sp,4
 4012138:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_AV_CONFIG_CONTROL_RIE_DISABLE(av_config->base);
 401213c:	e0bfff17 	ldw	r2,-4(fp)
 4012140:	10800a17 	ldw	r2,40(r2)
 4012144:	0007883a 	mov	r3,zero
 4012148:	10c00025 	stbio	r3,0(r2)
	return 0;
 401214c:	0005883a 	mov	r2,zero
}
 4012150:	e037883a 	mov	sp,fp
 4012154:	df000017 	ldw	fp,0(sp)
 4012158:	dec00104 	addi	sp,sp,4
 401215c:	f800283a 	ret

04012160 <alt_up_av_config_read_acknowledge>:

int alt_up_av_config_read_acknowledge(alt_up_av_config_dev *av_config)
{
 4012160:	defffe04 	addi	sp,sp,-8
 4012164:	df000115 	stw	fp,4(sp)
 4012168:	df000104 	addi	fp,sp,4
 401216c:	e13fff15 	stw	r4,-4(fp)
	if ((IORD_ALT_UP_AV_CONFIG_STATUS(av_config->base) & ALT_UP_AV_CONFIG_STATUS_RDY_MSK) >> ALT_UP_AV_CONFIG_STATUS_RDY_OFST)
 4012170:	e0bfff17 	ldw	r2,-4(fp)
 4012174:	10800a17 	ldw	r2,40(r2)
 4012178:	10800104 	addi	r2,r2,4
 401217c:	10800037 	ldwio	r2,0(r2)
 4012180:	1080008c 	andi	r2,r2,2
 4012184:	1005d07a 	srai	r2,r2,1
 4012188:	10000626 	beq	r2,zero,40121a4 <alt_up_av_config_read_acknowledge+0x44>
		return ((IORD_ALT_UP_AV_CONFIG_STATUS(av_config->base) & ALT_UP_AV_CONFIG_STATUS_ACK_MSK) >> ALT_UP_AV_CONFIG_STATUS_ACK_OFST);
 401218c:	e0bfff17 	ldw	r2,-4(fp)
 4012190:	10800a17 	ldw	r2,40(r2)
 4012194:	10800104 	addi	r2,r2,4
 4012198:	10800037 	ldwio	r2,0(r2)
 401219c:	1080004c 	andi	r2,r2,1
 40121a0:	00000106 	br	40121a8 <alt_up_av_config_read_acknowledge+0x48>
	return -1;
 40121a4:	00bfffc4 	movi	r2,-1
}
 40121a8:	e037883a 	mov	sp,fp
 40121ac:	df000017 	ldw	fp,0(sp)
 40121b0:	dec00104 	addi	sp,sp,4
 40121b4:	f800283a 	ret

040121b8 <alt_up_av_config_read_ready>:

int alt_up_av_config_read_ready(alt_up_av_config_dev *av_config)
{
 40121b8:	defffe04 	addi	sp,sp,-8
 40121bc:	df000115 	stw	fp,4(sp)
 40121c0:	df000104 	addi	fp,sp,4
 40121c4:	e13fff15 	stw	r4,-4(fp)
	return ((IORD_ALT_UP_AV_CONFIG_STATUS(av_config->base) & ALT_UP_AV_CONFIG_STATUS_RDY_MSK) >> ALT_UP_AV_CONFIG_STATUS_RDY_OFST);
 40121c8:	e0bfff17 	ldw	r2,-4(fp)
 40121cc:	10800a17 	ldw	r2,40(r2)
 40121d0:	10800104 	addi	r2,r2,4
 40121d4:	10800037 	ldwio	r2,0(r2)
 40121d8:	1080008c 	andi	r2,r2,2
 40121dc:	1005d07a 	srai	r2,r2,1
}
 40121e0:	e037883a 	mov	sp,fp
 40121e4:	df000017 	ldw	fp,0(sp)
 40121e8:	dec00104 	addi	sp,sp,4
 40121ec:	f800283a 	ret

040121f0 <alt_up_av_config_write_audio_cfg_register>:

int alt_up_av_config_write_audio_cfg_register(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 data)
{
 40121f0:	defffa04 	addi	sp,sp,-24
 40121f4:	dfc00515 	stw	ra,20(sp)
 40121f8:	df000415 	stw	fp,16(sp)
 40121fc:	df000404 	addi	fp,sp,16
 4012200:	e13ffd15 	stw	r4,-12(fp)
 4012204:	e17ffe15 	stw	r5,-8(fp)
 4012208:	e1bfff15 	stw	r6,-4(fp)
	// check the device is indeed audio configuration
	if (av_config->type != ON_BOARD_AUDIO_ONLY_CONFIG && av_config->type != ON_BOARD_DE2_CONFIG && av_config->type != ON_BOARD_DE2_70_CONFIG && av_config->type != ON_BOARD_DE2_115_CONFIG)
 401220c:	e0bffd17 	ldw	r2,-12(fp)
 4012210:	10800b17 	ldw	r2,44(r2)
 4012214:	10800060 	cmpeqi	r2,r2,1
 4012218:	10000e1e 	bne	r2,zero,4012254 <alt_up_av_config_write_audio_cfg_register+0x64>
 401221c:	e0bffd17 	ldw	r2,-12(fp)
 4012220:	10800b17 	ldw	r2,44(r2)
 4012224:	108000a0 	cmpeqi	r2,r2,2
 4012228:	10000a1e 	bne	r2,zero,4012254 <alt_up_av_config_write_audio_cfg_register+0x64>
 401222c:	e0bffd17 	ldw	r2,-12(fp)
 4012230:	10800b17 	ldw	r2,44(r2)
 4012234:	108000e0 	cmpeqi	r2,r2,3
 4012238:	1000061e 	bne	r2,zero,4012254 <alt_up_av_config_write_audio_cfg_register+0x64>
 401223c:	e0bffd17 	ldw	r2,-12(fp)
 4012240:	10800b17 	ldw	r2,44(r2)
 4012244:	10800120 	cmpeqi	r2,r2,4
 4012248:	1000021e 	bne	r2,zero,4012254 <alt_up_av_config_write_audio_cfg_register+0x64>
		return -EINVAL;
 401224c:	00bffa84 	movi	r2,-22
 4012250:	00000b06 	br	4012280 <alt_up_av_config_write_audio_cfg_register+0x90>

	// set the audio device to be configured in the Control register
	SELECTED_ON_BOARD_DEVICE device = AUDIO_DEVICE;
 4012254:	e03ffc15 	stw	zero,-16(fp)
	IOWR_ALT_UP_AV_CONFIG_CONTROL_DEVICE(av_config->base, device);
 4012258:	e0bffd17 	ldw	r2,-12(fp)
 401225c:	10800a17 	ldw	r2,40(r2)
 4012260:	10800084 	addi	r2,r2,2
 4012264:	1007883a 	mov	r3,r2
 4012268:	e0bffc17 	ldw	r2,-16(fp)
 401226c:	18800025 	stbio	r2,0(r3)

	return alt_up_av_config_write_data(av_config, addr, data);
 4012270:	e1bfff17 	ldw	r6,-4(fp)
 4012274:	e17ffe17 	ldw	r5,-8(fp)
 4012278:	e13ffd17 	ldw	r4,-12(fp)
 401227c:	4011fd80 	call	4011fd8 <alt_up_av_config_write_data>
}
 4012280:	e037883a 	mov	sp,fp
 4012284:	dfc00117 	ldw	ra,4(sp)
 4012288:	df000017 	ldw	fp,0(sp)
 401228c:	dec00204 	addi	sp,sp,8
 4012290:	f800283a 	ret

04012294 <alt_up_av_config_read_video_cfg_register>:

int alt_up_av_config_read_video_cfg_register(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 *data, SELECTED_ON_BOARD_DEVICE video_port)
{
 4012294:	defffa04 	addi	sp,sp,-24
 4012298:	dfc00515 	stw	ra,20(sp)
 401229c:	df000415 	stw	fp,16(sp)
 40122a0:	df000404 	addi	fp,sp,16
 40122a4:	e13ffc15 	stw	r4,-16(fp)
 40122a8:	e17ffd15 	stw	r5,-12(fp)
 40122ac:	e1bffe15 	stw	r6,-8(fp)
 40122b0:	e1ffff15 	stw	r7,-4(fp)
	// check the device is indeed audio configuration
	if (av_config->type != ON_BOARD_DE2_CONFIG && av_config->type != ON_BOARD_DE2_70_CONFIG && av_config->type != ON_BOARD_DE2_115_CONFIG)
 40122b4:	e0bffc17 	ldw	r2,-16(fp)
 40122b8:	10800b17 	ldw	r2,44(r2)
 40122bc:	108000a0 	cmpeqi	r2,r2,2
 40122c0:	10000a1e 	bne	r2,zero,40122ec <alt_up_av_config_read_video_cfg_register+0x58>
 40122c4:	e0bffc17 	ldw	r2,-16(fp)
 40122c8:	10800b17 	ldw	r2,44(r2)
 40122cc:	108000e0 	cmpeqi	r2,r2,3
 40122d0:	1000061e 	bne	r2,zero,40122ec <alt_up_av_config_read_video_cfg_register+0x58>
 40122d4:	e0bffc17 	ldw	r2,-16(fp)
 40122d8:	10800b17 	ldw	r2,44(r2)
 40122dc:	10800120 	cmpeqi	r2,r2,4
 40122e0:	1000021e 	bne	r2,zero,40122ec <alt_up_av_config_read_video_cfg_register+0x58>
		return -EINVAL;
 40122e4:	00bffa84 	movi	r2,-22
 40122e8:	00001f06 	br	4012368 <alt_up_av_config_read_video_cfg_register+0xd4>

	if (av_config->type == ON_BOARD_DE2_CONFIG || av_config->type == ON_BOARD_DE2_115_CONFIG)
 40122ec:	e0bffc17 	ldw	r2,-16(fp)
 40122f0:	10800b17 	ldw	r2,44(r2)
 40122f4:	108000a0 	cmpeqi	r2,r2,2
 40122f8:	1000041e 	bne	r2,zero,401230c <alt_up_av_config_read_video_cfg_register+0x78>
 40122fc:	e0bffc17 	ldw	r2,-16(fp)
 4012300:	10800b17 	ldw	r2,44(r2)
 4012304:	10800118 	cmpnei	r2,r2,4
 4012308:	1000051e 	bne	r2,zero,4012320 <alt_up_av_config_read_video_cfg_register+0x8c>
	{
		if (video_port != FIRST_VIDEO_DEVICE)
 401230c:	e0bfff17 	ldw	r2,-4(fp)
 4012310:	10800060 	cmpeqi	r2,r2,1
 4012314:	10000a1e 	bne	r2,zero,4012340 <alt_up_av_config_read_video_cfg_register+0xac>
			return -EINVAL;
 4012318:	00bffa84 	movi	r2,-22
 401231c:	00001206 	br	4012368 <alt_up_av_config_read_video_cfg_register+0xd4>
	} else {
		if ((video_port != FIRST_VIDEO_DEVICE) && (video_port != SECOND_VIDEO_DEVICE))
 4012320:	e0bfff17 	ldw	r2,-4(fp)
 4012324:	10800060 	cmpeqi	r2,r2,1
 4012328:	1000051e 	bne	r2,zero,4012340 <alt_up_av_config_read_video_cfg_register+0xac>
 401232c:	e0bfff17 	ldw	r2,-4(fp)
 4012330:	108000a0 	cmpeqi	r2,r2,2
 4012334:	1000021e 	bne	r2,zero,4012340 <alt_up_av_config_read_video_cfg_register+0xac>
			return -EINVAL;
 4012338:	00bffa84 	movi	r2,-22
 401233c:	00000a06 	br	4012368 <alt_up_av_config_read_video_cfg_register+0xd4>
	}

	// set the video device to be configured in the Control register
	IOWR_ALT_UP_AV_CONFIG_CONTROL_DEVICE(av_config->base, video_port);
 4012340:	e0bffc17 	ldw	r2,-16(fp)
 4012344:	10800a17 	ldw	r2,40(r2)
 4012348:	10800084 	addi	r2,r2,2
 401234c:	1007883a 	mov	r3,r2
 4012350:	e0bfff17 	ldw	r2,-4(fp)
 4012354:	18800025 	stbio	r2,0(r3)

	return alt_up_av_config_read_data(av_config, addr, data);
 4012358:	e1bffe17 	ldw	r6,-8(fp)
 401235c:	e17ffd17 	ldw	r5,-12(fp)
 4012360:	e13ffc17 	ldw	r4,-16(fp)
 4012364:	401203c0 	call	401203c <alt_up_av_config_read_data>
}
 4012368:	e037883a 	mov	sp,fp
 401236c:	dfc00117 	ldw	ra,4(sp)
 4012370:	df000017 	ldw	fp,0(sp)
 4012374:	dec00204 	addi	sp,sp,8
 4012378:	f800283a 	ret

0401237c <alt_up_av_config_write_video_cfg_register>:

int alt_up_av_config_write_video_cfg_register(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 data, SELECTED_ON_BOARD_DEVICE video_port)
{
 401237c:	defffa04 	addi	sp,sp,-24
 4012380:	dfc00515 	stw	ra,20(sp)
 4012384:	df000415 	stw	fp,16(sp)
 4012388:	df000404 	addi	fp,sp,16
 401238c:	e13ffc15 	stw	r4,-16(fp)
 4012390:	e17ffd15 	stw	r5,-12(fp)
 4012394:	e1bffe15 	stw	r6,-8(fp)
 4012398:	e1ffff15 	stw	r7,-4(fp)
	// check the device is indeed audio configuration
	if (av_config->type != ON_BOARD_DE2_CONFIG && av_config->type != ON_BOARD_DE2_70_CONFIG && av_config->type != ON_BOARD_DE2_115_CONFIG)
 401239c:	e0bffc17 	ldw	r2,-16(fp)
 40123a0:	10800b17 	ldw	r2,44(r2)
 40123a4:	108000a0 	cmpeqi	r2,r2,2
 40123a8:	10000a1e 	bne	r2,zero,40123d4 <alt_up_av_config_write_video_cfg_register+0x58>
 40123ac:	e0bffc17 	ldw	r2,-16(fp)
 40123b0:	10800b17 	ldw	r2,44(r2)
 40123b4:	108000e0 	cmpeqi	r2,r2,3
 40123b8:	1000061e 	bne	r2,zero,40123d4 <alt_up_av_config_write_video_cfg_register+0x58>
 40123bc:	e0bffc17 	ldw	r2,-16(fp)
 40123c0:	10800b17 	ldw	r2,44(r2)
 40123c4:	10800120 	cmpeqi	r2,r2,4
 40123c8:	1000021e 	bne	r2,zero,40123d4 <alt_up_av_config_write_video_cfg_register+0x58>
		return -EINVAL;
 40123cc:	00bffa84 	movi	r2,-22
 40123d0:	00001f06 	br	4012450 <alt_up_av_config_write_video_cfg_register+0xd4>

	if (av_config->type == ON_BOARD_DE2_CONFIG || av_config->type == ON_BOARD_DE2_115_CONFIG)
 40123d4:	e0bffc17 	ldw	r2,-16(fp)
 40123d8:	10800b17 	ldw	r2,44(r2)
 40123dc:	108000a0 	cmpeqi	r2,r2,2
 40123e0:	1000041e 	bne	r2,zero,40123f4 <alt_up_av_config_write_video_cfg_register+0x78>
 40123e4:	e0bffc17 	ldw	r2,-16(fp)
 40123e8:	10800b17 	ldw	r2,44(r2)
 40123ec:	10800118 	cmpnei	r2,r2,4
 40123f0:	1000051e 	bne	r2,zero,4012408 <alt_up_av_config_write_video_cfg_register+0x8c>
	{
		if (video_port != FIRST_VIDEO_DEVICE)
 40123f4:	e0bfff17 	ldw	r2,-4(fp)
 40123f8:	10800060 	cmpeqi	r2,r2,1
 40123fc:	10000a1e 	bne	r2,zero,4012428 <alt_up_av_config_write_video_cfg_register+0xac>
			return -EINVAL;
 4012400:	00bffa84 	movi	r2,-22
 4012404:	00001206 	br	4012450 <alt_up_av_config_write_video_cfg_register+0xd4>
	} else {
		if ((video_port != FIRST_VIDEO_DEVICE) && (video_port != SECOND_VIDEO_DEVICE))
 4012408:	e0bfff17 	ldw	r2,-4(fp)
 401240c:	10800060 	cmpeqi	r2,r2,1
 4012410:	1000051e 	bne	r2,zero,4012428 <alt_up_av_config_write_video_cfg_register+0xac>
 4012414:	e0bfff17 	ldw	r2,-4(fp)
 4012418:	108000a0 	cmpeqi	r2,r2,2
 401241c:	1000021e 	bne	r2,zero,4012428 <alt_up_av_config_write_video_cfg_register+0xac>
			return -EINVAL;
 4012420:	00bffa84 	movi	r2,-22
 4012424:	00000a06 	br	4012450 <alt_up_av_config_write_video_cfg_register+0xd4>
	}

	// set the video device to be configured in the Control register
	IOWR_ALT_UP_AV_CONFIG_CONTROL_DEVICE(av_config->base, video_port);
 4012428:	e0bffc17 	ldw	r2,-16(fp)
 401242c:	10800a17 	ldw	r2,40(r2)
 4012430:	10800084 	addi	r2,r2,2
 4012434:	1007883a 	mov	r3,r2
 4012438:	e0bfff17 	ldw	r2,-4(fp)
 401243c:	18800025 	stbio	r2,0(r3)

	return alt_up_av_config_write_data(av_config, addr, data);
 4012440:	e1bffe17 	ldw	r6,-8(fp)
 4012444:	e17ffd17 	ldw	r5,-12(fp)
 4012448:	e13ffc17 	ldw	r4,-16(fp)
 401244c:	4011fd80 	call	4011fd8 <alt_up_av_config_write_data>
}
 4012450:	e037883a 	mov	sp,fp
 4012454:	dfc00117 	ldw	ra,4(sp)
 4012458:	df000017 	ldw	fp,0(sp)
 401245c:	dec00204 	addi	sp,sp,8
 4012460:	f800283a 	ret

04012464 <alt_up_av_config_read_DC2_cfg_register>:

int alt_up_av_config_read_DC2_cfg_register(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 *data)
{
 4012464:	defffb04 	addi	sp,sp,-20
 4012468:	dfc00415 	stw	ra,16(sp)
 401246c:	df000315 	stw	fp,12(sp)
 4012470:	df000304 	addi	fp,sp,12
 4012474:	e13ffd15 	stw	r4,-12(fp)
 4012478:	e17ffe15 	stw	r5,-8(fp)
 401247c:	e1bfff15 	stw	r6,-4(fp)
	if (av_config->type != TRDB_DC2_CONFIG)
 4012480:	e0bffd17 	ldw	r2,-12(fp)
 4012484:	10800b17 	ldw	r2,44(r2)
 4012488:	10800220 	cmpeqi	r2,r2,8
 401248c:	1000021e 	bne	r2,zero,4012498 <alt_up_av_config_read_DC2_cfg_register+0x34>
		return -EINVAL;
 4012490:	00bffa84 	movi	r2,-22
 4012494:	00000406 	br	40124a8 <alt_up_av_config_read_DC2_cfg_register+0x44>

	return alt_up_av_config_read_data(av_config, addr, data);
 4012498:	e1bfff17 	ldw	r6,-4(fp)
 401249c:	e17ffe17 	ldw	r5,-8(fp)
 40124a0:	e13ffd17 	ldw	r4,-12(fp)
 40124a4:	401203c0 	call	401203c <alt_up_av_config_read_data>
}
 40124a8:	e037883a 	mov	sp,fp
 40124ac:	dfc00117 	ldw	ra,4(sp)
 40124b0:	df000017 	ldw	fp,0(sp)
 40124b4:	dec00204 	addi	sp,sp,8
 40124b8:	f800283a 	ret

040124bc <alt_up_av_config_write_DC2_cfg_register>:

int alt_up_av_config_write_DC2_cfg_register(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 data)
{
 40124bc:	defffb04 	addi	sp,sp,-20
 40124c0:	dfc00415 	stw	ra,16(sp)
 40124c4:	df000315 	stw	fp,12(sp)
 40124c8:	df000304 	addi	fp,sp,12
 40124cc:	e13ffd15 	stw	r4,-12(fp)
 40124d0:	e17ffe15 	stw	r5,-8(fp)
 40124d4:	e1bfff15 	stw	r6,-4(fp)
	if (av_config->type != TRDB_DC2_CONFIG)
 40124d8:	e0bffd17 	ldw	r2,-12(fp)
 40124dc:	10800b17 	ldw	r2,44(r2)
 40124e0:	10800220 	cmpeqi	r2,r2,8
 40124e4:	1000021e 	bne	r2,zero,40124f0 <alt_up_av_config_write_DC2_cfg_register+0x34>
		return -EINVAL;
 40124e8:	00bffa84 	movi	r2,-22
 40124ec:	00000406 	br	4012500 <alt_up_av_config_write_DC2_cfg_register+0x44>

	return alt_up_av_config_write_data(av_config, addr, data);
 40124f0:	e1bfff17 	ldw	r6,-4(fp)
 40124f4:	e17ffe17 	ldw	r5,-8(fp)
 40124f8:	e13ffd17 	ldw	r4,-12(fp)
 40124fc:	4011fd80 	call	4011fd8 <alt_up_av_config_write_data>
}
 4012500:	e037883a 	mov	sp,fp
 4012504:	dfc00117 	ldw	ra,4(sp)
 4012508:	df000017 	ldw	fp,0(sp)
 401250c:	dec00204 	addi	sp,sp,8
 4012510:	f800283a 	ret

04012514 <alt_up_av_config_read_D5M_cfg_register>:

int alt_up_av_config_read_D5M_cfg_register(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 *data)
{
 4012514:	defffb04 	addi	sp,sp,-20
 4012518:	dfc00415 	stw	ra,16(sp)
 401251c:	df000315 	stw	fp,12(sp)
 4012520:	df000304 	addi	fp,sp,12
 4012524:	e13ffd15 	stw	r4,-12(fp)
 4012528:	e17ffe15 	stw	r5,-8(fp)
 401252c:	e1bfff15 	stw	r6,-4(fp)
	if (av_config->type != TRDB_D5M_CONFIG)
 4012530:	e0bffd17 	ldw	r2,-12(fp)
 4012534:	10800b17 	ldw	r2,44(r2)
 4012538:	10800260 	cmpeqi	r2,r2,9
 401253c:	1000021e 	bne	r2,zero,4012548 <alt_up_av_config_read_D5M_cfg_register+0x34>
		return -EINVAL;
 4012540:	00bffa84 	movi	r2,-22
 4012544:	00000406 	br	4012558 <alt_up_av_config_read_D5M_cfg_register+0x44>
	
	return alt_up_av_config_read_data(av_config, addr, data);
 4012548:	e1bfff17 	ldw	r6,-4(fp)
 401254c:	e17ffe17 	ldw	r5,-8(fp)
 4012550:	e13ffd17 	ldw	r4,-12(fp)
 4012554:	401203c0 	call	401203c <alt_up_av_config_read_data>
}
 4012558:	e037883a 	mov	sp,fp
 401255c:	dfc00117 	ldw	ra,4(sp)
 4012560:	df000017 	ldw	fp,0(sp)
 4012564:	dec00204 	addi	sp,sp,8
 4012568:	f800283a 	ret

0401256c <alt_up_av_config_write_D5M_cfg_register>:

int alt_up_av_config_write_D5M_cfg_register(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 data)
{
 401256c:	defffb04 	addi	sp,sp,-20
 4012570:	dfc00415 	stw	ra,16(sp)
 4012574:	df000315 	stw	fp,12(sp)
 4012578:	df000304 	addi	fp,sp,12
 401257c:	e13ffd15 	stw	r4,-12(fp)
 4012580:	e17ffe15 	stw	r5,-8(fp)
 4012584:	e1bfff15 	stw	r6,-4(fp)
	if (av_config->type != TRDB_D5M_CONFIG)
 4012588:	e0bffd17 	ldw	r2,-12(fp)
 401258c:	10800b17 	ldw	r2,44(r2)
 4012590:	10800260 	cmpeqi	r2,r2,9
 4012594:	1000021e 	bne	r2,zero,40125a0 <alt_up_av_config_write_D5M_cfg_register+0x34>
		return -EINVAL;
 4012598:	00bffa84 	movi	r2,-22
 401259c:	00000406 	br	40125b0 <alt_up_av_config_write_D5M_cfg_register+0x44>
	
	return alt_up_av_config_write_data(av_config, addr, data);
 40125a0:	e1bfff17 	ldw	r6,-4(fp)
 40125a4:	e17ffe17 	ldw	r5,-8(fp)
 40125a8:	e13ffd17 	ldw	r4,-12(fp)
 40125ac:	4011fd80 	call	4011fd8 <alt_up_av_config_write_data>
}
 40125b0:	e037883a 	mov	sp,fp
 40125b4:	dfc00117 	ldw	ra,4(sp)
 40125b8:	df000017 	ldw	fp,0(sp)
 40125bc:	dec00204 	addi	sp,sp,8
 40125c0:	f800283a 	ret

040125c4 <alt_up_av_config_read_LTM_cfg_register>:

int alt_up_av_config_read_LTM_cfg_register(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 *data)
{
 40125c4:	defffb04 	addi	sp,sp,-20
 40125c8:	dfc00415 	stw	ra,16(sp)
 40125cc:	df000315 	stw	fp,12(sp)
 40125d0:	df000304 	addi	fp,sp,12
 40125d4:	e13ffd15 	stw	r4,-12(fp)
 40125d8:	e17ffe15 	stw	r5,-8(fp)
 40125dc:	e1bfff15 	stw	r6,-4(fp)
	if (av_config->type != TRDB_LTM_CONFIG)
 40125e0:	e0bffd17 	ldw	r2,-12(fp)
 40125e4:	10800b17 	ldw	r2,44(r2)
 40125e8:	108002a0 	cmpeqi	r2,r2,10
 40125ec:	1000021e 	bne	r2,zero,40125f8 <alt_up_av_config_read_LTM_cfg_register+0x34>
		return -EINVAL;
 40125f0:	00bffa84 	movi	r2,-22
 40125f4:	00000406 	br	4012608 <alt_up_av_config_read_LTM_cfg_register+0x44>

	return alt_up_av_config_read_data(av_config, addr, data);
 40125f8:	e1bfff17 	ldw	r6,-4(fp)
 40125fc:	e17ffe17 	ldw	r5,-8(fp)
 4012600:	e13ffd17 	ldw	r4,-12(fp)
 4012604:	401203c0 	call	401203c <alt_up_av_config_read_data>
}
 4012608:	e037883a 	mov	sp,fp
 401260c:	dfc00117 	ldw	ra,4(sp)
 4012610:	df000017 	ldw	fp,0(sp)
 4012614:	dec00204 	addi	sp,sp,8
 4012618:	f800283a 	ret

0401261c <alt_up_av_config_write_LTM_cfg_register>:

int alt_up_av_config_write_LTM_cfg_register(alt_up_av_config_dev *av_config, alt_u32 addr, alt_u32 data)
{
 401261c:	defffb04 	addi	sp,sp,-20
 4012620:	dfc00415 	stw	ra,16(sp)
 4012624:	df000315 	stw	fp,12(sp)
 4012628:	df000304 	addi	fp,sp,12
 401262c:	e13ffd15 	stw	r4,-12(fp)
 4012630:	e17ffe15 	stw	r5,-8(fp)
 4012634:	e1bfff15 	stw	r6,-4(fp)
	if (av_config->type != TRDB_LTM_CONFIG)
 4012638:	e0bffd17 	ldw	r2,-12(fp)
 401263c:	10800b17 	ldw	r2,44(r2)
 4012640:	108002a0 	cmpeqi	r2,r2,10
 4012644:	1000021e 	bne	r2,zero,4012650 <alt_up_av_config_write_LTM_cfg_register+0x34>
		return -EINVAL;
 4012648:	00bffa84 	movi	r2,-22
 401264c:	00000406 	br	4012660 <alt_up_av_config_write_LTM_cfg_register+0x44>

	return alt_up_av_config_write_data(av_config, addr, data);
 4012650:	e1bfff17 	ldw	r6,-4(fp)
 4012654:	e17ffe17 	ldw	r5,-8(fp)
 4012658:	e13ffd17 	ldw	r4,-12(fp)
 401265c:	4011fd80 	call	4011fd8 <alt_up_av_config_write_data>
}
 4012660:	e037883a 	mov	sp,fp
 4012664:	dfc00117 	ldw	ra,4(sp)
 4012668:	df000017 	ldw	fp,0(sp)
 401266c:	dec00204 	addi	sp,sp,8
 4012670:	f800283a 	ret

04012674 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 4012674:	defffb04 	addi	sp,sp,-20
 4012678:	df000415 	stw	fp,16(sp)
 401267c:	df000404 	addi	fp,sp,16
 4012680:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
 4012684:	008000c4 	movi	r2,3
 4012688:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
 401268c:	e0fffd17 	ldw	r3,-12(fp)
 4012690:	008003f4 	movhi	r2,15
 4012694:	10909004 	addi	r2,r2,16960
 4012698:	1887383a 	mul	r3,r3,r2
 401269c:	0080bef4 	movhi	r2,763
 40126a0:	10bc2004 	addi	r2,r2,-3968
 40126a4:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 40126a8:	00a00034 	movhi	r2,32768
 40126ac:	10bfffc4 	addi	r2,r2,-1
 40126b0:	10c5203a 	divu	r2,r2,r3
 40126b4:	e0ffff17 	ldw	r3,-4(fp)
 40126b8:	1885203a 	divu	r2,r3,r2
 40126bc:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 40126c0:	e0bffe17 	ldw	r2,-8(fp)
 40126c4:	10002526 	beq	r2,zero,401275c <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
 40126c8:	e03ffc15 	stw	zero,-16(fp)
 40126cc:	00001406 	br	4012720 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 40126d0:	00a00034 	movhi	r2,32768
 40126d4:	10bfffc4 	addi	r2,r2,-1
 40126d8:	10bfffc4 	addi	r2,r2,-1
 40126dc:	103ffe1e 	bne	r2,zero,40126d8 <__reset+0xfa8226d8>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
 40126e0:	e0fffd17 	ldw	r3,-12(fp)
 40126e4:	008003f4 	movhi	r2,15
 40126e8:	10909004 	addi	r2,r2,16960
 40126ec:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 40126f0:	0080bef4 	movhi	r2,763
 40126f4:	10bc2004 	addi	r2,r2,-3968
 40126f8:	10c7203a 	divu	r3,r2,r3
 40126fc:	00a00034 	movhi	r2,32768
 4012700:	10bfffc4 	addi	r2,r2,-1
 4012704:	10c5203a 	divu	r2,r2,r3
 4012708:	e0ffff17 	ldw	r3,-4(fp)
 401270c:	1885c83a 	sub	r2,r3,r2
 4012710:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4012714:	e0bffc17 	ldw	r2,-16(fp)
 4012718:	10800044 	addi	r2,r2,1
 401271c:	e0bffc15 	stw	r2,-16(fp)
 4012720:	e0fffc17 	ldw	r3,-16(fp)
 4012724:	e0bffe17 	ldw	r2,-8(fp)
 4012728:	18bfe916 	blt	r3,r2,40126d0 <__reset+0xfa8226d0>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 401272c:	e0fffd17 	ldw	r3,-12(fp)
 4012730:	008003f4 	movhi	r2,15
 4012734:	10909004 	addi	r2,r2,16960
 4012738:	1887383a 	mul	r3,r3,r2
 401273c:	0080bef4 	movhi	r2,763
 4012740:	10bc2004 	addi	r2,r2,-3968
 4012744:	10c7203a 	divu	r3,r2,r3
 4012748:	e0bfff17 	ldw	r2,-4(fp)
 401274c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4012750:	10bfffc4 	addi	r2,r2,-1
 4012754:	103ffe1e 	bne	r2,zero,4012750 <__reset+0xfa822750>
 4012758:	00000b06 	br	4012788 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 401275c:	e0fffd17 	ldw	r3,-12(fp)
 4012760:	008003f4 	movhi	r2,15
 4012764:	10909004 	addi	r2,r2,16960
 4012768:	1887383a 	mul	r3,r3,r2
 401276c:	0080bef4 	movhi	r2,763
 4012770:	10bc2004 	addi	r2,r2,-3968
 4012774:	10c7203a 	divu	r3,r2,r3
 4012778:	e0bfff17 	ldw	r2,-4(fp)
 401277c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4012780:	10bfffc4 	addi	r2,r2,-1
 4012784:	00bffe16 	blt	zero,r2,4012780 <__reset+0xfa822780>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 4012788:	0005883a 	mov	r2,zero
}
 401278c:	e037883a 	mov	sp,fp
 4012790:	df000017 	ldw	fp,0(sp)
 4012794:	dec00104 	addi	sp,sp,4
 4012798:	f800283a 	ret

0401279c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 401279c:	defffe04 	addi	sp,sp,-8
 40127a0:	dfc00115 	stw	ra,4(sp)
 40127a4:	df000015 	stw	fp,0(sp)
 40127a8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40127ac:	d0a00c17 	ldw	r2,-32720(gp)
 40127b0:	10000326 	beq	r2,zero,40127c0 <alt_get_errno+0x24>
 40127b4:	d0a00c17 	ldw	r2,-32720(gp)
 40127b8:	103ee83a 	callr	r2
 40127bc:	00000106 	br	40127c4 <alt_get_errno+0x28>
 40127c0:	d0a01c04 	addi	r2,gp,-32656
}
 40127c4:	e037883a 	mov	sp,fp
 40127c8:	dfc00117 	ldw	ra,4(sp)
 40127cc:	df000017 	ldw	fp,0(sp)
 40127d0:	dec00204 	addi	sp,sp,8
 40127d4:	f800283a 	ret

040127d8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 40127d8:	defffa04 	addi	sp,sp,-24
 40127dc:	dfc00515 	stw	ra,20(sp)
 40127e0:	df000415 	stw	fp,16(sp)
 40127e4:	df000404 	addi	fp,sp,16
 40127e8:	e13ffe15 	stw	r4,-8(fp)
 40127ec:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 40127f0:	e0bffe17 	ldw	r2,-8(fp)
 40127f4:	10000326 	beq	r2,zero,4012804 <alt_dev_llist_insert+0x2c>
 40127f8:	e0bffe17 	ldw	r2,-8(fp)
 40127fc:	10800217 	ldw	r2,8(r2)
 4012800:	1000061e 	bne	r2,zero,401281c <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 4012804:	401279c0 	call	401279c <alt_get_errno>
 4012808:	1007883a 	mov	r3,r2
 401280c:	00800584 	movi	r2,22
 4012810:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 4012814:	00bffa84 	movi	r2,-22
 4012818:	00001306 	br	4012868 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 401281c:	e0bffe17 	ldw	r2,-8(fp)
 4012820:	e0ffff17 	ldw	r3,-4(fp)
 4012824:	e0fffc15 	stw	r3,-16(fp)
 4012828:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 401282c:	e0bffd17 	ldw	r2,-12(fp)
 4012830:	e0fffc17 	ldw	r3,-16(fp)
 4012834:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4012838:	e0bffc17 	ldw	r2,-16(fp)
 401283c:	10c00017 	ldw	r3,0(r2)
 4012840:	e0bffd17 	ldw	r2,-12(fp)
 4012844:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4012848:	e0bffc17 	ldw	r2,-16(fp)
 401284c:	10800017 	ldw	r2,0(r2)
 4012850:	e0fffd17 	ldw	r3,-12(fp)
 4012854:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4012858:	e0bffc17 	ldw	r2,-16(fp)
 401285c:	e0fffd17 	ldw	r3,-12(fp)
 4012860:	10c00015 	stw	r3,0(r2)

  return 0;  
 4012864:	0005883a 	mov	r2,zero
}
 4012868:	e037883a 	mov	sp,fp
 401286c:	dfc00117 	ldw	ra,4(sp)
 4012870:	df000017 	ldw	fp,0(sp)
 4012874:	dec00204 	addi	sp,sp,8
 4012878:	f800283a 	ret

0401287c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 401287c:	defffd04 	addi	sp,sp,-12
 4012880:	dfc00215 	stw	ra,8(sp)
 4012884:	df000115 	stw	fp,4(sp)
 4012888:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 401288c:	00810074 	movhi	r2,1025
 4012890:	108d0604 	addi	r2,r2,13336
 4012894:	e0bfff15 	stw	r2,-4(fp)
 4012898:	00000606 	br	40128b4 <_do_ctors+0x38>
        (*ctor) (); 
 401289c:	e0bfff17 	ldw	r2,-4(fp)
 40128a0:	10800017 	ldw	r2,0(r2)
 40128a4:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 40128a8:	e0bfff17 	ldw	r2,-4(fp)
 40128ac:	10bfff04 	addi	r2,r2,-4
 40128b0:	e0bfff15 	stw	r2,-4(fp)
 40128b4:	e0ffff17 	ldw	r3,-4(fp)
 40128b8:	00810074 	movhi	r2,1025
 40128bc:	108d0704 	addi	r2,r2,13340
 40128c0:	18bff62e 	bgeu	r3,r2,401289c <__reset+0xfa82289c>
        (*ctor) (); 
}
 40128c4:	0001883a 	nop
 40128c8:	e037883a 	mov	sp,fp
 40128cc:	dfc00117 	ldw	ra,4(sp)
 40128d0:	df000017 	ldw	fp,0(sp)
 40128d4:	dec00204 	addi	sp,sp,8
 40128d8:	f800283a 	ret

040128dc <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 40128dc:	defffd04 	addi	sp,sp,-12
 40128e0:	dfc00215 	stw	ra,8(sp)
 40128e4:	df000115 	stw	fp,4(sp)
 40128e8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 40128ec:	00810074 	movhi	r2,1025
 40128f0:	108d0604 	addi	r2,r2,13336
 40128f4:	e0bfff15 	stw	r2,-4(fp)
 40128f8:	00000606 	br	4012914 <_do_dtors+0x38>
        (*dtor) (); 
 40128fc:	e0bfff17 	ldw	r2,-4(fp)
 4012900:	10800017 	ldw	r2,0(r2)
 4012904:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4012908:	e0bfff17 	ldw	r2,-4(fp)
 401290c:	10bfff04 	addi	r2,r2,-4
 4012910:	e0bfff15 	stw	r2,-4(fp)
 4012914:	e0ffff17 	ldw	r3,-4(fp)
 4012918:	00810074 	movhi	r2,1025
 401291c:	108d0704 	addi	r2,r2,13340
 4012920:	18bff62e 	bgeu	r3,r2,40128fc <__reset+0xfa8228fc>
        (*dtor) (); 
}
 4012924:	0001883a 	nop
 4012928:	e037883a 	mov	sp,fp
 401292c:	dfc00117 	ldw	ra,4(sp)
 4012930:	df000017 	ldw	fp,0(sp)
 4012934:	dec00204 	addi	sp,sp,8
 4012938:	f800283a 	ret

0401293c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 401293c:	defffa04 	addi	sp,sp,-24
 4012940:	dfc00515 	stw	ra,20(sp)
 4012944:	df000415 	stw	fp,16(sp)
 4012948:	df000404 	addi	fp,sp,16
 401294c:	e13ffe15 	stw	r4,-8(fp)
 4012950:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 4012954:	e0bfff17 	ldw	r2,-4(fp)
 4012958:	10800017 	ldw	r2,0(r2)
 401295c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 4012960:	e13ffe17 	ldw	r4,-8(fp)
 4012964:	400229c0 	call	400229c <strlen>
 4012968:	10800044 	addi	r2,r2,1
 401296c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4012970:	00000d06 	br	40129a8 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 4012974:	e0bffc17 	ldw	r2,-16(fp)
 4012978:	10800217 	ldw	r2,8(r2)
 401297c:	e0fffd17 	ldw	r3,-12(fp)
 4012980:	180d883a 	mov	r6,r3
 4012984:	e17ffe17 	ldw	r5,-8(fp)
 4012988:	1009883a 	mov	r4,r2
 401298c:	40130d40 	call	40130d4 <memcmp>
 4012990:	1000021e 	bne	r2,zero,401299c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 4012994:	e0bffc17 	ldw	r2,-16(fp)
 4012998:	00000706 	br	40129b8 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 401299c:	e0bffc17 	ldw	r2,-16(fp)
 40129a0:	10800017 	ldw	r2,0(r2)
 40129a4:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 40129a8:	e0fffc17 	ldw	r3,-16(fp)
 40129ac:	e0bfff17 	ldw	r2,-4(fp)
 40129b0:	18bff01e 	bne	r3,r2,4012974 <__reset+0xfa822974>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 40129b4:	0005883a 	mov	r2,zero
}
 40129b8:	e037883a 	mov	sp,fp
 40129bc:	dfc00117 	ldw	ra,4(sp)
 40129c0:	df000017 	ldw	fp,0(sp)
 40129c4:	dec00204 	addi	sp,sp,8
 40129c8:	f800283a 	ret

040129cc <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 40129cc:	defffc04 	addi	sp,sp,-16
 40129d0:	dfc00315 	stw	ra,12(sp)
 40129d4:	df000215 	stw	fp,8(sp)
 40129d8:	df000204 	addi	fp,sp,8
 40129dc:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 40129e0:	d1601104 	addi	r5,gp,-32700
 40129e4:	e13fff17 	ldw	r4,-4(fp)
 40129e8:	401293c0 	call	401293c <alt_find_dev>
 40129ec:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
 40129f0:	e0bffe17 	ldw	r2,-8(fp)
 40129f4:	10000926 	beq	r2,zero,4012a1c <alt_flash_open_dev+0x50>
 40129f8:	e0bffe17 	ldw	r2,-8(fp)
 40129fc:	10800317 	ldw	r2,12(r2)
 4012a00:	10000626 	beq	r2,zero,4012a1c <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
 4012a04:	e0bffe17 	ldw	r2,-8(fp)
 4012a08:	10800317 	ldw	r2,12(r2)
 4012a0c:	e17fff17 	ldw	r5,-4(fp)
 4012a10:	e13ffe17 	ldw	r4,-8(fp)
 4012a14:	103ee83a 	callr	r2
 4012a18:	00000106 	br	4012a20 <alt_flash_open_dev+0x54>
  }

  return dev;
 4012a1c:	e0bffe17 	ldw	r2,-8(fp)
}
 4012a20:	e037883a 	mov	sp,fp
 4012a24:	dfc00117 	ldw	ra,4(sp)
 4012a28:	df000017 	ldw	fp,0(sp)
 4012a2c:	dec00204 	addi	sp,sp,8
 4012a30:	f800283a 	ret

04012a34 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
 4012a34:	defffd04 	addi	sp,sp,-12
 4012a38:	dfc00215 	stw	ra,8(sp)
 4012a3c:	df000115 	stw	fp,4(sp)
 4012a40:	df000104 	addi	fp,sp,4
 4012a44:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
 4012a48:	e0bfff17 	ldw	r2,-4(fp)
 4012a4c:	10000826 	beq	r2,zero,4012a70 <alt_flash_close_dev+0x3c>
 4012a50:	e0bfff17 	ldw	r2,-4(fp)
 4012a54:	10800417 	ldw	r2,16(r2)
 4012a58:	10000526 	beq	r2,zero,4012a70 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
 4012a5c:	e0bfff17 	ldw	r2,-4(fp)
 4012a60:	10800417 	ldw	r2,16(r2)
 4012a64:	e13fff17 	ldw	r4,-4(fp)
 4012a68:	103ee83a 	callr	r2
  }
  return;
 4012a6c:	0001883a 	nop
 4012a70:	0001883a 	nop
}
 4012a74:	e037883a 	mov	sp,fp
 4012a78:	dfc00117 	ldw	ra,4(sp)
 4012a7c:	df000017 	ldw	fp,0(sp)
 4012a80:	dec00204 	addi	sp,sp,8
 4012a84:	f800283a 	ret

04012a88 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 4012a88:	defffe04 	addi	sp,sp,-8
 4012a8c:	df000115 	stw	fp,4(sp)
 4012a90:	df000104 	addi	fp,sp,4
 4012a94:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 4012a98:	e0bfff17 	ldw	r2,-4(fp)
 4012a9c:	10bffe84 	addi	r2,r2,-6
 4012aa0:	10c00428 	cmpgeui	r3,r2,16
 4012aa4:	18001a1e 	bne	r3,zero,4012b10 <alt_exception_cause_generated_bad_addr+0x88>
 4012aa8:	100690ba 	slli	r3,r2,2
 4012aac:	00810074 	movhi	r2,1025
 4012ab0:	108ab004 	addi	r2,r2,10944
 4012ab4:	1885883a 	add	r2,r3,r2
 4012ab8:	10800017 	ldw	r2,0(r2)
 4012abc:	1000683a 	jmp	r2
 4012ac0:	04012b00 	call	4012b0 <__alt_mem_dram_cntrl-0x3bfed50>
 4012ac4:	04012b00 	call	4012b0 <__alt_mem_dram_cntrl-0x3bfed50>
 4012ac8:	04012b10 	cmplti	r16,zero,1196
 4012acc:	04012b10 	cmplti	r16,zero,1196
 4012ad0:	04012b10 	cmplti	r16,zero,1196
 4012ad4:	04012b00 	call	4012b0 <__alt_mem_dram_cntrl-0x3bfed50>
 4012ad8:	04012b08 	cmpgei	r16,zero,1196
 4012adc:	04012b10 	cmplti	r16,zero,1196
 4012ae0:	04012b00 	call	4012b0 <__alt_mem_dram_cntrl-0x3bfed50>
 4012ae4:	04012b00 	call	4012b0 <__alt_mem_dram_cntrl-0x3bfed50>
 4012ae8:	04012b10 	cmplti	r16,zero,1196
 4012aec:	04012b00 	call	4012b0 <__alt_mem_dram_cntrl-0x3bfed50>
 4012af0:	04012b08 	cmpgei	r16,zero,1196
 4012af4:	04012b10 	cmplti	r16,zero,1196
 4012af8:	04012b10 	cmplti	r16,zero,1196
 4012afc:	04012b00 	call	4012b0 <__alt_mem_dram_cntrl-0x3bfed50>
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 4012b00:	00800044 	movi	r2,1
 4012b04:	00000306 	br	4012b14 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 4012b08:	0005883a 	mov	r2,zero
 4012b0c:	00000106 	br	4012b14 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 4012b10:	0005883a 	mov	r2,zero
  }
}
 4012b14:	e037883a 	mov	sp,fp
 4012b18:	df000017 	ldw	fp,0(sp)
 4012b1c:	dec00104 	addi	sp,sp,4
 4012b20:	f800283a 	ret

04012b24 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4012b24:	defff904 	addi	sp,sp,-28
 4012b28:	dfc00615 	stw	ra,24(sp)
 4012b2c:	df000515 	stw	fp,20(sp)
 4012b30:	df000504 	addi	fp,sp,20
 4012b34:	e13ffc15 	stw	r4,-16(fp)
 4012b38:	e17ffd15 	stw	r5,-12(fp)
 4012b3c:	e1bffe15 	stw	r6,-8(fp)
 4012b40:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 4012b44:	e1bfff17 	ldw	r6,-4(fp)
 4012b48:	e17ffe17 	ldw	r5,-8(fp)
 4012b4c:	e13ffd17 	ldw	r4,-12(fp)
 4012b50:	4012d640 	call	4012d64 <open>
 4012b54:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 4012b58:	e0bffb17 	ldw	r2,-20(fp)
 4012b5c:	10001c16 	blt	r2,zero,4012bd0 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
 4012b60:	00810074 	movhi	r2,1025
 4012b64:	10975204 	addi	r2,r2,23880
 4012b68:	e0fffb17 	ldw	r3,-20(fp)
 4012b6c:	18c00324 	muli	r3,r3,12
 4012b70:	10c5883a 	add	r2,r2,r3
 4012b74:	10c00017 	ldw	r3,0(r2)
 4012b78:	e0bffc17 	ldw	r2,-16(fp)
 4012b7c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 4012b80:	00810074 	movhi	r2,1025
 4012b84:	10975204 	addi	r2,r2,23880
 4012b88:	e0fffb17 	ldw	r3,-20(fp)
 4012b8c:	18c00324 	muli	r3,r3,12
 4012b90:	10c5883a 	add	r2,r2,r3
 4012b94:	10800104 	addi	r2,r2,4
 4012b98:	10c00017 	ldw	r3,0(r2)
 4012b9c:	e0bffc17 	ldw	r2,-16(fp)
 4012ba0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4012ba4:	00810074 	movhi	r2,1025
 4012ba8:	10975204 	addi	r2,r2,23880
 4012bac:	e0fffb17 	ldw	r3,-20(fp)
 4012bb0:	18c00324 	muli	r3,r3,12
 4012bb4:	10c5883a 	add	r2,r2,r3
 4012bb8:	10800204 	addi	r2,r2,8
 4012bbc:	10c00017 	ldw	r3,0(r2)
 4012bc0:	e0bffc17 	ldw	r2,-16(fp)
 4012bc4:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 4012bc8:	e13ffb17 	ldw	r4,-20(fp)
 4012bcc:	400f3100 	call	400f310 <alt_release_fd>
  }
} 
 4012bd0:	0001883a 	nop
 4012bd4:	e037883a 	mov	sp,fp
 4012bd8:	dfc00117 	ldw	ra,4(sp)
 4012bdc:	df000017 	ldw	fp,0(sp)
 4012be0:	dec00204 	addi	sp,sp,8
 4012be4:	f800283a 	ret

04012be8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4012be8:	defffb04 	addi	sp,sp,-20
 4012bec:	dfc00415 	stw	ra,16(sp)
 4012bf0:	df000315 	stw	fp,12(sp)
 4012bf4:	df000304 	addi	fp,sp,12
 4012bf8:	e13ffd15 	stw	r4,-12(fp)
 4012bfc:	e17ffe15 	stw	r5,-8(fp)
 4012c00:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4012c04:	01c07fc4 	movi	r7,511
 4012c08:	01800044 	movi	r6,1
 4012c0c:	e17ffd17 	ldw	r5,-12(fp)
 4012c10:	01010074 	movhi	r4,1025
 4012c14:	21175504 	addi	r4,r4,23892
 4012c18:	4012b240 	call	4012b24 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4012c1c:	01c07fc4 	movi	r7,511
 4012c20:	000d883a 	mov	r6,zero
 4012c24:	e17ffe17 	ldw	r5,-8(fp)
 4012c28:	01010074 	movhi	r4,1025
 4012c2c:	21175204 	addi	r4,r4,23880
 4012c30:	4012b240 	call	4012b24 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4012c34:	01c07fc4 	movi	r7,511
 4012c38:	01800044 	movi	r6,1
 4012c3c:	e17fff17 	ldw	r5,-4(fp)
 4012c40:	01010074 	movhi	r4,1025
 4012c44:	21175804 	addi	r4,r4,23904
 4012c48:	4012b240 	call	4012b24 <alt_open_fd>
}  
 4012c4c:	0001883a 	nop
 4012c50:	e037883a 	mov	sp,fp
 4012c54:	dfc00117 	ldw	ra,4(sp)
 4012c58:	df000017 	ldw	fp,0(sp)
 4012c5c:	dec00204 	addi	sp,sp,8
 4012c60:	f800283a 	ret

04012c64 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4012c64:	defffe04 	addi	sp,sp,-8
 4012c68:	dfc00115 	stw	ra,4(sp)
 4012c6c:	df000015 	stw	fp,0(sp)
 4012c70:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4012c74:	d0a00c17 	ldw	r2,-32720(gp)
 4012c78:	10000326 	beq	r2,zero,4012c88 <alt_get_errno+0x24>
 4012c7c:	d0a00c17 	ldw	r2,-32720(gp)
 4012c80:	103ee83a 	callr	r2
 4012c84:	00000106 	br	4012c8c <alt_get_errno+0x28>
 4012c88:	d0a01c04 	addi	r2,gp,-32656
}
 4012c8c:	e037883a 	mov	sp,fp
 4012c90:	dfc00117 	ldw	ra,4(sp)
 4012c94:	df000017 	ldw	fp,0(sp)
 4012c98:	dec00204 	addi	sp,sp,8
 4012c9c:	f800283a 	ret

04012ca0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 4012ca0:	defffd04 	addi	sp,sp,-12
 4012ca4:	df000215 	stw	fp,8(sp)
 4012ca8:	df000204 	addi	fp,sp,8
 4012cac:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4012cb0:	e0bfff17 	ldw	r2,-4(fp)
 4012cb4:	10800217 	ldw	r2,8(r2)
 4012cb8:	10d00034 	orhi	r3,r2,16384
 4012cbc:	e0bfff17 	ldw	r2,-4(fp)
 4012cc0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4012cc4:	e03ffe15 	stw	zero,-8(fp)
 4012cc8:	00001d06 	br	4012d40 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4012ccc:	00810074 	movhi	r2,1025
 4012cd0:	10975204 	addi	r2,r2,23880
 4012cd4:	e0fffe17 	ldw	r3,-8(fp)
 4012cd8:	18c00324 	muli	r3,r3,12
 4012cdc:	10c5883a 	add	r2,r2,r3
 4012ce0:	10c00017 	ldw	r3,0(r2)
 4012ce4:	e0bfff17 	ldw	r2,-4(fp)
 4012ce8:	10800017 	ldw	r2,0(r2)
 4012cec:	1880111e 	bne	r3,r2,4012d34 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4012cf0:	00810074 	movhi	r2,1025
 4012cf4:	10975204 	addi	r2,r2,23880
 4012cf8:	e0fffe17 	ldw	r3,-8(fp)
 4012cfc:	18c00324 	muli	r3,r3,12
 4012d00:	10c5883a 	add	r2,r2,r3
 4012d04:	10800204 	addi	r2,r2,8
 4012d08:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4012d0c:	1000090e 	bge	r2,zero,4012d34 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4012d10:	e0bffe17 	ldw	r2,-8(fp)
 4012d14:	10c00324 	muli	r3,r2,12
 4012d18:	00810074 	movhi	r2,1025
 4012d1c:	10975204 	addi	r2,r2,23880
 4012d20:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4012d24:	e0bfff17 	ldw	r2,-4(fp)
 4012d28:	18800226 	beq	r3,r2,4012d34 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 4012d2c:	00bffcc4 	movi	r2,-13
 4012d30:	00000806 	br	4012d54 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4012d34:	e0bffe17 	ldw	r2,-8(fp)
 4012d38:	10800044 	addi	r2,r2,1
 4012d3c:	e0bffe15 	stw	r2,-8(fp)
 4012d40:	d0a00b17 	ldw	r2,-32724(gp)
 4012d44:	1007883a 	mov	r3,r2
 4012d48:	e0bffe17 	ldw	r2,-8(fp)
 4012d4c:	18bfdf2e 	bgeu	r3,r2,4012ccc <__reset+0xfa822ccc>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 4012d50:	0005883a 	mov	r2,zero
}
 4012d54:	e037883a 	mov	sp,fp
 4012d58:	df000017 	ldw	fp,0(sp)
 4012d5c:	dec00104 	addi	sp,sp,4
 4012d60:	f800283a 	ret

04012d64 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4012d64:	defff604 	addi	sp,sp,-40
 4012d68:	dfc00915 	stw	ra,36(sp)
 4012d6c:	df000815 	stw	fp,32(sp)
 4012d70:	df000804 	addi	fp,sp,32
 4012d74:	e13ffd15 	stw	r4,-12(fp)
 4012d78:	e17ffe15 	stw	r5,-8(fp)
 4012d7c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4012d80:	00bfffc4 	movi	r2,-1
 4012d84:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 4012d88:	00bffb44 	movi	r2,-19
 4012d8c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 4012d90:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4012d94:	d1600904 	addi	r5,gp,-32732
 4012d98:	e13ffd17 	ldw	r4,-12(fp)
 4012d9c:	401293c0 	call	401293c <alt_find_dev>
 4012da0:	e0bff815 	stw	r2,-32(fp)
 4012da4:	e0bff817 	ldw	r2,-32(fp)
 4012da8:	1000051e 	bne	r2,zero,4012dc0 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 4012dac:	e13ffd17 	ldw	r4,-12(fp)
 4012db0:	4012edc0 	call	4012edc <alt_find_file>
 4012db4:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 4012db8:	00800044 	movi	r2,1
 4012dbc:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 4012dc0:	e0bff817 	ldw	r2,-32(fp)
 4012dc4:	10002926 	beq	r2,zero,4012e6c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
 4012dc8:	e13ff817 	ldw	r4,-32(fp)
 4012dcc:	4012fe40 	call	4012fe4 <alt_get_fd>
 4012dd0:	e0bff915 	stw	r2,-28(fp)
 4012dd4:	e0bff917 	ldw	r2,-28(fp)
 4012dd8:	1000030e 	bge	r2,zero,4012de8 <open+0x84>
    {
      status = index;
 4012ddc:	e0bff917 	ldw	r2,-28(fp)
 4012de0:	e0bffa15 	stw	r2,-24(fp)
 4012de4:	00002306 	br	4012e74 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
 4012de8:	e0bff917 	ldw	r2,-28(fp)
 4012dec:	10c00324 	muli	r3,r2,12
 4012df0:	00810074 	movhi	r2,1025
 4012df4:	10975204 	addi	r2,r2,23880
 4012df8:	1885883a 	add	r2,r3,r2
 4012dfc:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4012e00:	e0fffe17 	ldw	r3,-8(fp)
 4012e04:	00900034 	movhi	r2,16384
 4012e08:	10bfffc4 	addi	r2,r2,-1
 4012e0c:	1886703a 	and	r3,r3,r2
 4012e10:	e0bffc17 	ldw	r2,-16(fp)
 4012e14:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4012e18:	e0bffb17 	ldw	r2,-20(fp)
 4012e1c:	1000051e 	bne	r2,zero,4012e34 <open+0xd0>
 4012e20:	e13ffc17 	ldw	r4,-16(fp)
 4012e24:	4012ca00 	call	4012ca0 <alt_file_locked>
 4012e28:	e0bffa15 	stw	r2,-24(fp)
 4012e2c:	e0bffa17 	ldw	r2,-24(fp)
 4012e30:	10001016 	blt	r2,zero,4012e74 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4012e34:	e0bff817 	ldw	r2,-32(fp)
 4012e38:	10800317 	ldw	r2,12(r2)
 4012e3c:	10000826 	beq	r2,zero,4012e60 <open+0xfc>
 4012e40:	e0bff817 	ldw	r2,-32(fp)
 4012e44:	10800317 	ldw	r2,12(r2)
 4012e48:	e1ffff17 	ldw	r7,-4(fp)
 4012e4c:	e1bffe17 	ldw	r6,-8(fp)
 4012e50:	e17ffd17 	ldw	r5,-12(fp)
 4012e54:	e13ffc17 	ldw	r4,-16(fp)
 4012e58:	103ee83a 	callr	r2
 4012e5c:	00000106 	br	4012e64 <open+0x100>
 4012e60:	0005883a 	mov	r2,zero
 4012e64:	e0bffa15 	stw	r2,-24(fp)
 4012e68:	00000206 	br	4012e74 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
 4012e6c:	00bffb44 	movi	r2,-19
 4012e70:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 4012e74:	e0bffa17 	ldw	r2,-24(fp)
 4012e78:	1000090e 	bge	r2,zero,4012ea0 <open+0x13c>
  {
    alt_release_fd (index);  
 4012e7c:	e13ff917 	ldw	r4,-28(fp)
 4012e80:	400f3100 	call	400f310 <alt_release_fd>
    ALT_ERRNO = -status;
 4012e84:	4012c640 	call	4012c64 <alt_get_errno>
 4012e88:	1007883a 	mov	r3,r2
 4012e8c:	e0bffa17 	ldw	r2,-24(fp)
 4012e90:	0085c83a 	sub	r2,zero,r2
 4012e94:	18800015 	stw	r2,0(r3)
    return -1;
 4012e98:	00bfffc4 	movi	r2,-1
 4012e9c:	00000106 	br	4012ea4 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
 4012ea0:	e0bff917 	ldw	r2,-28(fp)
}
 4012ea4:	e037883a 	mov	sp,fp
 4012ea8:	dfc00117 	ldw	ra,4(sp)
 4012eac:	df000017 	ldw	fp,0(sp)
 4012eb0:	dec00204 	addi	sp,sp,8
 4012eb4:	f800283a 	ret

04012eb8 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 4012eb8:	deffff04 	addi	sp,sp,-4
 4012ebc:	df000015 	stw	fp,0(sp)
 4012ec0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4012ec4:	000170fa 	wrctl	ienable,zero
}
 4012ec8:	0001883a 	nop
 4012ecc:	e037883a 	mov	sp,fp
 4012ed0:	df000017 	ldw	fp,0(sp)
 4012ed4:	dec00104 	addi	sp,sp,4
 4012ed8:	f800283a 	ret

04012edc <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4012edc:	defffb04 	addi	sp,sp,-20
 4012ee0:	dfc00415 	stw	ra,16(sp)
 4012ee4:	df000315 	stw	fp,12(sp)
 4012ee8:	df000304 	addi	fp,sp,12
 4012eec:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4012ef0:	d0a00717 	ldw	r2,-32740(gp)
 4012ef4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4012ef8:	00003106 	br	4012fc0 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4012efc:	e0bffd17 	ldw	r2,-12(fp)
 4012f00:	10800217 	ldw	r2,8(r2)
 4012f04:	1009883a 	mov	r4,r2
 4012f08:	400229c0 	call	400229c <strlen>
 4012f0c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 4012f10:	e0bffd17 	ldw	r2,-12(fp)
 4012f14:	10c00217 	ldw	r3,8(r2)
 4012f18:	e0bffe17 	ldw	r2,-8(fp)
 4012f1c:	10bfffc4 	addi	r2,r2,-1
 4012f20:	1885883a 	add	r2,r3,r2
 4012f24:	10800003 	ldbu	r2,0(r2)
 4012f28:	10803fcc 	andi	r2,r2,255
 4012f2c:	1080201c 	xori	r2,r2,128
 4012f30:	10bfe004 	addi	r2,r2,-128
 4012f34:	10800bd8 	cmpnei	r2,r2,47
 4012f38:	1000031e 	bne	r2,zero,4012f48 <alt_find_file+0x6c>
    {
      len -= 1;
 4012f3c:	e0bffe17 	ldw	r2,-8(fp)
 4012f40:	10bfffc4 	addi	r2,r2,-1
 4012f44:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4012f48:	e0bffe17 	ldw	r2,-8(fp)
 4012f4c:	e0ffff17 	ldw	r3,-4(fp)
 4012f50:	1885883a 	add	r2,r3,r2
 4012f54:	10800003 	ldbu	r2,0(r2)
 4012f58:	10803fcc 	andi	r2,r2,255
 4012f5c:	1080201c 	xori	r2,r2,128
 4012f60:	10bfe004 	addi	r2,r2,-128
 4012f64:	10800be0 	cmpeqi	r2,r2,47
 4012f68:	1000081e 	bne	r2,zero,4012f8c <alt_find_file+0xb0>
 4012f6c:	e0bffe17 	ldw	r2,-8(fp)
 4012f70:	e0ffff17 	ldw	r3,-4(fp)
 4012f74:	1885883a 	add	r2,r3,r2
 4012f78:	10800003 	ldbu	r2,0(r2)
 4012f7c:	10803fcc 	andi	r2,r2,255
 4012f80:	1080201c 	xori	r2,r2,128
 4012f84:	10bfe004 	addi	r2,r2,-128
 4012f88:	10000a1e 	bne	r2,zero,4012fb4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4012f8c:	e0bffd17 	ldw	r2,-12(fp)
 4012f90:	10800217 	ldw	r2,8(r2)
 4012f94:	e0fffe17 	ldw	r3,-8(fp)
 4012f98:	180d883a 	mov	r6,r3
 4012f9c:	e17fff17 	ldw	r5,-4(fp)
 4012fa0:	1009883a 	mov	r4,r2
 4012fa4:	40130d40 	call	40130d4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4012fa8:	1000021e 	bne	r2,zero,4012fb4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 4012fac:	e0bffd17 	ldw	r2,-12(fp)
 4012fb0:	00000706 	br	4012fd0 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4012fb4:	e0bffd17 	ldw	r2,-12(fp)
 4012fb8:	10800017 	ldw	r2,0(r2)
 4012fbc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4012fc0:	e0fffd17 	ldw	r3,-12(fp)
 4012fc4:	d0a00704 	addi	r2,gp,-32740
 4012fc8:	18bfcc1e 	bne	r3,r2,4012efc <__reset+0xfa822efc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4012fcc:	0005883a 	mov	r2,zero
}
 4012fd0:	e037883a 	mov	sp,fp
 4012fd4:	dfc00117 	ldw	ra,4(sp)
 4012fd8:	df000017 	ldw	fp,0(sp)
 4012fdc:	dec00204 	addi	sp,sp,8
 4012fe0:	f800283a 	ret

04012fe4 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4012fe4:	defffc04 	addi	sp,sp,-16
 4012fe8:	df000315 	stw	fp,12(sp)
 4012fec:	df000304 	addi	fp,sp,12
 4012ff0:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 4012ff4:	00bffa04 	movi	r2,-24
 4012ff8:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4012ffc:	e03ffd15 	stw	zero,-12(fp)
 4013000:	00001906 	br	4013068 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
 4013004:	00810074 	movhi	r2,1025
 4013008:	10975204 	addi	r2,r2,23880
 401300c:	e0fffd17 	ldw	r3,-12(fp)
 4013010:	18c00324 	muli	r3,r3,12
 4013014:	10c5883a 	add	r2,r2,r3
 4013018:	10800017 	ldw	r2,0(r2)
 401301c:	10000f1e 	bne	r2,zero,401305c <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
 4013020:	00810074 	movhi	r2,1025
 4013024:	10975204 	addi	r2,r2,23880
 4013028:	e0fffd17 	ldw	r3,-12(fp)
 401302c:	18c00324 	muli	r3,r3,12
 4013030:	10c5883a 	add	r2,r2,r3
 4013034:	e0ffff17 	ldw	r3,-4(fp)
 4013038:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 401303c:	d0e00b17 	ldw	r3,-32724(gp)
 4013040:	e0bffd17 	ldw	r2,-12(fp)
 4013044:	1880020e 	bge	r3,r2,4013050 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
 4013048:	e0bffd17 	ldw	r2,-12(fp)
 401304c:	d0a00b15 	stw	r2,-32724(gp)
      }
      rc = i;
 4013050:	e0bffd17 	ldw	r2,-12(fp)
 4013054:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
 4013058:	00000606 	br	4013074 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 401305c:	e0bffd17 	ldw	r2,-12(fp)
 4013060:	10800044 	addi	r2,r2,1
 4013064:	e0bffd15 	stw	r2,-12(fp)
 4013068:	e0bffd17 	ldw	r2,-12(fp)
 401306c:	10800810 	cmplti	r2,r2,32
 4013070:	103fe41e 	bne	r2,zero,4013004 <__reset+0xfa823004>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4013074:	e0bffe17 	ldw	r2,-8(fp)
}
 4013078:	e037883a 	mov	sp,fp
 401307c:	df000017 	ldw	fp,0(sp)
 4013080:	dec00104 	addi	sp,sp,4
 4013084:	f800283a 	ret

04013088 <atexit>:
 4013088:	200b883a 	mov	r5,r4
 401308c:	000f883a 	mov	r7,zero
 4013090:	000d883a 	mov	r6,zero
 4013094:	0009883a 	mov	r4,zero
 4013098:	40131501 	jmpi	4013150 <__register_exitproc>

0401309c <exit>:
 401309c:	defffe04 	addi	sp,sp,-8
 40130a0:	000b883a 	mov	r5,zero
 40130a4:	dc000015 	stw	r16,0(sp)
 40130a8:	dfc00115 	stw	ra,4(sp)
 40130ac:	2021883a 	mov	r16,r4
 40130b0:	40132680 	call	4013268 <__call_exitprocs>
 40130b4:	00810074 	movhi	r2,1025
 40130b8:	109c0e04 	addi	r2,r2,28728
 40130bc:	11000017 	ldw	r4,0(r2)
 40130c0:	20800f17 	ldw	r2,60(r4)
 40130c4:	10000126 	beq	r2,zero,40130cc <exit+0x30>
 40130c8:	103ee83a 	callr	r2
 40130cc:	8009883a 	mov	r4,r16
 40130d0:	40133e80 	call	40133e8 <_exit>

040130d4 <memcmp>:
 40130d4:	01c000c4 	movi	r7,3
 40130d8:	3980192e 	bgeu	r7,r6,4013140 <memcmp+0x6c>
 40130dc:	2144b03a 	or	r2,r4,r5
 40130e0:	11c4703a 	and	r2,r2,r7
 40130e4:	10000f26 	beq	r2,zero,4013124 <memcmp+0x50>
 40130e8:	20800003 	ldbu	r2,0(r4)
 40130ec:	28c00003 	ldbu	r3,0(r5)
 40130f0:	10c0151e 	bne	r2,r3,4013148 <memcmp+0x74>
 40130f4:	31bfff84 	addi	r6,r6,-2
 40130f8:	01ffffc4 	movi	r7,-1
 40130fc:	00000406 	br	4013110 <memcmp+0x3c>
 4013100:	20800003 	ldbu	r2,0(r4)
 4013104:	28c00003 	ldbu	r3,0(r5)
 4013108:	31bfffc4 	addi	r6,r6,-1
 401310c:	10c00e1e 	bne	r2,r3,4013148 <memcmp+0x74>
 4013110:	21000044 	addi	r4,r4,1
 4013114:	29400044 	addi	r5,r5,1
 4013118:	31fff91e 	bne	r6,r7,4013100 <__reset+0xfa823100>
 401311c:	0005883a 	mov	r2,zero
 4013120:	f800283a 	ret
 4013124:	20c00017 	ldw	r3,0(r4)
 4013128:	28800017 	ldw	r2,0(r5)
 401312c:	18bfee1e 	bne	r3,r2,40130e8 <__reset+0xfa8230e8>
 4013130:	31bfff04 	addi	r6,r6,-4
 4013134:	21000104 	addi	r4,r4,4
 4013138:	29400104 	addi	r5,r5,4
 401313c:	39bff936 	bltu	r7,r6,4013124 <__reset+0xfa823124>
 4013140:	303fe91e 	bne	r6,zero,40130e8 <__reset+0xfa8230e8>
 4013144:	003ff506 	br	401311c <__reset+0xfa82311c>
 4013148:	10c5c83a 	sub	r2,r2,r3
 401314c:	f800283a 	ret

04013150 <__register_exitproc>:
 4013150:	defffa04 	addi	sp,sp,-24
 4013154:	dc000315 	stw	r16,12(sp)
 4013158:	04010074 	movhi	r16,1025
 401315c:	841c0e04 	addi	r16,r16,28728
 4013160:	80c00017 	ldw	r3,0(r16)
 4013164:	dc400415 	stw	r17,16(sp)
 4013168:	dfc00515 	stw	ra,20(sp)
 401316c:	18805217 	ldw	r2,328(r3)
 4013170:	2023883a 	mov	r17,r4
 4013174:	10003726 	beq	r2,zero,4013254 <__register_exitproc+0x104>
 4013178:	10c00117 	ldw	r3,4(r2)
 401317c:	010007c4 	movi	r4,31
 4013180:	20c00e16 	blt	r4,r3,40131bc <__register_exitproc+0x6c>
 4013184:	1a000044 	addi	r8,r3,1
 4013188:	8800221e 	bne	r17,zero,4013214 <__register_exitproc+0xc4>
 401318c:	18c00084 	addi	r3,r3,2
 4013190:	18c7883a 	add	r3,r3,r3
 4013194:	18c7883a 	add	r3,r3,r3
 4013198:	12000115 	stw	r8,4(r2)
 401319c:	10c7883a 	add	r3,r2,r3
 40131a0:	19400015 	stw	r5,0(r3)
 40131a4:	0005883a 	mov	r2,zero
 40131a8:	dfc00517 	ldw	ra,20(sp)
 40131ac:	dc400417 	ldw	r17,16(sp)
 40131b0:	dc000317 	ldw	r16,12(sp)
 40131b4:	dec00604 	addi	sp,sp,24
 40131b8:	f800283a 	ret
 40131bc:	00800034 	movhi	r2,0
 40131c0:	10800004 	addi	r2,r2,0
 40131c4:	10002626 	beq	r2,zero,4013260 <__register_exitproc+0x110>
 40131c8:	01006404 	movi	r4,400
 40131cc:	d9400015 	stw	r5,0(sp)
 40131d0:	d9800115 	stw	r6,4(sp)
 40131d4:	d9c00215 	stw	r7,8(sp)
 40131d8:	00000000 	call	0 <__alt_mem_dram_cntrl-0x4000000>
 40131dc:	d9400017 	ldw	r5,0(sp)
 40131e0:	d9800117 	ldw	r6,4(sp)
 40131e4:	d9c00217 	ldw	r7,8(sp)
 40131e8:	10001d26 	beq	r2,zero,4013260 <__register_exitproc+0x110>
 40131ec:	81000017 	ldw	r4,0(r16)
 40131f0:	10000115 	stw	zero,4(r2)
 40131f4:	02000044 	movi	r8,1
 40131f8:	22405217 	ldw	r9,328(r4)
 40131fc:	0007883a 	mov	r3,zero
 4013200:	12400015 	stw	r9,0(r2)
 4013204:	20805215 	stw	r2,328(r4)
 4013208:	10006215 	stw	zero,392(r2)
 401320c:	10006315 	stw	zero,396(r2)
 4013210:	883fde26 	beq	r17,zero,401318c <__reset+0xfa82318c>
 4013214:	18c9883a 	add	r4,r3,r3
 4013218:	2109883a 	add	r4,r4,r4
 401321c:	1109883a 	add	r4,r2,r4
 4013220:	21802215 	stw	r6,136(r4)
 4013224:	01800044 	movi	r6,1
 4013228:	12406217 	ldw	r9,392(r2)
 401322c:	30cc983a 	sll	r6,r6,r3
 4013230:	4992b03a 	or	r9,r9,r6
 4013234:	12406215 	stw	r9,392(r2)
 4013238:	21c04215 	stw	r7,264(r4)
 401323c:	01000084 	movi	r4,2
 4013240:	893fd21e 	bne	r17,r4,401318c <__reset+0xfa82318c>
 4013244:	11006317 	ldw	r4,396(r2)
 4013248:	218cb03a 	or	r6,r4,r6
 401324c:	11806315 	stw	r6,396(r2)
 4013250:	003fce06 	br	401318c <__reset+0xfa82318c>
 4013254:	18805304 	addi	r2,r3,332
 4013258:	18805215 	stw	r2,328(r3)
 401325c:	003fc606 	br	4013178 <__reset+0xfa823178>
 4013260:	00bfffc4 	movi	r2,-1
 4013264:	003fd006 	br	40131a8 <__reset+0xfa8231a8>

04013268 <__call_exitprocs>:
 4013268:	defff504 	addi	sp,sp,-44
 401326c:	df000915 	stw	fp,36(sp)
 4013270:	dd400615 	stw	r21,24(sp)
 4013274:	dc800315 	stw	r18,12(sp)
 4013278:	dfc00a15 	stw	ra,40(sp)
 401327c:	ddc00815 	stw	r23,32(sp)
 4013280:	dd800715 	stw	r22,28(sp)
 4013284:	dd000515 	stw	r20,20(sp)
 4013288:	dcc00415 	stw	r19,16(sp)
 401328c:	dc400215 	stw	r17,8(sp)
 4013290:	dc000115 	stw	r16,4(sp)
 4013294:	d9000015 	stw	r4,0(sp)
 4013298:	2839883a 	mov	fp,r5
 401329c:	04800044 	movi	r18,1
 40132a0:	057fffc4 	movi	r21,-1
 40132a4:	00810074 	movhi	r2,1025
 40132a8:	109c0e04 	addi	r2,r2,28728
 40132ac:	12000017 	ldw	r8,0(r2)
 40132b0:	45005217 	ldw	r20,328(r8)
 40132b4:	44c05204 	addi	r19,r8,328
 40132b8:	a0001c26 	beq	r20,zero,401332c <__call_exitprocs+0xc4>
 40132bc:	a0800117 	ldw	r2,4(r20)
 40132c0:	15ffffc4 	addi	r23,r2,-1
 40132c4:	b8000d16 	blt	r23,zero,40132fc <__call_exitprocs+0x94>
 40132c8:	14000044 	addi	r16,r2,1
 40132cc:	8421883a 	add	r16,r16,r16
 40132d0:	8421883a 	add	r16,r16,r16
 40132d4:	84402004 	addi	r17,r16,128
 40132d8:	a463883a 	add	r17,r20,r17
 40132dc:	a421883a 	add	r16,r20,r16
 40132e0:	e0001e26 	beq	fp,zero,401335c <__call_exitprocs+0xf4>
 40132e4:	80804017 	ldw	r2,256(r16)
 40132e8:	e0801c26 	beq	fp,r2,401335c <__call_exitprocs+0xf4>
 40132ec:	bdffffc4 	addi	r23,r23,-1
 40132f0:	843fff04 	addi	r16,r16,-4
 40132f4:	8c7fff04 	addi	r17,r17,-4
 40132f8:	bd7ff91e 	bne	r23,r21,40132e0 <__reset+0xfa8232e0>
 40132fc:	00800034 	movhi	r2,0
 4013300:	10800004 	addi	r2,r2,0
 4013304:	10000926 	beq	r2,zero,401332c <__call_exitprocs+0xc4>
 4013308:	a0800117 	ldw	r2,4(r20)
 401330c:	1000301e 	bne	r2,zero,40133d0 <__call_exitprocs+0x168>
 4013310:	a0800017 	ldw	r2,0(r20)
 4013314:	10003226 	beq	r2,zero,40133e0 <__call_exitprocs+0x178>
 4013318:	a009883a 	mov	r4,r20
 401331c:	98800015 	stw	r2,0(r19)
 4013320:	00000000 	call	0 <__alt_mem_dram_cntrl-0x4000000>
 4013324:	9d000017 	ldw	r20,0(r19)
 4013328:	a03fe41e 	bne	r20,zero,40132bc <__reset+0xfa8232bc>
 401332c:	dfc00a17 	ldw	ra,40(sp)
 4013330:	df000917 	ldw	fp,36(sp)
 4013334:	ddc00817 	ldw	r23,32(sp)
 4013338:	dd800717 	ldw	r22,28(sp)
 401333c:	dd400617 	ldw	r21,24(sp)
 4013340:	dd000517 	ldw	r20,20(sp)
 4013344:	dcc00417 	ldw	r19,16(sp)
 4013348:	dc800317 	ldw	r18,12(sp)
 401334c:	dc400217 	ldw	r17,8(sp)
 4013350:	dc000117 	ldw	r16,4(sp)
 4013354:	dec00b04 	addi	sp,sp,44
 4013358:	f800283a 	ret
 401335c:	a0800117 	ldw	r2,4(r20)
 4013360:	80c00017 	ldw	r3,0(r16)
 4013364:	10bfffc4 	addi	r2,r2,-1
 4013368:	15c01426 	beq	r2,r23,40133bc <__call_exitprocs+0x154>
 401336c:	80000015 	stw	zero,0(r16)
 4013370:	183fde26 	beq	r3,zero,40132ec <__reset+0xfa8232ec>
 4013374:	95c8983a 	sll	r4,r18,r23
 4013378:	a0806217 	ldw	r2,392(r20)
 401337c:	a5800117 	ldw	r22,4(r20)
 4013380:	2084703a 	and	r2,r4,r2
 4013384:	10000b26 	beq	r2,zero,40133b4 <__call_exitprocs+0x14c>
 4013388:	a0806317 	ldw	r2,396(r20)
 401338c:	2088703a 	and	r4,r4,r2
 4013390:	20000c1e 	bne	r4,zero,40133c4 <__call_exitprocs+0x15c>
 4013394:	89400017 	ldw	r5,0(r17)
 4013398:	d9000017 	ldw	r4,0(sp)
 401339c:	183ee83a 	callr	r3
 40133a0:	a0800117 	ldw	r2,4(r20)
 40133a4:	15bfbf1e 	bne	r2,r22,40132a4 <__reset+0xfa8232a4>
 40133a8:	98800017 	ldw	r2,0(r19)
 40133ac:	153fcf26 	beq	r2,r20,40132ec <__reset+0xfa8232ec>
 40133b0:	003fbc06 	br	40132a4 <__reset+0xfa8232a4>
 40133b4:	183ee83a 	callr	r3
 40133b8:	003ff906 	br	40133a0 <__reset+0xfa8233a0>
 40133bc:	a5c00115 	stw	r23,4(r20)
 40133c0:	003feb06 	br	4013370 <__reset+0xfa823370>
 40133c4:	89000017 	ldw	r4,0(r17)
 40133c8:	183ee83a 	callr	r3
 40133cc:	003ff406 	br	40133a0 <__reset+0xfa8233a0>
 40133d0:	a0800017 	ldw	r2,0(r20)
 40133d4:	a027883a 	mov	r19,r20
 40133d8:	1029883a 	mov	r20,r2
 40133dc:	003fb606 	br	40132b8 <__reset+0xfa8232b8>
 40133e0:	0005883a 	mov	r2,zero
 40133e4:	003ffb06 	br	40133d4 <__reset+0xfa8233d4>

040133e8 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 40133e8:	defffd04 	addi	sp,sp,-12
 40133ec:	df000215 	stw	fp,8(sp)
 40133f0:	df000204 	addi	fp,sp,8
 40133f4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 40133f8:	0001883a 	nop
 40133fc:	e0bfff17 	ldw	r2,-4(fp)
 4013400:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 4013404:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 4013408:	10000226 	beq	r2,zero,4013414 <_exit+0x2c>
    ALT_SIM_FAIL();
 401340c:	002af070 	cmpltui	zero,zero,43969
 4013410:	00000106 	br	4013418 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 4013414:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 4013418:	003fff06 	br	4013418 <__reset+0xfa823418>
