
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.45

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.08 source latency tmp12320[4]$_SDFF_PP0_/CK ^
  -0.08 target latency tmp12322[5]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tmp12321$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12323[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    7.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.63    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
    12   14.92    0.01    0.04    0.08 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.01    0.00    0.08 ^ tmp12321$_SDFF_PP0_/CK (DFF_X1)
     1    1.57    0.01    0.08    0.17 v tmp12321$_SDFF_PP0_/Q (DFF_X1)
                                         tmp12321 (net)
                  0.01    0.00    0.17 v _551_/A (INV_X1)
     1    1.76    0.01    0.01    0.18 ^ _551_/ZN (INV_X1)
                                         _209_ (net)
                  0.01    0.00    0.18 ^ _552_/A2 (NOR2_X1)
     1    1.22    0.00    0.01    0.19 v _552_/ZN (NOR2_X1)
                                         _056_ (net)
                  0.00    0.00    0.19 v tmp12323[15]$_SDFF_PP0_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    7.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.63    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
    12   14.92    0.01    0.04    0.08 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.01    0.00    0.08 ^ tmp12323[15]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.08   clock reconvergence pessimism
                          0.00    0.09   library hold time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tmp12319[4]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12322[12]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    7.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.63    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_5__f_clk/A (CLKBUF_X3)
    10   15.51    0.02    0.04    0.08 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
                                         clknet_3_5__leaf_clk (net)
                  0.02    0.00    0.08 ^ tmp12319[4]$_SDFF_PP0_/CK (DFF_X1)
     1    3.37    0.01    0.10    0.18 ^ tmp12319[4]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp12319[4] (net)
                  0.01    0.00    0.18 ^ _592_/A (HA_X1)
     1    3.76    0.03    0.06    0.24 ^ _592_/S (HA_X1)
                                         _331_ (net)
                  0.03    0.00    0.24 ^ _593_/B (HA_X1)
     1    3.58    0.03    0.06    0.30 ^ _593_/S (HA_X1)
                                         _334_ (net)
                  0.03    0.00    0.30 ^ _440_/A (BUF_X4)
     5    9.87    0.01    0.03    0.33 ^ _440_/Z (BUF_X4)
                                         _120_ (net)
                  0.01    0.00    0.33 ^ _441_/A3 (NAND3_X1)
     1    3.19    0.02    0.02    0.35 v _441_/ZN (NAND3_X1)
                                         _121_ (net)
                  0.02    0.00    0.35 v _444_/B2 (OAI221_X2)
     4   13.23    0.06    0.08    0.43 ^ _444_/ZN (OAI221_X2)
                                         _124_ (net)
                  0.06    0.00    0.43 ^ _445_/B2 (AOI21_X2)
     4    7.28    0.02    0.03    0.46 v _445_/ZN (AOI21_X2)
                                         _125_ (net)
                  0.02    0.00    0.46 v _471_/A3 (OR4_X1)
     1    1.62    0.02    0.11    0.57 v _471_/ZN (OR4_X1)
                                         _149_ (net)
                  0.02    0.00    0.57 v _473_/A3 (NAND4_X1)
     1    1.91    0.01    0.03    0.60 ^ _473_/ZN (NAND4_X1)
                                         _036_ (net)
                  0.01    0.00    0.60 ^ tmp12322[12]$_SDFF_PP0_/D (DFF_X1)
                                  0.60   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    7.41    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.63    0.02    0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.04 ^ clkbuf_3_2__f_clk/A (CLKBUF_X3)
     7   13.64    0.01    0.04    1.08 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_clk (net)
                  0.01    0.00    1.08 ^ tmp12322[12]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.08   clock reconvergence pessimism
                         -0.03    1.05   library setup time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tmp12319[4]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12322[12]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    7.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.63    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_5__f_clk/A (CLKBUF_X3)
    10   15.51    0.02    0.04    0.08 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
                                         clknet_3_5__leaf_clk (net)
                  0.02    0.00    0.08 ^ tmp12319[4]$_SDFF_PP0_/CK (DFF_X1)
     1    3.37    0.01    0.10    0.18 ^ tmp12319[4]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp12319[4] (net)
                  0.01    0.00    0.18 ^ _592_/A (HA_X1)
     1    3.76    0.03    0.06    0.24 ^ _592_/S (HA_X1)
                                         _331_ (net)
                  0.03    0.00    0.24 ^ _593_/B (HA_X1)
     1    3.58    0.03    0.06    0.30 ^ _593_/S (HA_X1)
                                         _334_ (net)
                  0.03    0.00    0.30 ^ _440_/A (BUF_X4)
     5    9.87    0.01    0.03    0.33 ^ _440_/Z (BUF_X4)
                                         _120_ (net)
                  0.01    0.00    0.33 ^ _441_/A3 (NAND3_X1)
     1    3.19    0.02    0.02    0.35 v _441_/ZN (NAND3_X1)
                                         _121_ (net)
                  0.02    0.00    0.35 v _444_/B2 (OAI221_X2)
     4   13.23    0.06    0.08    0.43 ^ _444_/ZN (OAI221_X2)
                                         _124_ (net)
                  0.06    0.00    0.43 ^ _445_/B2 (AOI21_X2)
     4    7.28    0.02    0.03    0.46 v _445_/ZN (AOI21_X2)
                                         _125_ (net)
                  0.02    0.00    0.46 v _471_/A3 (OR4_X1)
     1    1.62    0.02    0.11    0.57 v _471_/ZN (OR4_X1)
                                         _149_ (net)
                  0.02    0.00    0.57 v _473_/A3 (NAND4_X1)
     1    1.91    0.01    0.03    0.60 ^ _473_/ZN (NAND4_X1)
                                         _036_ (net)
                  0.01    0.00    0.60 ^ tmp12322[12]$_SDFF_PP0_/D (DFF_X1)
                                  0.60   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    7.41    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.63    0.02    0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.04 ^ clkbuf_3_2__f_clk/A (CLKBUF_X3)
     7   13.64    0.01    0.04    1.08 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_clk (net)
                  0.01    0.00    1.08 ^ tmp12322[12]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.08   clock reconvergence pessimism
                         -0.03    1.05   library setup time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.13934017717838287

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7018

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
14.21062183380127

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8870

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: tmp12319[4]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12322[12]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ tmp12319[4]$_SDFF_PP0_/CK (DFF_X1)
   0.10    0.18 ^ tmp12319[4]$_SDFF_PP0_/Q (DFF_X1)
   0.06    0.24 ^ _592_/S (HA_X1)
   0.06    0.30 ^ _593_/S (HA_X1)
   0.03    0.33 ^ _440_/Z (BUF_X4)
   0.03    0.35 v _441_/ZN (NAND3_X1)
   0.08    0.43 ^ _444_/ZN (OAI221_X2)
   0.03    0.46 v _445_/ZN (AOI21_X2)
   0.11    0.57 v _471_/ZN (OR4_X1)
   0.03    0.60 ^ _473_/ZN (NAND4_X1)
   0.00    0.60 ^ tmp12322[12]$_SDFF_PP0_/D (DFF_X1)
           0.60   data arrival time

   1.00    1.00   clock clk (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.08 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
   0.00    1.08 ^ tmp12322[12]$_SDFF_PP0_/CK (DFF_X1)
   0.00    1.08   clock reconvergence pessimism
  -0.03    1.05   library setup time
           1.05   data required time
---------------------------------------------------------
           1.05   data required time
          -0.60   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tmp12321$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp12323[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ tmp12321$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.17 v tmp12321$_SDFF_PP0_/Q (DFF_X1)
   0.01    0.18 ^ _551_/ZN (INV_X1)
   0.01    0.19 v _552_/ZN (NOR2_X1)
   0.00    0.19 v tmp12323[15]$_SDFF_PP0_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ tmp12323[15]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.08   clock reconvergence pessimism
   0.00    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6009

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4503

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
74.937594

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.05e-04   1.33e-05   5.16e-06   4.24e-04  45.7%
Combinational          1.10e-04   1.03e-04   8.61e-06   2.21e-04  23.8%
Clock                  1.23e-04   1.59e-04   5.19e-07   2.83e-04  30.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.38e-04   2.76e-04   1.43e-05   9.28e-04 100.0%
                          68.8%      29.7%       1.5%
