{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668819265912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668819265914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 18:54:25 2022 " "Processing started: Fri Nov 18 18:54:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668819265914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668819265914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Microprocessor -c Microprocessor " "Command: quartus_sta Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668819265914 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668819265939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668819266016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668819266016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1668819266313 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microprocessor.sdc " "Synopsys Design Constraints File file not found: 'Microprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668819266349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266349 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668819266350 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name computational_unit:comp_unit\|r_eq_0 computational_unit:comp_unit\|r_eq_0 " "create_clock -period 1.000 -name computational_unit:comp_unit\|r_eq_0 computational_unit:comp_unit\|r_eq_0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668819266350 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819266350 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datab  to: combout " "Cell: prog_sequencer\|always9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datad  to: combout " "Cell: prog_sequencer\|always9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: dataa  to: combout " "Cell: prog_sequencer\|always9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: datac  to: combout " "Cell: prog_sequencer\|always9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datab  to: combout " "Cell: prog_sequencer\|always9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datad  to: combout " "Cell: prog_sequencer\|always9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: dataa  to: combout " "Cell: prog_sequencer\|always9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: datab  to: combout " "Cell: prog_sequencer\|always9~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datab  to: combout " "Cell: prog_sequencer\|always9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datad  to: combout " "Cell: prog_sequencer\|always9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datab  to: combout " "Cell: prog_sequencer\|always9~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datad  to: combout " "Cell: prog_sequencer\|always9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: dataa  to: combout " "Cell: prog_sequencer\|always9~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: datad  to: combout " "Cell: prog_sequencer\|always9~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: dataa  to: combout " "Cell: prog_sequencer\|always9~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: datad  to: combout " "Cell: prog_sequencer\|always9~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout " "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout " "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266351 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668819266351 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668819266352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819266352 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668819266353 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668819266372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668819266403 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668819266403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.018 " "Worst-case setup slack is -10.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.018            -370.592 clk  " "  -10.018            -370.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.956            -100.715 computational_unit:comp_unit\|r_eq_0  " "   -9.956            -100.715 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 computational_unit:comp_unit\|r_eq_0  " "    0.282               0.000 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.410 " "Worst-case recovery slack is -5.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.410             -48.800 computational_unit:comp_unit\|r_eq_0  " "   -5.410             -48.800 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.164 " "Worst-case removal slack is -1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164              -6.758 computational_unit:comp_unit\|r_eq_0  " "   -1.164              -6.758 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.377 clk  " "   -3.000            -111.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683            -257.743 computational_unit:comp_unit\|r_eq_0  " "   -2.683            -257.743 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266438 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668819266524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668819266536 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668819266770 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datab  to: combout " "Cell: prog_sequencer\|always9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datad  to: combout " "Cell: prog_sequencer\|always9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: dataa  to: combout " "Cell: prog_sequencer\|always9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: datac  to: combout " "Cell: prog_sequencer\|always9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datab  to: combout " "Cell: prog_sequencer\|always9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datad  to: combout " "Cell: prog_sequencer\|always9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: dataa  to: combout " "Cell: prog_sequencer\|always9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: datab  to: combout " "Cell: prog_sequencer\|always9~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datab  to: combout " "Cell: prog_sequencer\|always9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datad  to: combout " "Cell: prog_sequencer\|always9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datab  to: combout " "Cell: prog_sequencer\|always9~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datad  to: combout " "Cell: prog_sequencer\|always9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: dataa  to: combout " "Cell: prog_sequencer\|always9~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: datad  to: combout " "Cell: prog_sequencer\|always9~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: dataa  to: combout " "Cell: prog_sequencer\|always9~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: datad  to: combout " "Cell: prog_sequencer\|always9~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout " "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout " "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819266822 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668819266822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819266822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668819266833 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668819266833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.145 " "Worst-case setup slack is -9.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.145             -92.960 computational_unit:comp_unit\|r_eq_0  " "   -9.145             -92.960 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.033            -334.769 clk  " "   -9.033            -334.769 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 computational_unit:comp_unit\|r_eq_0  " "    0.307               0.000 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk  " "    0.355               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.108 " "Worst-case recovery slack is -5.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108             -45.840 computational_unit:comp_unit\|r_eq_0  " "   -5.108             -45.840 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.002 " "Worst-case removal slack is -1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002              -5.595 computational_unit:comp_unit\|r_eq_0  " "   -1.002              -5.595 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.761 clk  " "   -3.000            -110.761 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509            -228.446 computational_unit:comp_unit\|r_eq_0  " "   -2.509            -228.446 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819266868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819266868 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668819266958 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datab  to: combout " "Cell: prog_sequencer\|always9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~0  from: datad  to: combout " "Cell: prog_sequencer\|always9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: dataa  to: combout " "Cell: prog_sequencer\|always9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~1  from: datac  to: combout " "Cell: prog_sequencer\|always9~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datab  to: combout " "Cell: prog_sequencer\|always9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~2  from: datad  to: combout " "Cell: prog_sequencer\|always9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: dataa  to: combout " "Cell: prog_sequencer\|always9~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~3  from: datab  to: combout " "Cell: prog_sequencer\|always9~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datab  to: combout " "Cell: prog_sequencer\|always9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~4  from: datad  to: combout " "Cell: prog_sequencer\|always9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datab  to: combout " "Cell: prog_sequencer\|always9~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~5  from: datad  to: combout " "Cell: prog_sequencer\|always9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: dataa  to: combout " "Cell: prog_sequencer\|always9~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~6  from: datad  to: combout " "Cell: prog_sequencer\|always9~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: dataa  to: combout " "Cell: prog_sequencer\|always9~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|always9~7  from: datad  to: combout " "Cell: prog_sequencer\|always9~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout " "Cell: prog_sequencer\|cache_rdline\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[5\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout " "Cell: prog_sequencer\|pm_address\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout " "Cell: prog_sequencer\|pm_address\[7\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout " "Cell: prog_sequencer\|start_hold~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout " "Cell: prog_sequencer\|start_hold~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout " "Cell: prog_sequencer\|start_hold~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668819267023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668819267023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819267024 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668819267026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668819267026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.162 " "Worst-case setup slack is -5.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.162             -51.817 computational_unit:comp_unit\|r_eq_0  " "   -5.162             -51.817 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.597            -164.270 clk  " "   -4.597            -164.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819267034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.056 " "Worst-case hold slack is 0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 computational_unit:comp_unit\|r_eq_0  " "    0.056               0.000 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819267043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.661 " "Worst-case recovery slack is -2.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.661             -23.204 computational_unit:comp_unit\|r_eq_0  " "   -2.661             -23.204 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819267051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.557 " "Worst-case removal slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557              -3.181 computational_unit:comp_unit\|r_eq_0  " "   -0.557              -3.181 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819267059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -76.218 clk  " "   -3.000             -76.218 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094             -87.264 computational_unit:comp_unit\|r_eq_0  " "   -1.094             -87.264 computational_unit:comp_unit\|r_eq_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819267067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819267067 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668819267577 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668819267580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "868 " "Peak virtual memory: 868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668819267693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 18:54:27 2022 " "Processing ended: Fri Nov 18 18:54:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668819267693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668819267693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668819267693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668819267693 ""}
