<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_0\bootram_2kx8_0.v<br>
D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_1\bootram_2kx8_1.v<br>
D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_2\bootram_2kx8_2.v<br>
D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_3\bootram_2kx8_3.v<br>
D:\verilog_wb\gowin\picotiny\src\gowin_sp\bootram_4k.v<br>
D:\verilog_wb\gowin\picotiny_test\picomemory.v<br>
D:\verilog_wb\gowin\picotiny_test\picoperipheral.v<br>
D:\verilog_wb\gowin\picotiny_test\picorv32.v<br>
D:\verilog_wb\gowin\picotiny_test\picotiny.v<br>
D:\verilog_wb\gowin\picotiny_test\simpleuart.v<br>
D:\verilog_wb\gowin\picotiny\src\gowin_rpll\gowin_rpll.v<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_openldi.v<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_pong.v<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tmds.v<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v<br>
D:\verilog_wb\gowin\picotiny_test\hdmi\svo_vdma.v<br>
D:\verilog_wb\gowin\picotiny\src\gowin_ddr\gowin_ddr.v<br>
D:\verilog_wb\gowin\picotiny\src\gowin_clkdiv\gowin_clkdiv.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Version</td>
<td>GowinSynthesis V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 12 14:10:51 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>picotiny</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 1s, Peak memory usage = 278.754MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.734s, Elapsed time = 0h 0m 0.681s, Peak memory usage = 278.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.356s, Peak memory usage = 278.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.968s, Elapsed time = 0h 0m 0.964s, Peak memory usage = 278.754MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.196s, Peak memory usage = 278.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 278.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 278.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 278.754MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.734s, Elapsed time = 0h 0m 0.73s, Peak memory usage = 278.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.163s, Peak memory usage = 278.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.182s, Peak memory usage = 278.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 25s, Elapsed time = 0h 0m 25s, Peak memory usage = 278.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.511s, Peak memory usage = 278.754MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.298s, Peak memory usage = 278.754MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 31s, Elapsed time = 0h 0m 30s, Peak memory usage = 278.754MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1454</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>246</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>494</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>213</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>480</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2794</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>240</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>668</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1886</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>633</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>633</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3596(2813 LUTs, 633 ALUs, 25 SSRAMs) / 8640</td>
<td>42%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1454 / 6693</td>
<td>22%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1454 / 6693</td>
<td>22%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>15 / 26</td>
<td>58%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.0</td>
<td>0.000</td>
<td>7.937</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.0</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.2</td>
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.2(MHz)</td>
<td>41.3(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_4_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_hdmi/svo_enc/out_axis_tdata_4_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s2/I2</td>
</tr>
<tr>
<td>6.751</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>8.053</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>8.533</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n175_s18/I1</td>
</tr>
<tr>
<td>9.632</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>10.112</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I1</td>
</tr>
<tr>
<td>11.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>11.691</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n175_s14/I1</td>
</tr>
<tr>
<td>12.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n175_s14/F</td>
</tr>
<tr>
<td>13.270</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n326_s/I1</td>
</tr>
<tr>
<td>14.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n326_s/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s/CIN</td>
</tr>
<tr>
<td>14.878</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n325_s/SUM</td>
</tr>
<tr>
<td>15.358</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s0/I0</td>
</tr>
<tr>
<td>16.316</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n325_s0/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n324_s0/CIN</td>
</tr>
<tr>
<td>16.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>17.359</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s5/I0</td>
</tr>
<tr>
<td>18.391</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>18.871</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s5/I3</td>
</tr>
<tr>
<td>19.497</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s5/F</td>
</tr>
<tr>
<td>19.977</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s3/I0</td>
</tr>
<tr>
<td>21.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s3/F</td>
</tr>
<tr>
<td>21.489</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s1/I0</td>
</tr>
<tr>
<td>22.521</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>23.001</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>24.033</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>24.513</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.648, 65.786%; route: 7.680, 32.287%; tC2Q: 0.458, 1.927%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>4.066</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>4.546</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>5.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>5.652</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>6.751</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>7.857</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>8.337</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n146_s12/I1</td>
</tr>
<tr>
<td>9.436</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>9.916</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>11.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>11.495</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>12.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>13.007</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>14.052</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>14.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>14.615</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>15.095</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>16.053</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>16.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>16.616</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>17.096</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n378_s5/I1</td>
</tr>
<tr>
<td>18.195</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n378_s5/F</td>
</tr>
<tr>
<td>18.675</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s5/I3</td>
</tr>
<tr>
<td>19.301</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>19.781</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s3/I0</td>
</tr>
<tr>
<td>20.813</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s3/F</td>
</tr>
<tr>
<td>21.293</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s1/I0</td>
</tr>
<tr>
<td>22.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>22.805</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>24.317</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.452, 65.501%; route: 7.680, 32.556%; tC2Q: 0.458, 1.943%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>4.066</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>4.546</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>5.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>5.652</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>6.751</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>7.857</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>8.337</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n146_s12/I1</td>
</tr>
<tr>
<td>9.436</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>9.916</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>11.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>11.495</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>12.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>13.007</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>14.052</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>14.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>14.615</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>15.095</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>16.078</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_1/n289_s0/SUM</td>
</tr>
<tr>
<td>16.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n380_s5/I1</td>
</tr>
<tr>
<td>17.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n380_s5/F</td>
</tr>
<tr>
<td>18.137</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s6/I3</td>
</tr>
<tr>
<td>18.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>19.243</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n379_s4/I1</td>
</tr>
<tr>
<td>20.342</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n379_s4/F</td>
</tr>
<tr>
<td>20.822</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n379_s1/I1</td>
</tr>
<tr>
<td>21.921</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n379_s1/F</td>
</tr>
<tr>
<td>22.401</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n379_s0/I0</td>
</tr>
<tr>
<td>23.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n379_s0/F</td>
</tr>
<tr>
<td>23.913</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.048, 64.900%; route: 7.680, 33.123%; tC2Q: 0.458, 1.977%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>4.066</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>4.546</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>5.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>5.652</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>6.751</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>7.857</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>8.337</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n146_s12/I1</td>
</tr>
<tr>
<td>9.436</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>9.916</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>11.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>11.495</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>12.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>13.007</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>14.052</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>14.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>14.615</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>15.095</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>16.078</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_1/n289_s0/SUM</td>
</tr>
<tr>
<td>16.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n380_s5/I1</td>
</tr>
<tr>
<td>17.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n380_s5/F</td>
</tr>
<tr>
<td>18.137</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s6/I3</td>
</tr>
<tr>
<td>18.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>19.243</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n378_s4/I1</td>
</tr>
<tr>
<td>20.342</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n378_s4/F</td>
</tr>
<tr>
<td>20.822</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n378_s1/I1</td>
</tr>
<tr>
<td>21.921</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n378_s1/F</td>
</tr>
<tr>
<td>22.401</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n378_s0/I0</td>
</tr>
<tr>
<td>23.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n378_s0/F</td>
</tr>
<tr>
<td>23.913</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.048, 64.900%; route: 7.680, 33.123%; tC2Q: 0.458, 1.977%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_4_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_hdmi/svo_enc/out_axis_tdata_4_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s2/I2</td>
</tr>
<tr>
<td>6.751</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>8.053</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>8.533</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n175_s18/I1</td>
</tr>
<tr>
<td>9.632</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>10.112</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I1</td>
</tr>
<tr>
<td>11.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>11.691</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n175_s14/I1</td>
</tr>
<tr>
<td>12.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n175_s14/F</td>
</tr>
<tr>
<td>13.270</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n326_s/I1</td>
</tr>
<tr>
<td>14.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n326_s/COUT</td>
</tr>
<tr>
<td>14.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s/CIN</td>
</tr>
<tr>
<td>14.878</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n325_s/SUM</td>
</tr>
<tr>
<td>15.358</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s0/I0</td>
</tr>
<tr>
<td>16.316</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n325_s0/COUT</td>
</tr>
<tr>
<td>16.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n324_s0/CIN</td>
</tr>
<tr>
<td>16.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>17.359</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s5/I0</td>
</tr>
<tr>
<td>18.391</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>18.871</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s3/I1</td>
</tr>
<tr>
<td>19.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s3/F</td>
</tr>
<tr>
<td>20.450</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s1/I0</td>
</tr>
<tr>
<td>21.482</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s1/F</td>
</tr>
<tr>
<td>21.962</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s0/I0</td>
</tr>
<tr>
<td>22.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>23.474</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.046</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.409</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.009</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.089, 66.333%; route: 7.200, 31.652%; tC2Q: 0.458, 2.015%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
