Loading plugins phase: Elapsed time ==> 0s.126ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\chemi\UD3\UARTldr_QFN.cydsn\UARTldr_QFN.cyprj -d CY8C5888LTI-LP097 -s C:\Users\chemi\UD3\UARTldr_QFN.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.494ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.038ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  UARTldr_QFN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3\UARTldr_QFN.cydsn\UARTldr_QFN.cyprj -dcpsoc3 UARTldr_QFN.v -verilog
======================================================================

======================================================================
Compiling:  UARTldr_QFN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3\UARTldr_QFN.cydsn\UARTldr_QFN.cyprj -dcpsoc3 UARTldr_QFN.v -verilog
======================================================================

======================================================================
Compiling:  UARTldr_QFN.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3\UARTldr_QFN.cydsn\UARTldr_QFN.cyprj -dcpsoc3 -verilog UARTldr_QFN.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 30 20:57:59 2025


======================================================================
Compiling:  UARTldr_QFN.v
Program  :   vpp
Options  :    -yv2 -q10 UARTldr_QFN.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 30 20:57:59 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'UARTldr_QFN.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  UARTldr_QFN.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3\UARTldr_QFN.cydsn\UARTldr_QFN.cyprj -dcpsoc3 -verilog UARTldr_QFN.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 30 20:58:00 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\chemi\UD3\UARTldr_QFN.cydsn\codegentemp\UARTldr_QFN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Users\chemi\UD3\UARTldr_QFN.cydsn\codegentemp\UARTldr_QFN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  UARTldr_QFN.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3\UARTldr_QFN.cydsn\UARTldr_QFN.cyprj -dcpsoc3 -verilog UARTldr_QFN.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 30 20:58:00 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\chemi\UD3\UARTldr_QFN.cydsn\codegentemp\UARTldr_QFN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Users\chemi\UD3\UARTldr_QFN.cydsn\codegentemp\UARTldr_QFN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_278
	Net_279
	Net_280
	Net_281
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_264
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\led_counter:MODULE_6:b_31\
	\led_counter:MODULE_6:b_30\
	\led_counter:MODULE_6:b_29\
	\led_counter:MODULE_6:b_28\
	\led_counter:MODULE_6:b_27\
	\led_counter:MODULE_6:b_26\
	\led_counter:MODULE_6:b_25\
	\led_counter:MODULE_6:b_24\
	\led_counter:MODULE_6:b_23\
	\led_counter:MODULE_6:b_22\
	\led_counter:MODULE_6:b_21\
	\led_counter:MODULE_6:b_20\
	\led_counter:MODULE_6:b_19\
	\led_counter:MODULE_6:b_18\
	\led_counter:MODULE_6:b_17\
	\led_counter:MODULE_6:b_16\
	\led_counter:MODULE_6:b_15\
	\led_counter:MODULE_6:b_14\
	\led_counter:MODULE_6:b_13\
	\led_counter:MODULE_6:b_12\
	\led_counter:MODULE_6:b_11\
	\led_counter:MODULE_6:b_10\
	\led_counter:MODULE_6:b_9\
	\led_counter:MODULE_6:b_8\
	\led_counter:MODULE_6:b_7\
	\led_counter:MODULE_6:b_6\
	\led_counter:MODULE_6:b_5\
	\led_counter:MODULE_6:b_4\
	\led_counter:MODULE_6:b_3\
	\led_counter:MODULE_6:b_2\
	\led_counter:MODULE_6:b_1\
	\led_counter:MODULE_6:b_0\
	\led_counter:MODULE_6:g2:a0:a_31\
	\led_counter:MODULE_6:g2:a0:a_30\
	\led_counter:MODULE_6:g2:a0:a_29\
	\led_counter:MODULE_6:g2:a0:a_28\
	\led_counter:MODULE_6:g2:a0:a_27\
	\led_counter:MODULE_6:g2:a0:a_26\
	\led_counter:MODULE_6:g2:a0:a_25\
	\led_counter:MODULE_6:g2:a0:a_24\
	\led_counter:MODULE_6:g2:a0:b_31\
	\led_counter:MODULE_6:g2:a0:b_30\
	\led_counter:MODULE_6:g2:a0:b_29\
	\led_counter:MODULE_6:g2:a0:b_28\
	\led_counter:MODULE_6:g2:a0:b_27\
	\led_counter:MODULE_6:g2:a0:b_26\
	\led_counter:MODULE_6:g2:a0:b_25\
	\led_counter:MODULE_6:g2:a0:b_24\
	\led_counter:MODULE_6:g2:a0:b_23\
	\led_counter:MODULE_6:g2:a0:b_22\
	\led_counter:MODULE_6:g2:a0:b_21\
	\led_counter:MODULE_6:g2:a0:b_20\
	\led_counter:MODULE_6:g2:a0:b_19\
	\led_counter:MODULE_6:g2:a0:b_18\
	\led_counter:MODULE_6:g2:a0:b_17\
	\led_counter:MODULE_6:g2:a0:b_16\
	\led_counter:MODULE_6:g2:a0:b_15\
	\led_counter:MODULE_6:g2:a0:b_14\
	\led_counter:MODULE_6:g2:a0:b_13\
	\led_counter:MODULE_6:g2:a0:b_12\
	\led_counter:MODULE_6:g2:a0:b_11\
	\led_counter:MODULE_6:g2:a0:b_10\
	\led_counter:MODULE_6:g2:a0:b_9\
	\led_counter:MODULE_6:g2:a0:b_8\
	\led_counter:MODULE_6:g2:a0:b_7\
	\led_counter:MODULE_6:g2:a0:b_6\
	\led_counter:MODULE_6:g2:a0:b_5\
	\led_counter:MODULE_6:g2:a0:b_4\
	\led_counter:MODULE_6:g2:a0:b_3\
	\led_counter:MODULE_6:g2:a0:b_2\
	\led_counter:MODULE_6:g2:a0:b_1\
	\led_counter:MODULE_6:g2:a0:b_0\
	\led_counter:MODULE_6:g2:a0:s_31\
	\led_counter:MODULE_6:g2:a0:s_30\
	\led_counter:MODULE_6:g2:a0:s_29\
	\led_counter:MODULE_6:g2:a0:s_28\
	\led_counter:MODULE_6:g2:a0:s_27\
	\led_counter:MODULE_6:g2:a0:s_26\
	\led_counter:MODULE_6:g2:a0:s_25\
	\led_counter:MODULE_6:g2:a0:s_24\
	\led_counter:MODULE_6:g2:a0:s_23\
	\led_counter:MODULE_6:g2:a0:s_22\
	\led_counter:MODULE_6:g2:a0:s_21\
	\led_counter:MODULE_6:g2:a0:s_20\
	\led_counter:MODULE_6:g2:a0:s_19\
	\led_counter:MODULE_6:g2:a0:s_18\
	\led_counter:MODULE_6:g2:a0:s_17\
	\led_counter:MODULE_6:g2:a0:s_16\
	\led_counter:MODULE_6:g2:a0:s_15\
	\led_counter:MODULE_6:g2:a0:s_14\
	\led_counter:MODULE_6:g2:a0:s_13\
	\led_counter:MODULE_6:g2:a0:s_12\
	\led_counter:MODULE_6:g2:a0:s_11\
	\led_counter:MODULE_6:g2:a0:s_10\
	\led_counter:MODULE_6:g2:a0:s_9\
	\led_counter:MODULE_6:g2:a0:s_8\
	\led_counter:MODULE_6:g2:a0:s_7\
	\led_counter:MODULE_6:g2:a0:s_6\
	\led_counter:MODULE_6:g2:a0:s_5\
	\led_counter:MODULE_6:g2:a0:s_4\
	\led_counter:MODULE_6:g2:a0:s_3\
	\led_counter:MODULE_6:g2:a0:s_2\
	\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_171
	Net_172
	Net_173
	Net_175
	Net_176
	Net_177
	Net_178
	\Mantmr:PWMUDB:km_run\
	\Mantmr:PWMUDB:ctrl_cmpmode2_2\
	\Mantmr:PWMUDB:ctrl_cmpmode2_1\
	\Mantmr:PWMUDB:ctrl_cmpmode2_0\
	\Mantmr:PWMUDB:ctrl_cmpmode1_2\
	\Mantmr:PWMUDB:ctrl_cmpmode1_1\
	\Mantmr:PWMUDB:ctrl_cmpmode1_0\
	\Mantmr:PWMUDB:capt_rising\
	\Mantmr:PWMUDB:capt_falling\
	\Mantmr:PWMUDB:trig_fall\
	\Mantmr:PWMUDB:sc_kill\
	\Mantmr:PWMUDB:min_kill\
	\Mantmr:PWMUDB:km_tc\
	\Mantmr:PWMUDB:db_tc\
	\Mantmr:PWMUDB:dith_sel\
	\Mantmr:PWMUDB:compare2\
	\Mantmr:Net_96\
	Net_1078
	Net_1079
	\Mantmr:PWMUDB:MODULE_7:b_31\
	\Mantmr:PWMUDB:MODULE_7:b_30\
	\Mantmr:PWMUDB:MODULE_7:b_29\
	\Mantmr:PWMUDB:MODULE_7:b_28\
	\Mantmr:PWMUDB:MODULE_7:b_27\
	\Mantmr:PWMUDB:MODULE_7:b_26\
	\Mantmr:PWMUDB:MODULE_7:b_25\
	\Mantmr:PWMUDB:MODULE_7:b_24\
	\Mantmr:PWMUDB:MODULE_7:b_23\
	\Mantmr:PWMUDB:MODULE_7:b_22\
	\Mantmr:PWMUDB:MODULE_7:b_21\
	\Mantmr:PWMUDB:MODULE_7:b_20\
	\Mantmr:PWMUDB:MODULE_7:b_19\
	\Mantmr:PWMUDB:MODULE_7:b_18\
	\Mantmr:PWMUDB:MODULE_7:b_17\
	\Mantmr:PWMUDB:MODULE_7:b_16\
	\Mantmr:PWMUDB:MODULE_7:b_15\
	\Mantmr:PWMUDB:MODULE_7:b_14\
	\Mantmr:PWMUDB:MODULE_7:b_13\
	\Mantmr:PWMUDB:MODULE_7:b_12\
	\Mantmr:PWMUDB:MODULE_7:b_11\
	\Mantmr:PWMUDB:MODULE_7:b_10\
	\Mantmr:PWMUDB:MODULE_7:b_9\
	\Mantmr:PWMUDB:MODULE_7:b_8\
	\Mantmr:PWMUDB:MODULE_7:b_7\
	\Mantmr:PWMUDB:MODULE_7:b_6\
	\Mantmr:PWMUDB:MODULE_7:b_5\
	\Mantmr:PWMUDB:MODULE_7:b_4\
	\Mantmr:PWMUDB:MODULE_7:b_3\
	\Mantmr:PWMUDB:MODULE_7:b_2\
	\Mantmr:PWMUDB:MODULE_7:b_1\
	\Mantmr:PWMUDB:MODULE_7:b_0\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:a_31\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:a_30\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:a_29\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:a_28\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:a_27\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:a_26\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:a_25\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:a_24\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_31\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_30\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_29\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_28\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_27\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_26\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_25\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_24\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_23\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_22\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_21\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_20\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_19\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_18\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_17\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_16\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_15\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_14\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_13\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_12\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_11\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_10\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_9\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_8\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_7\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_6\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_5\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_4\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_3\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_2\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_1\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:b_0\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_31\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_30\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_29\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_28\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_27\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_26\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_25\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_24\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_23\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_22\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_21\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_20\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_19\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_18\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_17\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_16\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_15\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_14\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_13\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_12\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_11\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_10\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_9\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_8\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_7\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_6\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_5\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_4\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_3\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:s_2\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1085
	Net_1080
	\Mantmr:Net_113\
	\Mantmr:Net_107\
	\Mantmr:Net_114\

    Synthesized names
	\led_counter:add_vi_vv_MODGEN_6_31\
	\led_counter:add_vi_vv_MODGEN_6_30\
	\led_counter:add_vi_vv_MODGEN_6_29\
	\led_counter:add_vi_vv_MODGEN_6_28\
	\led_counter:add_vi_vv_MODGEN_6_27\
	\led_counter:add_vi_vv_MODGEN_6_26\
	\led_counter:add_vi_vv_MODGEN_6_25\
	\led_counter:add_vi_vv_MODGEN_6_24\
	\led_counter:add_vi_vv_MODGEN_6_23\
	\led_counter:add_vi_vv_MODGEN_6_22\
	\led_counter:add_vi_vv_MODGEN_6_21\
	\led_counter:add_vi_vv_MODGEN_6_20\
	\led_counter:add_vi_vv_MODGEN_6_19\
	\led_counter:add_vi_vv_MODGEN_6_18\
	\led_counter:add_vi_vv_MODGEN_6_17\
	\led_counter:add_vi_vv_MODGEN_6_16\
	\led_counter:add_vi_vv_MODGEN_6_15\
	\led_counter:add_vi_vv_MODGEN_6_14\
	\led_counter:add_vi_vv_MODGEN_6_13\
	\led_counter:add_vi_vv_MODGEN_6_12\
	\led_counter:add_vi_vv_MODGEN_6_11\
	\led_counter:add_vi_vv_MODGEN_6_10\
	\led_counter:add_vi_vv_MODGEN_6_9\
	\led_counter:add_vi_vv_MODGEN_6_8\
	\led_counter:add_vi_vv_MODGEN_6_7\
	\led_counter:add_vi_vv_MODGEN_6_6\
	\led_counter:add_vi_vv_MODGEN_6_5\
	\led_counter:add_vi_vv_MODGEN_6_4\
	\led_counter:add_vi_vv_MODGEN_6_3\
	\led_counter:add_vi_vv_MODGEN_6_2\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_31\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_30\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_29\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_28\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_27\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_26\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_25\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_24\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_23\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_22\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_21\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_20\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_19\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_18\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_17\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_16\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_15\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_14\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_13\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_12\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_11\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_10\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_9\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_8\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_7\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_6\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_5\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_4\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_3\
	\Mantmr:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 294 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED4_net_0
Aliasing \IVO_UART:clk\ to zero
Aliasing \IVO_UART:rst\ to zero
Aliasing tmpOE__LED2_net_0 to tmpOE__LED4_net_0
Aliasing tmpOE__LED1_net_0 to tmpOE__LED4_net_0
Aliasing tmpOE__LED3_net_0 to tmpOE__LED4_net_0
Aliasing Net_266 to zero
Aliasing tmpOE__Tx_net_0 to tmpOE__LED4_net_0
Aliasing tmpOE__Rx_net_0 to tmpOE__LED4_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED4_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED4_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED4_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED4_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED4_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED4_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__LED4_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__LED4_net_0
Aliasing tmpOE__safe_net_0 to tmpOE__LED4_net_0
Aliasing Net_158 to zero
Aliasing Net_156 to tmpOE__LED4_net_0
Aliasing \led_counter:MODULE_6:g2:a0:a_23\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_22\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_21\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_20\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_19\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_18\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_17\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_16\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_15\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_14\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_13\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_12\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_11\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_10\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_9\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_8\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_7\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_6\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_5\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_4\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_3\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:a_2\ to zero
Aliasing \led_counter:MODIN5_1\ to \led_lut:tmp__led_lut_ins_1\
Aliasing \led_counter:MODIN5_0\ to \led_lut:tmp__led_lut_ins_0\
Aliasing \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED4_net_0
Aliasing \safe_state:clk\ to zero
Aliasing \safe_state:rst\ to zero
Aliasing \safe_reg:status_1\ to zero
Aliasing \safe_reg:status_2\ to zero
Aliasing \safe_reg:status_3\ to zero
Aliasing \safe_reg:status_4\ to zero
Aliasing \safe_reg:status_5\ to zero
Aliasing \safe_reg:status_6\ to zero
Aliasing \safe_reg:status_7\ to zero
Aliasing Net_207 to zero
Aliasing \Mantmr:PWMUDB:hwCapture\ to zero
Aliasing \Mantmr:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Mantmr:PWMUDB:ltch_kill_reg\\R\ to \Mantmr:PWMUDB:runmode_enable\\R\
Aliasing \Mantmr:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Mantmr:PWMUDB:min_kill_reg\\R\ to \Mantmr:PWMUDB:runmode_enable\\R\
Aliasing \Mantmr:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Mantmr:PWMUDB:final_kill\ to tmpOE__LED4_net_0
Aliasing \Mantmr:PWMUDB:dith_count_1\\R\ to \Mantmr:PWMUDB:runmode_enable\\R\
Aliasing \Mantmr:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Mantmr:PWMUDB:dith_count_0\\R\ to \Mantmr:PWMUDB:runmode_enable\\R\
Aliasing \Mantmr:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Mantmr:PWMUDB:status_6\ to zero
Aliasing \Mantmr:PWMUDB:status_4\ to zero
Aliasing \Mantmr:PWMUDB:cmp2\ to zero
Aliasing \Mantmr:PWMUDB:cmp1_status_reg\\R\ to \Mantmr:PWMUDB:runmode_enable\\R\
Aliasing \Mantmr:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Mantmr:PWMUDB:cmp2_status_reg\\R\ to \Mantmr:PWMUDB:runmode_enable\\R\
Aliasing \Mantmr:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Mantmr:PWMUDB:final_kill_reg\\R\ to \Mantmr:PWMUDB:runmode_enable\\R\
Aliasing \Mantmr:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Mantmr:PWMUDB:cs_addr_0\ to \Mantmr:PWMUDB:runmode_enable\\R\
Aliasing \Mantmr:PWMUDB:pwm1_i\ to zero
Aliasing \Mantmr:PWMUDB:pwm2_i\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED4_net_0
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Mantmr:PWMUDB:min_kill_reg\\D\ to tmpOE__LED4_net_0
Aliasing \Mantmr:PWMUDB:prevCapture\\D\ to zero
Aliasing \Mantmr:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED4_net_0
Aliasing \Mantmr:PWMUDB:prevCompare1\\D\ to \Mantmr:PWMUDB:pwm_temp\
Aliasing \Mantmr:PWMUDB:tc_i_reg\\D\ to \Mantmr:PWMUDB:status_2\
Removing Rhs of wire Net_204[2] = \led_lut:tmp__led_lut_reg_3\[437]
Removing Lhs of wire one[7] = tmpOE__LED4_net_0[1]
Removing Rhs of wire Net_412[12] = \IVO_UART:control_out_0\[19]
Removing Rhs of wire Net_412[12] = \IVO_UART:control_0\[41]
Removing Rhs of wire Net_411[15] = \IVO_UART:control_out_1\[20]
Removing Rhs of wire Net_411[15] = \IVO_UART:control_1\[40]
Removing Rhs of wire Net_820[16] = \mux_1:tmp__mux_1_reg\[1021]
Removing Lhs of wire \IVO_UART:clk\[17] = zero[6]
Removing Lhs of wire \IVO_UART:rst\[18] = zero[6]
Removing Rhs of wire Net_477[21] = \IVO_UART:control_out_2\[22]
Removing Rhs of wire Net_477[21] = \IVO_UART:control_2\[39]
Removing Rhs of wire Net_1004[23] = \IVO_UART:control_out_3\[24]
Removing Rhs of wire Net_1004[23] = \IVO_UART:control_3\[38]
Removing Lhs of wire tmpOE__LED2_net_0[45] = tmpOE__LED4_net_0[1]
Removing Rhs of wire Net_146[46] = \led_lut:tmp__led_lut_reg_1\[439]
Removing Lhs of wire tmpOE__LED1_net_0[52] = tmpOE__LED4_net_0[1]
Removing Rhs of wire Net_142[53] = \led_lut:tmp__led_lut_reg_0\[440]
Removing Lhs of wire tmpOE__LED3_net_0[59] = tmpOE__LED4_net_0[1]
Removing Rhs of wire Net_147[60] = \led_lut:tmp__led_lut_reg_2\[438]
Removing Lhs of wire Net_266[65] = zero[6]
Removing Lhs of wire tmpOE__Tx_net_0[67] = tmpOE__LED4_net_0[1]
Removing Rhs of wire Net_1003[68] = \mux_2:tmp__mux_2_reg\[681]
Removing Lhs of wire tmpOE__Rx_net_0[74] = tmpOE__LED4_net_0[1]
Removing Rhs of wire Net_267[80] = \UART:BUART:tx_interrupt_out\[98]
Removing Rhs of wire Net_268[82] = \UART:BUART:rx_interrupt_out\[99]
Removing Lhs of wire \UART:Net_61\[83] = Net_29[10]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[87] = zero[6]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[88] = zero[6]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[89] = zero[6]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[90] = zero[6]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[91] = zero[6]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[92] = zero[6]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[93] = zero[6]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[94] = zero[6]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[103] = \UART:BUART:tx_bitclk_dp\[139]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[149] = \UART:BUART:tx_counter_dp\[140]
Removing Lhs of wire \UART:BUART:tx_status_6\[150] = zero[6]
Removing Lhs of wire \UART:BUART:tx_status_5\[151] = zero[6]
Removing Lhs of wire \UART:BUART:tx_status_4\[152] = zero[6]
Removing Lhs of wire \UART:BUART:tx_status_1\[154] = \UART:BUART:tx_fifo_empty\[117]
Removing Lhs of wire \UART:BUART:tx_status_3\[156] = \UART:BUART:tx_fifo_notfull\[116]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[216] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[223] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[234]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[225] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[235]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[226] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[251]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[227] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[228] = \UART:BUART:sRX:s23Poll:MODIN1_1\[229]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[229] = \UART:BUART:pollcount_1\[222]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[230] = \UART:BUART:sRX:s23Poll:MODIN1_0\[231]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[231] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[237] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[238] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[239] = \UART:BUART:pollcount_1\[222]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[240] = \UART:BUART:pollcount_1\[222]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[241] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[242] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[243] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[244] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[245] = \UART:BUART:pollcount_1\[222]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[246] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[247] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[248] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[253] = \UART:BUART:pollcount_1\[222]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[254] = \UART:BUART:pollcount_1\[222]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[255] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[256] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[257] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[258] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[259] = \UART:BUART:pollcount_1\[222]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[260] = \UART:BUART:pollcount_0\[224]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[261] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[262] = zero[6]
Removing Lhs of wire \UART:BUART:rx_status_1\[269] = zero[6]
Removing Rhs of wire \UART:BUART:rx_status_2\[270] = \UART:BUART:rx_parity_error_status\[271]
Removing Rhs of wire \UART:BUART:rx_status_3\[272] = \UART:BUART:rx_stop_bit_error\[273]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[283] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[332]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[287] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[354]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[288] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[289] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[290] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[291] = \UART:BUART:sRX:MODIN4_6\[292]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[292] = \UART:BUART:rx_count_6\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[293] = \UART:BUART:sRX:MODIN4_5\[294]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[294] = \UART:BUART:rx_count_5\[212]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[295] = \UART:BUART:sRX:MODIN4_4\[296]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[296] = \UART:BUART:rx_count_4\[213]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[297] = \UART:BUART:sRX:MODIN4_3\[298]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[298] = \UART:BUART:rx_count_3\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[299] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[300] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[301] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[302] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[303] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[304] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[305] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[306] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[307] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[308] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[309] = \UART:BUART:rx_count_6\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[310] = \UART:BUART:rx_count_5\[212]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[311] = \UART:BUART:rx_count_4\[213]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[312] = \UART:BUART:rx_count_3\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[313] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[314] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[315] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[316] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[317] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[318] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[319] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[334] = \UART:BUART:rx_postpoll\[170]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[335] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[336] = \UART:BUART:rx_postpoll\[170]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[337] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[338] = \UART:BUART:rx_postpoll\[170]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[339] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[341] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[342] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[340]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[343] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[340]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[367] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[374] = tmpOE__LED4_net_0[1]
Removing Lhs of wire tmpOE__safe_net_0[426] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \led_lut:tmp__led_lut_ins_2\[431] = Net_144[432]
Removing Rhs of wire Net_144[432] = \safe_state:control_out_0\[646]
Removing Rhs of wire Net_144[432] = \safe_state:control_0\[669]
Removing Lhs of wire \led_lut:tmp__led_lut_ins_1\[433] = count_1[434]
Removing Lhs of wire \led_lut:tmp__led_lut_ins_0\[435] = count_0[436]
Removing Lhs of wire Net_158[441] = zero[6]
Removing Lhs of wire Net_156[442] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \led_counter:add_vi_vv_MODGEN_6_1\[443] = \led_counter:MODULE_6:g2:a0:s_1\[603]
Removing Lhs of wire \led_counter:add_vi_vv_MODGEN_6_0\[444] = \led_counter:MODULE_6:g2:a0:s_0\[604]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_23\[485] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_22\[486] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_21\[487] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_20\[488] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_19\[489] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_18\[490] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_17\[491] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_16\[492] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_15\[493] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_14\[494] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_13\[495] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_12\[496] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_11\[497] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_10\[498] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_9\[499] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_8\[500] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_7\[501] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_6\[502] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_5\[503] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_4\[504] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_3\[505] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_2\[506] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_1\[507] = count_1[434]
Removing Lhs of wire \led_counter:MODIN5_1\[508] = count_1[434]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:a_0\[509] = count_0[436]
Removing Lhs of wire \led_counter:MODIN5_0\[510] = count_0[436]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[642] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[643] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \safe_state:clk\[644] = zero[6]
Removing Lhs of wire \safe_state:rst\[645] = zero[6]
Removing Lhs of wire \safe_reg:status_0\[670] = Net_206[427]
Removing Lhs of wire \safe_reg:status_1\[671] = zero[6]
Removing Lhs of wire \safe_reg:status_2\[672] = zero[6]
Removing Lhs of wire \safe_reg:status_3\[673] = zero[6]
Removing Lhs of wire \safe_reg:status_4\[674] = zero[6]
Removing Lhs of wire \safe_reg:status_5\[675] = zero[6]
Removing Lhs of wire \safe_reg:status_6\[676] = zero[6]
Removing Lhs of wire \safe_reg:status_7\[677] = zero[6]
Removing Rhs of wire Net_563[683] = \Mantmr:Net_101\[811]
Removing Rhs of wire Net_563[683] = \Mantmr:PWMUDB:tc_i_reg\[810]
Removing Lhs of wire Net_15300[685] = cydff_13[684]
Removing Lhs of wire Net_207[686] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:ctrl_enable\[702] = \Mantmr:PWMUDB:control_7\[694]
Removing Lhs of wire \Mantmr:PWMUDB:hwCapture\[712] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:hwEnable\[713] = \Mantmr:PWMUDB:control_7\[694]
Removing Lhs of wire \Mantmr:PWMUDB:trig_out\[717] = \Mantmr:PWMUDB:trig_rise\[715]
Removing Lhs of wire \Mantmr:PWMUDB:runmode_enable\\R\[720] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:runmode_enable\\S\[721] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:final_enable\[722] = \Mantmr:PWMUDB:runmode_enable\[718]
Removing Lhs of wire \Mantmr:PWMUDB:ltch_kill_reg\\R\[725] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:ltch_kill_reg\\S\[726] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:min_kill_reg\\R\[727] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:min_kill_reg\\S\[728] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:final_kill\[731] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \Mantmr:PWMUDB:add_vi_vv_MODGEN_7_1\[735] = \Mantmr:PWMUDB:MODULE_7:g2:a0:s_1\[974]
Removing Lhs of wire \Mantmr:PWMUDB:add_vi_vv_MODGEN_7_0\[737] = \Mantmr:PWMUDB:MODULE_7:g2:a0:s_0\[975]
Removing Lhs of wire \Mantmr:PWMUDB:dith_count_1\\R\[738] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:dith_count_1\\S\[739] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:dith_count_0\\R\[740] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:dith_count_0\\S\[741] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:status_6\[744] = zero[6]
Removing Rhs of wire \Mantmr:PWMUDB:status_5\[745] = \Mantmr:PWMUDB:final_kill_reg\[759]
Removing Lhs of wire \Mantmr:PWMUDB:status_4\[746] = zero[6]
Removing Rhs of wire \Mantmr:PWMUDB:status_3\[747] = \Mantmr:PWMUDB:fifo_full\[766]
Removing Rhs of wire \Mantmr:PWMUDB:status_1\[749] = \Mantmr:PWMUDB:cmp2_status_reg\[758]
Removing Rhs of wire \Mantmr:PWMUDB:status_0\[750] = \Mantmr:PWMUDB:cmp1_status_reg\[757]
Removing Lhs of wire \Mantmr:PWMUDB:cmp2_status\[755] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:cmp2\[756] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:cmp1_status_reg\\R\[760] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:cmp1_status_reg\\S\[761] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:cmp2_status_reg\\R\[762] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:cmp2_status_reg\\S\[763] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:final_kill_reg\\R\[764] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:final_kill_reg\\S\[765] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:cs_addr_2\[767] = \Mantmr:PWMUDB:tc_i\[719]
Removing Lhs of wire \Mantmr:PWMUDB:cs_addr_1\[768] = \Mantmr:PWMUDB:runmode_enable\[718]
Removing Lhs of wire \Mantmr:PWMUDB:cs_addr_0\[769] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:compare1\[802] = \Mantmr:PWMUDB:cmp1_eq\[772]
Removing Lhs of wire \Mantmr:PWMUDB:pwm1_i\[807] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:pwm2_i\[809] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:pwm_temp\[815] = \Mantmr:PWMUDB:cmp1\[753]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_23\[856] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_22\[857] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_21\[858] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_20\[859] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_19\[860] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_18\[861] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_17\[862] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_16\[863] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_15\[864] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_14\[865] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_13\[866] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_12\[867] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_11\[868] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_10\[869] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_9\[870] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_8\[871] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_7\[872] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_6\[873] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_5\[874] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_4\[875] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_3\[876] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_2\[877] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_1\[878] = \Mantmr:PWMUDB:MODIN6_1\[879]
Removing Lhs of wire \Mantmr:PWMUDB:MODIN6_1\[879] = \Mantmr:PWMUDB:dith_count_1\[734]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:a_0\[880] = \Mantmr:PWMUDB:MODIN6_0\[881]
Removing Lhs of wire \Mantmr:PWMUDB:MODIN6_0\[881] = \Mantmr:PWMUDB:dith_count_0\[736]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1013] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1014] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1022] = zero[6]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1037] = \UART:BUART:rx_bitclk_pre\[205]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1046] = \UART:BUART:rx_parity_error_pre\[281]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1047] = zero[6]
Removing Lhs of wire cydff_13D[1053] = Net_15344[75]
Removing Lhs of wire \Mantmr:PWMUDB:min_kill_reg\\D\[1054] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \Mantmr:PWMUDB:prevCapture\\D\[1055] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:trig_last\\D\[1056] = Net_15325[687]
Removing Lhs of wire \Mantmr:PWMUDB:ltch_kill_reg\\D\[1059] = tmpOE__LED4_net_0[1]
Removing Lhs of wire \Mantmr:PWMUDB:prevCompare1\\D\[1062] = \Mantmr:PWMUDB:cmp1\[753]
Removing Lhs of wire \Mantmr:PWMUDB:cmp1_status_reg\\D\[1063] = \Mantmr:PWMUDB:cmp1_status\[754]
Removing Lhs of wire \Mantmr:PWMUDB:cmp2_status_reg\\D\[1064] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:pwm_i_reg\\D\[1066] = \Mantmr:PWMUDB:pwm_i\[805]
Removing Lhs of wire \Mantmr:PWMUDB:pwm1_i_reg\\D\[1067] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:pwm2_i_reg\\D\[1068] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:tc_i_reg\\D\[1069] = \Mantmr:PWMUDB:status_2\[748]

------------------------------------------------------
Aliased 0 equations, 255 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED4_net_0' (cost = 0):
tmpOE__LED4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_14992' (cost = 0):
Net_14992 <= (not \UART:BUART:txn\);

Note:  Expanding virtual equation for 'Net_820' (cost = 4):
Net_820 <= ((Net_477 and cydff_13)
	OR (not Net_477 and Net_15344));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (count_0);

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:s_0\' (cost = 0):
\led_counter:MODULE_6:g2:a0:s_0\ <= (not count_0);

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((count_1 and count_0));

Note:  Expanding virtual equation for 'Net_15325' (cost = 2):
Net_15325 <= ((not cydff_13 and Net_15344)
	OR (not Net_15344 and cydff_13));

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:trig_rise\' (cost = 2):
\Mantmr:PWMUDB:trig_rise\ <= ((not cydff_13 and not \Mantmr:PWMUDB:trig_last\ and Net_15344)
	OR (not Net_15344 and not \Mantmr:PWMUDB:trig_last\ and cydff_13));

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:cmp1\' (cost = 0):
\Mantmr:PWMUDB:cmp1\ <= (\Mantmr:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Mantmr:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Mantmr:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Mantmr:PWMUDB:dith_count_1\ and \Mantmr:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_590' (cost = 6):
Net_590 <= ((Net_412 and \UART:BUART:txn\)
	OR (not Net_412 and not \UART:BUART:txn\));

Note:  Virtual signal Net_13442 with ( cost: 140 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_13442 <= ((not cydff_13 and Net_411 and Net_477)
	OR (not Net_477 and not Net_15344 and Net_411)
	OR (not Net_411 and Net_477 and cydff_13)
	OR (not Net_411 and not Net_477 and Net_15344));

Note:  Expanding virtual equation for 'Net_1002' (cost = 4):
Net_1002 <= ((not \UART:BUART:txn\ and Net_29 and Net_412)
	OR (not Net_412 and Net_29 and \UART:BUART:txn\)
	OR (not Net_29 and Net_412 and \UART:BUART:txn\)
	OR (not Net_29 and not Net_412 and not \UART:BUART:txn\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:s_1\' (cost = 2):
\led_counter:MODULE_6:g2:a0:s_1\ <= ((not count_0 and count_1)
	OR (not count_1 and count_0));

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Mantmr:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Mantmr:PWMUDB:dith_count_0\ and \Mantmr:PWMUDB:dith_count_1\)
	OR (not \Mantmr:PWMUDB:dith_count_1\ and \Mantmr:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_13442 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_13442 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_13442 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_13442 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_13442 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 86 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Mantmr:PWMUDB:final_capture\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Mantmr:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[169] = \UART:BUART:rx_bitclk\[217]
Removing Lhs of wire \UART:BUART:rx_status_0\[267] = zero[6]
Removing Lhs of wire \UART:BUART:rx_status_6\[276] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[613] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[623] = zero[6]
Removing Lhs of wire \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[633] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:final_capture\[771] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[984] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[994] = zero[6]
Removing Lhs of wire \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1004] = zero[6]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1029] = \UART:BUART:tx_ctrl_mark_last\[160]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1041] = zero[6]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1042] = zero[6]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1044] = zero[6]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1045] = \UART:BUART:rx_markspace_pre\[280]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1050] = \UART:BUART:rx_parity_bit\[286]
Removing Lhs of wire \Mantmr:PWMUDB:final_kill_reg\\D\[1065] = zero[6]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_13442 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not Net_13442 and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3\UARTldr_QFN.cydsn\UARTldr_QFN.cyprj -dcpsoc3 UARTldr_QFN.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.023ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 30 April 2025 20:58:01
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3\UARTldr_QFN.cydsn\UARTldr_QFN.cyprj -d CY8C5888LTI-LP097 UARTldr_QFN.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \led_counter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Mantmr:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Mantmr:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Mantmr:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Mantmr:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Mantmr:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Mantmr:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Clock_1 to clock dwClock_1 because it is a pass-through
Assigning clock UART_CLK_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'dwClock_1'. Fanout=0, Signal=ClockBlock_dwClock_1
    Digital Clock 1: Automatic-assigning  clock 'UART_CLK'. Fanout=2, Signal=Net_29
    Digital Clock 2: Automatic-assigning  clock 'Clock'. Fanout=2, Signal=Net_123
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Mantmr:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_563:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_563:macrocell.q
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            pin_input => Net_204 ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pin_input => Net_146 ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pin_input => Net_142 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            pin_input => Net_147 ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_1003 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_15344 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = safe(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => safe(0)__PA ,
            fb => Net_206 ,
            pad => safe(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_13442, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_411 * !Net_477 * Net_15344_SYNCOUT
            + !Net_411 * Net_477 * cydff_13
            + Net_411 * !Net_477 * !Net_15344_SYNCOUT
            + Net_411 * Net_477 * !cydff_13
        );
        Output = Net_13442 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13442 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_204, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_144 * !count_1 * !count_0
            + count_1 * count_0
        );
        Output = Net_204 (fanout=1)

    MacroCell: Name=Net_147, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_144 * count_1 * !count_0
            + Net_144 * !count_1
        );
        Output = Net_147 (fanout=1)

    MacroCell: Name=Net_146, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_144 * count_1 * !count_0
            + !count_1 * count_0
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=Net_142, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_144 * !count_1 * !count_0
            + Net_144 * count_1
        );
        Output = Net_142 (fanout=1)

    MacroCell: Name=Net_1003, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_412 * !Net_1004 * !\UART:BUART:txn\
            + !Net_412 * Net_1004 * \UART:BUART:txn\ * Net_29_local
            + !Net_412 * !\UART:BUART:txn\ * !Net_29_local
            + Net_412 * !Net_1004 * \UART:BUART:txn\
            + Net_412 * Net_1004 * !\UART:BUART:txn\ * Net_29_local
            + Net_412 * \UART:BUART:txn\ * !Net_29_local
        );
        Output = Net_1003 (fanout=1)

    MacroCell: Name=\Mantmr:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Mantmr:PWMUDB:runmode_enable\ * \Mantmr:PWMUDB:tc_i\
        );
        Output = \Mantmr:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_13442 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_13442 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_13442 * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\
            + Net_13442 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_13442 * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:pollcount_0\
            + Net_13442 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_13442 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_411 * !Net_477 * Net_15344_SYNCOUT
            + !Net_411 * Net_477 * cydff_13
            + Net_411 * !Net_477 * !Net_15344_SYNCOUT
            + Net_411 * Net_477 * !cydff_13
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=count_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_123) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_0
        );
        Output = count_1 (fanout=4)

    MacroCell: Name=count_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_123) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = count_0 (fanout=5)

    MacroCell: Name=cydff_13, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_563)
        Main Equation            : 1 pterm
        (
              Net_15344_SYNCOUT
        );
        Output = cydff_13 (fanout=4)

    MacroCell: Name=\Mantmr:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_13 * Net_15344_SYNCOUT
            + cydff_13 * !Net_15344_SYNCOUT
        );
        Output = \Mantmr:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\Mantmr:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !cydff_13 * \Mantmr:PWMUDB:control_7\ * 
              !\Mantmr:PWMUDB:trig_last\ * Net_15344_SYNCOUT
            + cydff_13 * \Mantmr:PWMUDB:control_7\ * 
              !\Mantmr:PWMUDB:trig_last\ * !Net_15344_SYNCOUT
            + \Mantmr:PWMUDB:control_7\ * \Mantmr:PWMUDB:runmode_enable\ * 
              !\Mantmr:PWMUDB:tc_i\
        );
        Output = \Mantmr:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Mantmr:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Mantmr:PWMUDB:cmp1_eq\
        );
        Output = \Mantmr:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Mantmr:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Mantmr:PWMUDB:prevCompare1\ * \Mantmr:PWMUDB:cmp1_eq\
        );
        Output = \Mantmr:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_563, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Mantmr:PWMUDB:runmode_enable\ * \Mantmr:PWMUDB:tc_i\
        );
        Output = Net_563 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Mantmr:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Mantmr:PWMUDB:tc_i\ ,
            cs_addr_1 => \Mantmr:PWMUDB:runmode_enable\ ,
            ce0_comb => \Mantmr:PWMUDB:cmp1_eq\ ,
            z0_comb => \Mantmr:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Mantmr:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\safe_reg:sts:sts_reg\
        PORT MAP (
            status_0 => Net_206 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_29 ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_267 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_29 ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_268 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Mantmr:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Mantmr:PWMUDB:status_3\ ,
            status_2 => \Mantmr:PWMUDB:status_2\ ,
            status_0 => \Mantmr:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx(0)_SYNC
        PORT MAP (
            in => Net_15344 ,
            out => Net_15344_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\IVO_UART:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \IVO_UART:control_7\ ,
            control_6 => \IVO_UART:control_6\ ,
            control_5 => \IVO_UART:control_5\ ,
            control_4 => \IVO_UART:control_4\ ,
            control_3 => Net_1004 ,
            control_2 => Net_477 ,
            control_1 => Net_411 ,
            control_0 => Net_412 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\safe_state:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \safe_state:control_7\ ,
            control_6 => \safe_state:control_6\ ,
            control_5 => \safe_state:control_5\ ,
            control_4 => \safe_state:control_4\ ,
            control_3 => \safe_state:control_3\ ,
            control_2 => \safe_state:control_2\ ,
            control_1 => \safe_state:control_1\ ,
            control_0 => Net_144 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Mantmr:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Mantmr:PWMUDB:control_7\ ,
            control_6 => \Mantmr:PWMUDB:control_6\ ,
            control_5 => \Mantmr:PWMUDB:control_5\ ,
            control_4 => \Mantmr:PWMUDB:control_4\ ,
            control_3 => \Mantmr:PWMUDB:control_3\ ,
            control_2 => \Mantmr:PWMUDB:control_2\ ,
            control_1 => \Mantmr:PWMUDB:control_1\ ,
            control_0 => \Mantmr:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_29 ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_267 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_268 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_126 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   38 :  154 :  192 : 19.79 %
  Unique P-terms              :   70 :  314 :  384 : 18.23 %
  Total P-terms               :   84 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.108ms
Tech Mapping phase: Elapsed time ==> 0s.165ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : LED1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LED2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LED3(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Rx(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Tx(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : safe(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.222ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.33
                   Pterms :            6.42
               Macrocells :            3.17
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :      11.50 :       6.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=4, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_1003, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_412 * !Net_1004 * !\UART:BUART:txn\
            + !Net_412 * Net_1004 * \UART:BUART:txn\ * Net_29_local
            + !Net_412 * !\UART:BUART:txn\ * !Net_29_local
            + Net_412 * !Net_1004 * \UART:BUART:txn\
            + Net_412 * Net_1004 * !\UART:BUART:txn\ * Net_29_local
            + Net_412 * \UART:BUART:txn\ * !Net_29_local
        );
        Output = Net_1003 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=count_0, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_123) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = count_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx(0)_SYNC
    PORT MAP (
        in => Net_15344 ,
        out => Net_15344_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\safe_reg:sts:sts_reg\
    PORT MAP (
        status_0 => Net_206 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_411 * !Net_477 * Net_15344_SYNCOUT
            + !Net_411 * Net_477 * cydff_13
            + Net_411 * !Net_477 * !Net_15344_SYNCOUT
            + Net_411 * Net_477 * !cydff_13
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_147, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_144 * count_1 * !count_0
            + Net_144 * !count_1
        );
        Output = Net_147 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_142, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_144 * !count_1 * !count_0
            + Net_144 * count_1
        );
        Output = Net_142 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=3, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_204, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_144 * !count_1 * !count_0
            + count_1 * count_0
        );
        Output = Net_204 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=count_1, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_123) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_0
        );
        Output = count_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_146, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_144 * count_1 * !count_0
            + !count_1 * count_0
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_29 ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_267 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\safe_state:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \safe_state:control_7\ ,
        control_6 => \safe_state:control_6\ ,
        control_5 => \safe_state:control_5\ ,
        control_4 => \safe_state:control_4\ ,
        control_3 => \safe_state:control_3\ ,
        control_2 => \safe_state:control_2\ ,
        control_1 => \safe_state:control_1\ ,
        control_0 => Net_144 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_13442 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_13442 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_13442 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_13442 * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\
            + Net_13442 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_13442 * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:pollcount_0\
            + Net_13442 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_29 ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_268 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\IVO_UART:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \IVO_UART:control_7\ ,
        control_6 => \IVO_UART:control_6\ ,
        control_5 => \IVO_UART:control_5\ ,
        control_4 => \IVO_UART:control_4\ ,
        control_3 => Net_1004 ,
        control_2 => Net_477 ,
        control_1 => Net_411 ,
        control_0 => Net_412 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_13442, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_411 * !Net_477 * Net_15344_SYNCOUT
            + !Net_411 * Net_477 * cydff_13
            + Net_411 * !Net_477 * !Net_15344_SYNCOUT
            + Net_411 * Net_477 * !cydff_13
        );
        Output = Net_13442 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13442 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_13, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_563)
        Main Equation            : 1 pterm
        (
              Net_15344_SYNCOUT
        );
        Output = cydff_13 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_29 ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Mantmr:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Mantmr:PWMUDB:prevCompare1\ * \Mantmr:PWMUDB:cmp1_eq\
        );
        Output = \Mantmr:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Mantmr:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Mantmr:PWMUDB:cmp1_eq\
        );
        Output = \Mantmr:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Mantmr:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !cydff_13 * \Mantmr:PWMUDB:control_7\ * 
              !\Mantmr:PWMUDB:trig_last\ * Net_15344_SYNCOUT
            + cydff_13 * \Mantmr:PWMUDB:control_7\ * 
              !\Mantmr:PWMUDB:trig_last\ * !Net_15344_SYNCOUT
            + \Mantmr:PWMUDB:control_7\ * \Mantmr:PWMUDB:runmode_enable\ * 
              !\Mantmr:PWMUDB:tc_i\
        );
        Output = \Mantmr:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Mantmr:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Mantmr:PWMUDB:runmode_enable\ * \Mantmr:PWMUDB:tc_i\
        );
        Output = \Mantmr:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Mantmr:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_13 * Net_15344_SYNCOUT
            + cydff_13 * !Net_15344_SYNCOUT
        );
        Output = \Mantmr:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_563, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Mantmr:PWMUDB:runmode_enable\ * \Mantmr:PWMUDB:tc_i\
        );
        Output = Net_563 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Mantmr:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Mantmr:PWMUDB:tc_i\ ,
        cs_addr_1 => \Mantmr:PWMUDB:runmode_enable\ ,
        ce0_comb => \Mantmr:PWMUDB:cmp1_eq\ ,
        z0_comb => \Mantmr:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Mantmr:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Mantmr:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Mantmr:PWMUDB:status_3\ ,
        status_2 => \Mantmr:PWMUDB:status_2\ ,
        status_0 => \Mantmr:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Mantmr:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Mantmr:PWMUDB:control_7\ ,
        control_6 => \Mantmr:PWMUDB:control_6\ ,
        control_5 => \Mantmr:PWMUDB:control_5\ ,
        control_4 => \Mantmr:PWMUDB:control_4\ ,
        control_3 => \Mantmr:PWMUDB:control_3\ ,
        control_2 => \Mantmr:PWMUDB:control_2\ ,
        control_1 => \Mantmr:PWMUDB:control_1\ ,
        control_0 => \Mantmr:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_268 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_267 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_126 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pin_input => Net_142 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        pin_input => Net_204 ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pin_input => Net_146 ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        pin_input => Net_147 ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_1003 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_15344 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__LED4_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED4_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = safe(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => safe(0)__PA ,
        fb => Net_206 ,
        pad => safe(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_dwClock_1 ,
            dclk_0 => ClockBlock_dwClock_1_local ,
            dclk_glb_1 => Net_29 ,
            dclk_1 => Net_29_local ,
            dclk_glb_2 => Net_123 ,
            dclk_2 => Net_123_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_126 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |         LED1(0) | In(Net_142)
     |   1 |     * |      NONE |         CMOS_OUT |         LED4(0) | In(Net_204)
     |   3 |     * |      NONE |         CMOS_OUT |         LED2(0) | In(Net_146)
     |   4 |     * |      NONE |         CMOS_OUT |         LED3(0) | In(Net_147)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |           Tx(0) | In(Net_1003)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           Rx(0) | FB(Net_15344)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   0 |     * |      NONE |      RES_PULL_UP |         safe(0) | FB(Net_206)
     |   6 |       |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.044ms
Digital Placement phase: Elapsed time ==> 1s.134ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "UARTldr_QFN_r.vh2" --pcf-path "UARTldr_QFN.pco" --des-name "UARTldr_QFN" --dsf-path "UARTldr_QFN.dsf" --sdc-path "UARTldr_QFN.sdc" --lib-path "UARTldr_QFN_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.347ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.123ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: UARTldr_QFN_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_CLK ). (File=C:\Users\chemi\UD3\UARTldr_QFN.cydsn\UARTldr_QFN_timing.html)
Timing report is in UARTldr_QFN_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.307ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.186ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.631ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.631ms
API generation phase: Elapsed time ==> 1s.836ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.000ms
