module wideexpr_00661(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'sb0;
  assign y1 = ~|(1'sb1);
  assign y2 = $unsigned({(((ctrl[0]?($signed(s6))>=((6'sb110010)|(s7)):{1{(s6)>>>(4'sb1110)}}))>>>(+(|((ctrl[6]?s1:s6)))))-((~&(6'sb111001))>>>(5'sb10110)),s2,s5});
  assign y3 = $signed({1{$signed({(ctrl[7]?((u3)^(1'b1))>>(s0):~^((s2)<<(s3))),(((s7)&(4'b0010))<<<(5'sb10111))>(((1'b0)+(s7))-((2'sb00)^~(s1)))})}});
  assign y4 = ({(s0)-({2'b01}),-((({2{(u7)<<<(s2)}})>=(((3'sb001)<<(s5))^~((1'sb1)==(6'sb010000))))>=(s7))})-({s5});
  assign y5 = (u6)<<<(-(($signed((s5)<(-((u1)>>(s4)))))<<(s4)));
  assign y6 = (ctrl[4]?1'sb1:4'sb1010);
  assign y7 = -((2'sb00)|((1'sb1)-($signed(-(((ctrl[4]?(s7)<<(1'sb1):s4))>>((u6)<<($signed(3'sb000))))))));
endmodule
