// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2017 T-Chip Intelligent Technology Co., Ltd
 */

/dts-v1/;
#include "rk3328.dtsi"
#include <dt-bindings/clock/rockchip-ddr.h>
#include <dt-bindings/memory/rk3328-dram.h>

/ {
	model = "Firefly roc-rk3328-cc";
	compatible = "firefly,roc-rk3328-cc", "rockchip,rk3328";

	ddr_timing: ddr_timing {
		compatible = "rockchip,ddr-timing";
		ddr3_speed_bin = <DDR3_DEFAULT>;
		ddr4_speed_bin = <DDR4_DEFAULT>;
		pd_idle = <0>;
		sr_idle = <0>;
		sr_mc_gate_idle = <0>;
		srpd_lite_idle	= <0>;
		standby_idle = <0>;

		auto_pd_dis_freq = <1066>;
		auto_sr_dis_freq = <800>;
		ddr3_dll_dis_freq = <300>;
		ddr4_dll_dis_freq = <625>;
		phy_dll_dis_freq = <400>;

		ddr3_odt_dis_freq = <100>;
		phy_ddr3_odt_dis_freq = <100>;
		ddr3_drv = <DDR3_DS_40ohm>;
		ddr3_odt = <DDR3_ODT_120ohm>;
		phy_ddr3_ca_drv = <PHY_DDR3_RON_RTT_34ohm>;
		phy_ddr3_ck_drv = <PHY_DDR3_RON_RTT_45ohm>;
		phy_ddr3_dq_drv = <PHY_DDR3_RON_RTT_34ohm>;
		phy_ddr3_odt = <PHY_DDR3_RON_RTT_225ohm>;

		lpddr3_odt_dis_freq = <666>;
		phy_lpddr3_odt_dis_freq = <666>;
		lpddr3_drv = <LP3_DS_40ohm>;
		lpddr3_odt = <LP3_ODT_240ohm>;
		phy_lpddr3_ca_drv = <PHY_DDR4_LPDDR3_RON_RTT_34ohm>;
		phy_lpddr3_ck_drv = <PHY_DDR4_LPDDR3_RON_RTT_43ohm>;
		phy_lpddr3_dq_drv = <PHY_DDR4_LPDDR3_RON_RTT_34ohm>;
		phy_lpddr3_odt = <PHY_DDR4_LPDDR3_RON_RTT_240ohm>;

		lpddr4_odt_dis_freq = <800>;
		phy_lpddr4_odt_dis_freq = <800>;
		lpddr4_drv = <LP4_PDDS_60ohm>;
		lpddr4_dq_odt = <LP4_DQ_ODT_40ohm>;
		lpddr4_ca_odt = <LP4_CA_ODT_40ohm>;
		phy_lpddr4_ca_drv = <PHY_DDR4_LPDDR3_RON_RTT_40ohm>;
		phy_lpddr4_ck_cs_drv = <PHY_DDR4_LPDDR3_RON_RTT_80ohm>;
		phy_lpddr4_dq_drv = <PHY_DDR4_LPDDR3_RON_RTT_80ohm>;
		phy_lpddr4_odt = <PHY_DDR4_LPDDR3_RON_RTT_60ohm>;

		ddr4_odt_dis_freq = <666>;
		phy_ddr4_odt_dis_freq = <666>;
		ddr4_drv = <DDR4_DS_34ohm>;
		ddr4_odt = <DDR4_RTT_NOM_120ohm>;
		phy_ddr4_ca_drv = <PHY_DDR4_LPDDR3_RON_RTT_25ohm>;
		phy_ddr4_ck_drv = <PHY_DDR4_LPDDR3_RON_RTT_25ohm>;
		phy_ddr4_dq_drv = <PHY_DDR4_LPDDR3_RON_RTT_25ohm>;
		phy_ddr4_odt = <PHY_DDR4_LPDDR3_RON_RTT_120ohm>;

		/* CA de-skew, one step is 47.8ps, range 0-15 */
		ddr3a1_ddr4a9_de-skew = <1>;
		ddr3a0_ddr4a10_de-skew = <1>;
		ddr3a3_ddr4a6_de-skew = <0>;
		ddr3a2_ddr4a4_de-skew = <1>;
		ddr3a5_ddr4a8_de-skew = <0>;
		ddr3a4_ddr4a5_de-skew = <1>;
		ddr3a7_ddr4a11_de-skew = <1>;
		ddr3a6_ddr4a7_de-skew = <0>;
		ddr3a9_ddr4a0_de-skew = <1>;
		ddr3a8_ddr4a13_de-skew = <0>;
		ddr3a11_ddr4a3_de-skew = <2>;
		ddr3a10_ddr4cs0_de-skew = <3>;
		ddr3a13_ddr4a2_de-skew = <1>;
		ddr3a12_ddr4ba1_de-skew = <0>;
		ddr3a15_ddr4odt0_de-skew = <3>;
		ddr3a14_ddr4a1_de-skew = <2>;
		ddr3ba1_ddr4a15_de-skew = <1>;
		ddr3ba0_ddr4bg0_de-skew = <1>;
		ddr3ras_ddr4cke_de-skew = <3>;
		ddr3ba2_ddr4ba0_de-skew = <1>;
		ddr3we_ddr4bg1_de-skew = <3>;
		ddr3cas_ddr4a12_de-skew = <1>;
		ddr3ckn_ddr4ckn_de-skew = <4>;
		ddr3ckp_ddr4ckp_de-skew = <4>;
		ddr3cke_ddr4a16_de-skew = <1>;
		ddr3odt0_ddr4a14_de-skew = <1>;
		ddr3cs0_ddr4act_de-skew = <2>;
		ddr3reset_ddr4reset_de-skew = <3>;
		ddr3cs1_ddr4cs1_de-skew = <2>;
		ddr3odt1_ddr4odt1_de-skew = <2>;

		/* DATA de-skew
		 * RX one step is 25.1ps, range 0-15
		 * TX one step is 47.8ps, range 0-15
		 */
		cs0_dm0_rx_de-skew = <8>;
		cs0_dm0_tx_de-skew = <9>;
		cs0_dq0_rx_de-skew = <8>;
		cs0_dq0_tx_de-skew = <9>;
		cs0_dq1_rx_de-skew = <8>;
		cs0_dq1_tx_de-skew = <9>;
		cs0_dq2_rx_de-skew = <8>;
		cs0_dq2_tx_de-skew = <9>;
		cs0_dq3_rx_de-skew = <8>;
		cs0_dq3_tx_de-skew = <9>;
		cs0_dq4_rx_de-skew = <8>;
		cs0_dq4_tx_de-skew = <9>;
		cs0_dq5_rx_de-skew = <8>;
		cs0_dq5_tx_de-skew = <9>;
		cs0_dq6_rx_de-skew = <8>;
		cs0_dq6_tx_de-skew = <9>;
		cs0_dq7_rx_de-skew = <8>;
		cs0_dq7_tx_de-skew = <9>;
		cs0_dqs0_rx_de-skew = <7>;
		cs0_dqs0p_tx_de-skew = <10>;
		cs0_dqs0n_tx_de-skew = <10>;

		cs0_dm1_rx_de-skew = <8>;
		cs0_dm1_tx_de-skew = <8>;
		cs0_dq8_rx_de-skew = <8>;
		cs0_dq8_tx_de-skew = <9>;
		cs0_dq9_rx_de-skew = <8>;
		cs0_dq9_tx_de-skew = <8>;
		cs0_dq10_rx_de-skew = <8>;
		cs0_dq10_tx_de-skew = <9>;
		cs0_dq11_rx_de-skew = <8>;
		cs0_dq11_tx_de-skew = <8>;
		cs0_dq12_rx_de-skew = <8>;
		cs0_dq12_tx_de-skew = <9>;
		cs0_dq13_rx_de-skew = <8>;
		cs0_dq13_tx_de-skew = <8>;
		cs0_dq14_rx_de-skew = <8>;
		cs0_dq14_tx_de-skew = <9>;
		cs0_dq15_rx_de-skew = <8>;
		cs0_dq15_tx_de-skew = <8>;
		cs0_dqs1_rx_de-skew = <8>;
		cs0_dqs1p_tx_de-skew = <10>;
		cs0_dqs1n_tx_de-skew = <10>;

		cs0_dm2_rx_de-skew = <8>;
		cs0_dm2_tx_de-skew = <9>;
		cs0_dq16_rx_de-skew = <8>;
		cs0_dq16_tx_de-skew = <9>;
		cs0_dq17_rx_de-skew = <8>;
		cs0_dq17_tx_de-skew = <9>;
		cs0_dq18_rx_de-skew = <8>;
		cs0_dq18_tx_de-skew = <9>;
		cs0_dq19_rx_de-skew = <8>;
		cs0_dq19_tx_de-skew = <9>;
		cs0_dq20_rx_de-skew = <8>;
		cs0_dq20_tx_de-skew = <9>;
		cs0_dq21_rx_de-skew = <8>;
		cs0_dq21_tx_de-skew = <9>;
		cs0_dq22_rx_de-skew = <8>;
		cs0_dq22_tx_de-skew = <9>;
		cs0_dq23_rx_de-skew = <8>;
		cs0_dq23_tx_de-skew = <9>;
		cs0_dqs2_rx_de-skew = <7>;
		cs0_dqs2p_tx_de-skew = <10>;
		cs0_dqs2n_tx_de-skew = <10>;

		cs0_dm3_rx_de-skew = <8>;
		cs0_dm3_tx_de-skew = <8>;
		cs0_dq24_rx_de-skew = <8>;
		cs0_dq24_tx_de-skew = <9>;
		cs0_dq25_rx_de-skew = <8>;
		cs0_dq25_tx_de-skew = <8>;
		cs0_dq26_rx_de-skew = <8>;
		cs0_dq26_tx_de-skew = <8>;
		cs0_dq27_rx_de-skew = <8>;
		cs0_dq27_tx_de-skew = <8>;
		cs0_dq28_rx_de-skew = <8>;
		cs0_dq28_tx_de-skew = <8>;
		cs0_dq29_rx_de-skew = <8>;
		cs0_dq29_tx_de-skew = <8>;
		cs0_dq30_rx_de-skew = <8>;
		cs0_dq30_tx_de-skew = <8>;
		cs0_dq31_rx_de-skew = <8>;
		cs0_dq31_tx_de-skew = <8>;
		cs0_dqs3_rx_de-skew = <8>;
		cs0_dqs3p_tx_de-skew = <10>;
		cs0_dqs3n_tx_de-skew = <10>;

		cs1_dm0_rx_de-skew = <8>;
		cs1_dm0_tx_de-skew = <9>;
		cs1_dq0_rx_de-skew = <8>;
		cs1_dq0_tx_de-skew = <9>;
		cs1_dq1_rx_de-skew = <8>;
		cs1_dq1_tx_de-skew = <9>;
		cs1_dq2_rx_de-skew = <8>;
		cs1_dq2_tx_de-skew = <9>;
		cs1_dq3_rx_de-skew = <8>;
		cs1_dq3_tx_de-skew = <9>;
		cs1_dq4_rx_de-skew = <8>;
		cs1_dq4_tx_de-skew = <9>;
		cs1_dq5_rx_de-skew = <8>;
		cs1_dq5_tx_de-skew = <9>;
		cs1_dq6_rx_de-skew = <8>;
		cs1_dq6_tx_de-skew = <9>;
		cs1_dq7_rx_de-skew = <8>;
		cs1_dq7_tx_de-skew = <9>;
		cs1_dqs0_rx_de-skew = <7>;
		cs1_dqs0p_tx_de-skew = <10>;
		cs1_dqs0n_tx_de-skew = <10>;

		cs1_dm1_rx_de-skew = <8>;
		cs1_dm1_tx_de-skew = <8>;
		cs1_dq8_rx_de-skew = <8>;
		cs1_dq8_tx_de-skew = <9>;
		cs1_dq9_rx_de-skew = <8>;
		cs1_dq9_tx_de-skew = <8>;
		cs1_dq10_rx_de-skew = <8>;
		cs1_dq10_tx_de-skew = <9>;
		cs1_dq11_rx_de-skew = <8>;
		cs1_dq11_tx_de-skew = <8>;
		cs1_dq12_rx_de-skew = <8>;
		cs1_dq12_tx_de-skew = <9>;
		cs1_dq13_rx_de-skew = <8>;
		cs1_dq13_tx_de-skew = <8>;
		cs1_dq14_rx_de-skew = <8>;
		cs1_dq14_tx_de-skew = <9>;
		cs1_dq15_rx_de-skew = <8>;
		cs1_dq15_tx_de-skew = <8>;
		cs1_dqs1_rx_de-skew = <8>;
		cs1_dqs1p_tx_de-skew = <10>;
		cs1_dqs1n_tx_de-skew = <10>;

		cs1_dm2_rx_de-skew = <8>;
		cs1_dm2_tx_de-skew = <9>;
		cs1_dq16_rx_de-skew = <8>;
		cs1_dq16_tx_de-skew = <9>;
		cs1_dq17_rx_de-skew = <8>;
		cs1_dq17_tx_de-skew = <9>;
		cs1_dq18_rx_de-skew = <8>;
		cs1_dq18_tx_de-skew = <9>;
		cs1_dq19_rx_de-skew = <8>;
		cs1_dq19_tx_de-skew = <9>;
		cs1_dq20_rx_de-skew = <8>;
		cs1_dq20_tx_de-skew = <9>;
		cs1_dq21_rx_de-skew = <8>;
		cs1_dq21_tx_de-skew = <9>;
		cs1_dq22_rx_de-skew = <8>;
		cs1_dq22_tx_de-skew = <9>;
		cs1_dq23_rx_de-skew = <8>;
		cs1_dq23_tx_de-skew = <9>;
		cs1_dqs2_rx_de-skew = <7>;
		cs1_dqs2p_tx_de-skew = <10>;
		cs1_dqs2n_tx_de-skew = <10>;

		cs1_dm3_rx_de-skew = <8>;
		cs1_dm3_tx_de-skew = <8>;
		cs1_dq24_rx_de-skew = <8>;
		cs1_dq24_tx_de-skew = <9>;
		cs1_dq25_rx_de-skew = <8>;
		cs1_dq25_tx_de-skew = <8>;
		cs1_dq26_rx_de-skew = <8>;
		cs1_dq26_tx_de-skew = <8>;
		cs1_dq27_rx_de-skew = <8>;
		cs1_dq27_tx_de-skew = <8>;
		cs1_dq28_rx_de-skew = <8>;
		cs1_dq28_tx_de-skew = <8>;
		cs1_dq29_rx_de-skew = <8>;
		cs1_dq29_tx_de-skew = <8>;
		cs1_dq30_rx_de-skew = <8>;
		cs1_dq30_tx_de-skew = <8>;
		cs1_dq31_rx_de-skew = <8>;
		cs1_dq31_tx_de-skew = <8>;
		cs1_dqs3_rx_de-skew = <8>;
		cs1_dqs3p_tx_de-skew = <10>;
		cs1_dqs3n_tx_de-skew = <10>;
	};

	chosen {
		stdout-path = "serial2:1500000n8";
		bootargs = "rockchip_jtag earlyprintk=uart8250-32bit,0xff130000";
	};

	gmac_clkin: external-gmac-clock {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		clock-output-names = "gmac_clkin";
		#clock-cells = <0>;
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <2>;
		rockchip,signal-irq = <159>;
		rockchip,wake-irq = <0>;
		/* If enable uart uses irq instead of fiq */
		rockchip,irq-mode-enable = <0>;
		rockchip,baudrate = <1500000>;  /* Only 115200 and 1500000 */
		interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_LOW>;
		status = "okay";
	};

	sdio_pwrseq: sdio-pwrseq {
		compatible = "mmc-pwrseq-simple";
		pinctrl-names = "default";
		pinctrl-0 = <&wifi_enable_h>;

		/*
		 * On the module itself this is one of these (depending
		 * on the actual card populated):
		 * - SDIO_RESET_L_WL_REG_ON
		 * - PDN (power down when low)
		 */
		reset-gpios = <&gpio1 18 GPIO_ACTIVE_LOW>;
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,mclk-fs = <256>;
		simple-audio-card,name = "rockchip,rk3328";
		simple-audio-card,cpu {
			sound-dai = <&i2s1>;
		};
		simple-audio-card,codec {
			sound-dai = <&codec>;
		};
	};

	vcc_sd: sdmmc-regulator {
		compatible = "regulator-fixed";
		gpio = <&gpio0 RK_PD6 GPIO_ACTIVE_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&sdmmc0m1_gpio>;
		regulator-boot-on;
		regulator-name = "vcc_sd";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&vcc_io>;
	};

	vcc_sdio: sdmmcio-regulator {
		compatible = "regulator-gpio";
		gpios = <&grf_gpio 0 GPIO_ACTIVE_HIGH>;
		states = <1800000 0x1
			  3300000 0x0>;
		regulator-name = "vcc_sdio";
		regulator-type = "voltage";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
		vin-supply = <&vcc_sys>;
	};

	vcc_host1_5v: vcc_otg_5v: vcc-host1-5v-regulator {
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&usb20_host_drv>;
		regulator-name = "vcc_host1_5v";
		regulator-always-on;
	};

	vccio_sd: sdmmcio-regulator {
		compatible = "regulator-gpio";
		gpios = <&gpio0 25 GPIO_ACTIVE_HIGH>;
		states = <1800000 0x1
				  3300000 0x0>;
		regulator-name = "vccio_sd";
		regulator-type = "voltage";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;
		status="disabled";
	};

	vcc_host_5v: vcc-host-5v-regulator {
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio0 0 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&usb30_host_drv>;
		regulator-name = "vcc_host_5v";
		regulator-always-on;
		vin-supply = <&vcc_sys>;
	};

	vcc_sys: vcc-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	vcc_phy: vcc-phy-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc_phy";
		regulator-always-on;
		regulator-boot-on;
	};

	leds {
		compatible = "gpio-leds";

		power {
			label = "firefly:blue:power";
			linux,default-trigger = "heartbeat";
			gpios = <&rk805 1 GPIO_ACTIVE_LOW>;
			default-state = "on";
			mode = <0x23>;
		};

		user {
			label = "firefly:yellow:user";
			linux,default-trigger = "mmc1";
			gpios = <&rk805 0 GPIO_ACTIVE_LOW>;
			default-state = "off";
			mode = <0x05>;
		};

		ir {
			status = "disabled";
			linux,default-trigger = "ir";
			default-state = "off";
			mode = <0x00>;
		};
	};
};

&codec {
	#sound-dai-cells = <0>;
	status = "okay";
};

&cpu0 {
	cpu-supply = <&vdd_arm>;
};

&cpu1 {
	cpu-supply = <&vdd_arm>;
};

&cpu2 {
	cpu-supply = <&vdd_arm>;
};

&cpu3 {
	cpu-supply = <&vdd_arm>;
};

&dfi {
	status = "okay";
};

&dmc {
	status = "okay";
	center-supply = <&vdd_logic>;

	system-status-freq = <
		/*system status         freq(KHz)*/
		SYS_STATUS_NORMAL       1024000
		SYS_STATUS_REBOOT       1024000
		SYS_STATUS_SUSPEND      1024000
		SYS_STATUS_VIDEO_1080P  1024000
		SYS_STATUS_VIDEO_4K     1024000
		SYS_STATUS_VIDEO_4K_10B 1024000
		SYS_STATUS_PERFORMANCE  1024000
		SYS_STATUS_BOOST        1024000
	>;
};

&dmc_opp_table {
	status = "okay";

	rockchip,leakage-voltage-sel = <
		1   8     0
		9   254   0
	>;

	opp-400000000 {
		status = "disabled";
	};
	opp-600000000 {
		status = "disabled";
	};

	opp-933000000 {
		opp-hz = /bits/ 64 <933000000>;
		opp-microvolt = <1150000>;
	};
	opp-1024000000 {
		opp-hz = /bits/ 64 <1024000000>;
		opp-microvolt = <1200000>;
	};
};


&cpu0_opp_table {

	rockchip,leakage-voltage-sel = <
		1   8     0
		9   254   1
	>;
	nvmem-cells = <&cpu_leakage>;
	nvmem-cell-names = "cpu_leakage";

	opp-408000000 {
		opp-hz = /bits/ 64 <408000000>;
		opp-microvolt = <975000>;
		clock-latency-ns = <40000>;
		opp-suspend;
	};
	opp-600000000 {
		opp-hz = /bits/ 64 <600000000>;
		opp-microvolt = <975000>;
		clock-latency-ns = <40000>;
	};
	opp-816000000 {
		opp-hz = /bits/ 64 <816000000>;
		opp-microvolt = <1025000>;
		clock-latency-ns = <40000>;
	};
	opp-1008000000 {
		opp-hz = /bits/ 64 <1008000000>;
		opp-microvolt = <1125000>;
		clock-latency-ns = <40000>;
	};
	opp-1200000000 {
		opp-hz = /bits/ 64 <1200000000>;
		opp-microvolt = <1250000>;
		clock-latency-ns = <40000>;
	};
	opp-1296000000 {
		opp-hz = /bits/ 64 <1296000000>;
		opp-microvolt = <1325000>;
		clock-latency-ns = <40000>;
	};
	opp-1392000000 {
		opp-hz = /bits/ 64 <1392000000>;
		opp-microvolt = <1350000>;
		clock-latency-ns = <40000>;
	};
	opp-1512000000 {
		status = "disabled";
		opp-hz = /bits/ 64 <1512000000>;
		opp-microvolt = <1350000>;
		clock-latency-ns = <40000>;
	};
};

&display_subsystem {
	status = "okay";
};

&emmc {
	bus-width = <8>;
	cap-mmc-highspeed;
	max-frequency = <150000000>;
	mmc-ddr-1_8v;
	mmc-hs200-1_8v;
	non-removable;
	num-slots = <1>;
	disable-wp;
	pinctrl-names = "default";
	pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>;
	vmmc-supply = <&vcc_io>;
	vqmmc-supply = <&vcc18_emmc>;
	status = "okay";
};

&gmac2io {
	assigned-clocks = <&cru SCLK_MAC2IO>, <&cru SCLK_MAC2IO_EXT>;
	assigned-clock-parents = <&gmac_clkin>, <&gmac_clkin>;
	clock_in_out = "input";
	phy-supply = <&vcc_phy>;
	phy-mode = "rgmii";
	pinctrl-names = "default";
	pinctrl-0 = <&rgmiim1_pins>;
	snps,aal;
	snps,reset-gpio = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 10000 50000>;
	snps,rxpbl = <0x4>;
	snps,txpbl = <0x4>;
	tx_delay = <0x24>;
	rx_delay = <0x18>;
	status = "okay";
	snps,force_thresh_dma_mode;
};

&gmac2phy {
	phy-supply = <&vcc_phy>;
	clock_in_out = "output";
	assigned-clocks = <&cru SCLK_MAC2PHY_SRC>;
	assigned-clock-rate = <50000000>;
	assigned-clocks = <&cru SCLK_MAC2PHY>;
	assigned-clock-parents = <&cru SCLK_MAC2PHY_SRC>;
	status = "disabled";
};

&gpu {
	status = "okay";
	mali-supply = <&vdd_logic>;
};

&gpu_opp_table {

	rockchip,leakage-voltage-sel = <
		1   8     0
		9   254   1
	>;
	nvmem-cells = <&logic_leakage>;
	nvmem-cell-names = "gpu_leakage";

	opp-200000000 {
			opp-hz = /bits/ 64 <200000000>;
			opp-microvolt = <1050000>;
	};
	opp-300000000 {
			opp-hz = /bits/ 64 <300000000>;
			opp-microvolt = <1050000>;
	};
	opp-400000000 {
			opp-hz = /bits/ 64 <400000000>;
			opp-microvolt = <1050000>;
	};
	opp-500000000 {
			opp-hz = /bits/ 64 <500000000>;
			opp-microvolt = <1125000>;
	};
};

&hdmi {
	#sound-dai-cells = <0>;
	ddc-i2c-scl-high-time-ns = <9625>;
	ddc-i2c-scl-low-time-ns = <10000>;
	status = "okay";
};

&hdmiphy {
	status = "okay";
};

&hdmi_sound {
	status = "okay";
};

&i2c1 {
	status = "okay";

	rk805: pmic@18 {
		compatible = "rockchip,rk805";
		status = "okay";
		reg = <0x18>;
		interrupt-parent = <&gpio1>;
		interrupts = <24 IRQ_TYPE_LEVEL_LOW>;
		#clock-cells = <1>;
		clock-output-names = "xin32k", "rk805-clkout2";
		gpio-controller;
		#gpio-cells = <2>;
		pinctrl-names = "default";
		pinctrl-0 = <&pmic_int_l>;
		rockchip,system-power-controller;
		wakeup-source;

		vcc1-supply = <&vcc_sys>;
		vcc2-supply = <&vcc_sys>;
		vcc3-supply = <&vcc_sys>;
		vcc4-supply = <&vcc_sys>;
		vcc5-supply = <&vcc_io>;
		vcc6-supply = <&vcc_io>;

		rtc {
			status = "okay";
		};

		pwrkey {
			status = "disabled";
		};

		gpio {
			status = "okay";
		};

		regulators {
			compatible = "rk805-regulator";
			status = "okay";
			#address-cells = <1>;
			#size-cells = <0>;

			vdd_logic: DCDC_REG1 {
				regulator-compatible = "RK805_DCDC1";
				regulator-name = "vdd_logic";
				regulator-min-microvolt = <712500>;
				regulator-max-microvolt = <1450000>;
				regulator-initial-mode = <0x1>;
				regulator-ramp-delay = <12500>;
				regulator-always-on;
				regulator-boot-on;
				regulator-state-mem {
					regulator-mode = <0x2>;
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1000000>;
				};
			};

			vdd_arm: DCDC_REG2 {
				regulator-compatible = "RK805_DCDC2";
				regulator-name = "vdd_arm";
				regulator-min-microvolt = <712500>;
				regulator-max-microvolt = <1450000>;
				regulator-initial-mode = <0x1>;
				regulator-ramp-delay = <12500>;
				regulator-always-on;
				regulator-boot-on;
				regulator-state-mem {
					regulator-mode = <0x2>;
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <950000>;
				};
			};

			vcc_ddr: DCDC_REG3 {
				regulator-compatible = "RK805_DCDC3";
				regulator-name = "vcc_ddr";
				regulator-initial-mode = <0x1>;
				regulator-always-on;
				regulator-boot-on;
				regulator-state-mem {
					regulator-mode = <0x2>;
					regulator-on-in-suspend;
				};
			};

			vcc_io: DCDC_REG4 {
				regulator-compatible = "RK805_DCDC4";
				regulator-name = "vcc_io";
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-initial-mode = <0x1>;
				regulator-always-on;
				regulator-boot-on;
				regulator-state-mem {
					regulator-mode = <0x2>;
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vcc_18: LDO_REG1 {
				regulator-compatible = "RK805_LDO1";
				regulator-name = "vcc_18";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
				regulator-boot-on;
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcc18_emmc: LDO_REG2 {
				regulator-compatible = "RK805_LDO2";
				regulator-name = "vcc18_emmc";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
				regulator-boot-on;
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vdd_10: LDO_REG3 {
				regulator-compatible = "RK805_LDO3";
				regulator-name = "vdd_10";
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <1000000>;
				regulator-always-on;
				regulator-boot-on;
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1000000>;
				};
			};
		};
	};
};

&i2s0 {
	#sound-dai-cells = <0>;
	rockchip,bclk-fs = <128>;
	status = "okay";
};

&i2s1 {
	#sound-dai-cells = <0>;
	status = "okay";
};

&io_domains {
	status = "okay";

	vccio1-supply = <&vcc_io>;
	vccio2-supply = <&vcc18_emmc>;
	vccio3-supply = <&vcc_sdio>;
	vccio4-supply = <&vcc_18>;
	vccio5-supply = <&vcc_io>;
	vccio6-supply = <&vcc_io>;
	pmuio-supply = <&vcc_io>;
};

&pinctrl {
	pmic {
		pmic_int_l: pmic-int-l {
			rockchip,pins = <1 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	sdio-pwrseq {
		wifi_enable_h: wifi-enable-h {
		rockchip,pins =
			<1 18 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	usb2 {
		usb20_host_drv: usb20-host-drv {
			rockchip,pins = <1 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	usb3 {
		usb30_host_drv: usb30-host-drv {
			rockchip,pins = <0 0 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};

&rkvdec {
	status = "okay";
};

&sdio {
	bus-width = <4>;
	cap-sd-highspeed;
	cap-sdio-irq;
	disable-wp;
	keep-power-in-suspend;
	max-frequency = <150000000>;
	mmc-pwrseq = <&sdio_pwrseq>;
	non-removable;
	num-slots = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>;
	status = "disabled";
};

&sdmmc {
	bus-width = <4>;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	disable-wp;
	clock-freq-min-max = <400000 80000000>;
	clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
			 <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>;
	clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
	num-slots = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_dectn &sdmmc0_bus4>;
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	vmmc-supply = <&vcc_sd>;
	status = "okay";
};

&tsadc {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart1_xfer>;
	status = "okay";
};

&u2phy {
	status = "okay";
};

&u2phy_host {
	phy-supply = <&vcc_otg_5v>;
	status = "okay";
};

&u2phy_otg {
	phy-supply = <&vcc_host1_5v>;
	status = "okay";
};

&uart2 {
	status = "okay";
};

&u3phy {
	phy-supply = <&vcc_host_5v>;
	status = "okay";
};

&u3phy_utmi {
	status = "okay";
};

&u3phy_pipe {
	status = "okay";
};

&usb20_otg {
	dr_mode = "host";
	status = "okay";
};

&usb_host0_ehci {
	status = "okay";
};

&usb_host0_ohci {
	status = "okay";
};

&usbdrd3 {
	status = "okay";
};

&usbdrd_dwc3 {
	status = "okay";
};

&vepu {
	status = "okay";
};

&vop {
	status = "okay";
};

&vop_mmu {
	status = "okay";
};

&vpu_service {
	status = "okay";
};
