{
  "design": {
    "design_info": {
      "boundary_crc": "0xDA420496BE0B93BA",
      "device": "xc7z007sclg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "xadc_wiz_0": "",
      "clk_wiz_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "Divisor_Freccuencia_0": "",
      "Decodificador_BCD_7S_0": "",
      "Multiplexor_0": ""
    },
    "ports": {
      "vn_in_0": {
        "direction": "I"
      },
      "vp_in_0": {
        "direction": "I"
      },
      "reset": {
        "direction": "I"
      },
      "leds": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "Catodo_0": {
        "direction": "O"
      }
    },
    "components": {
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "design_1_xadc_wiz_0_0",
        "parameters": {
          "ADC_CONVERSION_RATE": {
            "value": "1000"
          },
          "CHANNEL_AVERAGING": {
            "value": "256"
          },
          "DCLK_FREQUENCY": {
            "value": "104"
          },
          "ENABLE_RESET": {
            "value": "true"
          },
          "ENABLE_VCCDDRO_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPAUX_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPINT_ALARM": {
            "value": "false"
          },
          "INTERFACE_SELECTION": {
            "value": "ENABLE_DRP"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VP_VN"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "AXI_DRP": {
            "value": "false"
          },
          "CLKOUT1_JITTER": {
            "value": "229.409"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "248.921"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "104.000"
          },
          "CLKOUT2_JITTER": {
            "value": "231.620"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "248.921"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "25.375"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.625"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "8"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "4"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PHASE_DUTY_CONFIG": {
            "value": "false"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_DYN_RECONFIG": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "3"
          },
          "CONST_WIDTH": {
            "value": "7"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "Divisor_Freccuencia_0": {
        "vlnv": "xilinx.com:module_ref:Divisor_Freccuencia:1.0",
        "xci_name": "design_1_Divisor_Freccuencia_0_4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Divisor_Freccuencia",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "99121093",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "Clk_Mux": {
            "direction": "O"
          }
        }
      },
      "Decodificador_BCD_7S_0": {
        "vlnv": "xilinx.com:module_ref:Decodificador_BCD_7SEG:1.0",
        "xci_name": "design_1_Decodificador_BCD_7S_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Decodificador_BCD_7SEG",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Entradas": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Salidas": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "Multiplexor_0": {
        "vlnv": "xilinx.com:module_ref:Multiplexor:1.0",
        "xci_name": "design_1_Multiplexor_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Multiplexor",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I"
          },
          "Unidades": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Decenas": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Catodo": {
            "direction": "O"
          },
          "BCD": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "xadc_wiz_0/dclk_in"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xadc_wiz_0/daddr_in"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xadc_wiz_0/den_in"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xadc_wiz_0/dwe_in"
        ]
      },
      "xadc_wiz_0_do_out": {
        "ports": [
          "xadc_wiz_0/do_out",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "vn_in_0_1": {
        "ports": [
          "vn_in_0",
          "xadc_wiz_0/vn_in"
        ]
      },
      "vp_in_0_1": {
        "ports": [
          "vp_in_0",
          "xadc_wiz_0/vp_in"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "xadc_wiz_0/reset_in"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "Divisor_Freccuencia_0/Clk"
        ]
      },
      "Decodificador_BCD_7S_0_Salidas": {
        "ports": [
          "Decodificador_BCD_7S_0/Salidas",
          "leds"
        ]
      },
      "Multiplexor_0_BCD": {
        "ports": [
          "Multiplexor_0/BCD",
          "Decodificador_BCD_7S_0/Entradas"
        ]
      },
      "Divisor_Freccuencia_0_Clk_Mux": {
        "ports": [
          "Divisor_Freccuencia_0/Clk_Mux",
          "Multiplexor_0/Clk"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "Multiplexor_0/Unidades"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "Multiplexor_0/Decenas"
        ]
      },
      "Multiplexor_0_Catodo": {
        "ports": [
          "Multiplexor_0/Catodo",
          "Catodo_0"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "Constant 0 tiene una direccion = 3\n",
        "comment_1": "8 bits menos significativos\n",
        "comment_2": "8 bits mas significativos"
      }
    }
  }
}